
dip.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08009cf0  08009cf0  00019cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a208  0800a208  0001a208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a210  0800a210  0001a210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a214  0800a214  0001a214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  0800a218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020228  2**0
                  CONTENTS
  8 .bss          000147d0  20000228  20000228  00020228  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200149f8  200149f8  00020228  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 11 .debug_info   00026cf4  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005a45  00000000  00000000  00046f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c30  00000000  00000000  0004c998  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000019b0  00000000  00000000  0004e5c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e6dc  00000000  00000000  0004ff78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000846a  00000000  00000000  0005e654  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00066abe  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007e3c  00000000  00000000  00066b3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009cd8 	.word	0x08009cd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	08009cd8 	.word	0x08009cd8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b97a 	b.w	80005ac <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	468c      	mov	ip, r1
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	9e08      	ldr	r6, [sp, #32]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d151      	bne.n	8000384 <__udivmoddi4+0xb4>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d96d      	bls.n	80003c2 <__udivmoddi4+0xf2>
 80002e6:	fab2 fe82 	clz	lr, r2
 80002ea:	f1be 0f00 	cmp.w	lr, #0
 80002ee:	d00b      	beq.n	8000308 <__udivmoddi4+0x38>
 80002f0:	f1ce 0c20 	rsb	ip, lr, #32
 80002f4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000300:	ea4c 0c05 	orr.w	ip, ip, r5
 8000304:	fa00 f40e 	lsl.w	r4, r0, lr
 8000308:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800030c:	0c25      	lsrs	r5, r4, #16
 800030e:	fbbc f8fa 	udiv	r8, ip, sl
 8000312:	fa1f f987 	uxth.w	r9, r7
 8000316:	fb0a cc18 	mls	ip, sl, r8, ip
 800031a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800031e:	fb08 f309 	mul.w	r3, r8, r9
 8000322:	42ab      	cmp	r3, r5
 8000324:	d90a      	bls.n	800033c <__udivmoddi4+0x6c>
 8000326:	19ed      	adds	r5, r5, r7
 8000328:	f108 32ff 	add.w	r2, r8, #4294967295
 800032c:	f080 8123 	bcs.w	8000576 <__udivmoddi4+0x2a6>
 8000330:	42ab      	cmp	r3, r5
 8000332:	f240 8120 	bls.w	8000576 <__udivmoddi4+0x2a6>
 8000336:	f1a8 0802 	sub.w	r8, r8, #2
 800033a:	443d      	add	r5, r7
 800033c:	1aed      	subs	r5, r5, r3
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb5 f0fa 	udiv	r0, r5, sl
 8000344:	fb0a 5510 	mls	r5, sl, r0, r5
 8000348:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800034c:	fb00 f909 	mul.w	r9, r0, r9
 8000350:	45a1      	cmp	r9, r4
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x98>
 8000354:	19e4      	adds	r4, r4, r7
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	f080 810a 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800035e:	45a1      	cmp	r9, r4
 8000360:	f240 8107 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000364:	3802      	subs	r0, #2
 8000366:	443c      	add	r4, r7
 8000368:	eba4 0409 	sub.w	r4, r4, r9
 800036c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000370:	2100      	movs	r1, #0
 8000372:	2e00      	cmp	r6, #0
 8000374:	d061      	beq.n	800043a <__udivmoddi4+0x16a>
 8000376:	fa24 f40e 	lsr.w	r4, r4, lr
 800037a:	2300      	movs	r3, #0
 800037c:	6034      	str	r4, [r6, #0]
 800037e:	6073      	str	r3, [r6, #4]
 8000380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000384:	428b      	cmp	r3, r1
 8000386:	d907      	bls.n	8000398 <__udivmoddi4+0xc8>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d054      	beq.n	8000436 <__udivmoddi4+0x166>
 800038c:	2100      	movs	r1, #0
 800038e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000392:	4608      	mov	r0, r1
 8000394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000398:	fab3 f183 	clz	r1, r3
 800039c:	2900      	cmp	r1, #0
 800039e:	f040 808e 	bne.w	80004be <__udivmoddi4+0x1ee>
 80003a2:	42ab      	cmp	r3, r5
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xdc>
 80003a6:	4282      	cmp	r2, r0
 80003a8:	f200 80fa 	bhi.w	80005a0 <__udivmoddi4+0x2d0>
 80003ac:	1a84      	subs	r4, r0, r2
 80003ae:	eb65 0503 	sbc.w	r5, r5, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	46ac      	mov	ip, r5
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d03f      	beq.n	800043a <__udivmoddi4+0x16a>
 80003ba:	e886 1010 	stmia.w	r6, {r4, ip}
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	b912      	cbnz	r2, 80003ca <__udivmoddi4+0xfa>
 80003c4:	2701      	movs	r7, #1
 80003c6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ca:	fab7 fe87 	clz	lr, r7
 80003ce:	f1be 0f00 	cmp.w	lr, #0
 80003d2:	d134      	bne.n	800043e <__udivmoddi4+0x16e>
 80003d4:	1beb      	subs	r3, r5, r7
 80003d6:	0c3a      	lsrs	r2, r7, #16
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	2101      	movs	r1, #1
 80003de:	fbb3 f8f2 	udiv	r8, r3, r2
 80003e2:	0c25      	lsrs	r5, r4, #16
 80003e4:	fb02 3318 	mls	r3, r2, r8, r3
 80003e8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ec:	fb0c f308 	mul.w	r3, ip, r8
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x134>
 80003f4:	19ed      	adds	r5, r5, r7
 80003f6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x132>
 80003fc:	42ab      	cmp	r3, r5
 80003fe:	f200 80d1 	bhi.w	80005a4 <__udivmoddi4+0x2d4>
 8000402:	4680      	mov	r8, r0
 8000404:	1aed      	subs	r5, r5, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb5 f0f2 	udiv	r0, r5, r2
 800040c:	fb02 5510 	mls	r5, r2, r0, r5
 8000410:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000414:	fb0c fc00 	mul.w	ip, ip, r0
 8000418:	45a4      	cmp	ip, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x15c>
 800041c:	19e4      	adds	r4, r4, r7
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x15a>
 8000424:	45a4      	cmp	ip, r4
 8000426:	f200 80b8 	bhi.w	800059a <__udivmoddi4+0x2ca>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 040c 	sub.w	r4, r4, ip
 8000430:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000434:	e79d      	b.n	8000372 <__udivmoddi4+0xa2>
 8000436:	4631      	mov	r1, r6
 8000438:	4630      	mov	r0, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	f1ce 0420 	rsb	r4, lr, #32
 8000442:	fa05 f30e 	lsl.w	r3, r5, lr
 8000446:	fa07 f70e 	lsl.w	r7, r7, lr
 800044a:	fa20 f804 	lsr.w	r8, r0, r4
 800044e:	0c3a      	lsrs	r2, r7, #16
 8000450:	fa25 f404 	lsr.w	r4, r5, r4
 8000454:	ea48 0803 	orr.w	r8, r8, r3
 8000458:	fbb4 f1f2 	udiv	r1, r4, r2
 800045c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000460:	fb02 4411 	mls	r4, r2, r1, r4
 8000464:	fa1f fc87 	uxth.w	ip, r7
 8000468:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800046c:	fb01 f30c 	mul.w	r3, r1, ip
 8000470:	42ab      	cmp	r3, r5
 8000472:	fa00 f40e 	lsl.w	r4, r0, lr
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x1bc>
 8000478:	19ed      	adds	r5, r5, r7
 800047a:	f101 30ff 	add.w	r0, r1, #4294967295
 800047e:	f080 808a 	bcs.w	8000596 <__udivmoddi4+0x2c6>
 8000482:	42ab      	cmp	r3, r5
 8000484:	f240 8087 	bls.w	8000596 <__udivmoddi4+0x2c6>
 8000488:	3902      	subs	r1, #2
 800048a:	443d      	add	r5, r7
 800048c:	1aeb      	subs	r3, r5, r3
 800048e:	fa1f f588 	uxth.w	r5, r8
 8000492:	fbb3 f0f2 	udiv	r0, r3, r2
 8000496:	fb02 3310 	mls	r3, r2, r0, r3
 800049a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800049e:	fb00 f30c 	mul.w	r3, r0, ip
 80004a2:	42ab      	cmp	r3, r5
 80004a4:	d907      	bls.n	80004b6 <__udivmoddi4+0x1e6>
 80004a6:	19ed      	adds	r5, r5, r7
 80004a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ac:	d26f      	bcs.n	800058e <__udivmoddi4+0x2be>
 80004ae:	42ab      	cmp	r3, r5
 80004b0:	d96d      	bls.n	800058e <__udivmoddi4+0x2be>
 80004b2:	3802      	subs	r0, #2
 80004b4:	443d      	add	r5, r7
 80004b6:	1aeb      	subs	r3, r5, r3
 80004b8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004bc:	e78f      	b.n	80003de <__udivmoddi4+0x10e>
 80004be:	f1c1 0720 	rsb	r7, r1, #32
 80004c2:	fa22 f807 	lsr.w	r8, r2, r7
 80004c6:	408b      	lsls	r3, r1
 80004c8:	fa05 f401 	lsl.w	r4, r5, r1
 80004cc:	ea48 0303 	orr.w	r3, r8, r3
 80004d0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004d4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004d8:	40fd      	lsrs	r5, r7
 80004da:	ea4e 0e04 	orr.w	lr, lr, r4
 80004de:	fbb5 f9fc 	udiv	r9, r5, ip
 80004e2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004e6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ea:	fa1f f883 	uxth.w	r8, r3
 80004ee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004f2:	fb09 f408 	mul.w	r4, r9, r8
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	fa02 f201 	lsl.w	r2, r2, r1
 80004fc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x244>
 8000502:	18ed      	adds	r5, r5, r3
 8000504:	f109 30ff 	add.w	r0, r9, #4294967295
 8000508:	d243      	bcs.n	8000592 <__udivmoddi4+0x2c2>
 800050a:	42ac      	cmp	r4, r5
 800050c:	d941      	bls.n	8000592 <__udivmoddi4+0x2c2>
 800050e:	f1a9 0902 	sub.w	r9, r9, #2
 8000512:	441d      	add	r5, r3
 8000514:	1b2d      	subs	r5, r5, r4
 8000516:	fa1f fe8e 	uxth.w	lr, lr
 800051a:	fbb5 f0fc 	udiv	r0, r5, ip
 800051e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000522:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000526:	fb00 f808 	mul.w	r8, r0, r8
 800052a:	45a0      	cmp	r8, r4
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x26e>
 800052e:	18e4      	adds	r4, r4, r3
 8000530:	f100 35ff 	add.w	r5, r0, #4294967295
 8000534:	d229      	bcs.n	800058a <__udivmoddi4+0x2ba>
 8000536:	45a0      	cmp	r8, r4
 8000538:	d927      	bls.n	800058a <__udivmoddi4+0x2ba>
 800053a:	3802      	subs	r0, #2
 800053c:	441c      	add	r4, r3
 800053e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000542:	eba4 0408 	sub.w	r4, r4, r8
 8000546:	fba0 8902 	umull	r8, r9, r0, r2
 800054a:	454c      	cmp	r4, r9
 800054c:	46c6      	mov	lr, r8
 800054e:	464d      	mov	r5, r9
 8000550:	d315      	bcc.n	800057e <__udivmoddi4+0x2ae>
 8000552:	d012      	beq.n	800057a <__udivmoddi4+0x2aa>
 8000554:	b156      	cbz	r6, 800056c <__udivmoddi4+0x29c>
 8000556:	ebba 030e 	subs.w	r3, sl, lr
 800055a:	eb64 0405 	sbc.w	r4, r4, r5
 800055e:	fa04 f707 	lsl.w	r7, r4, r7
 8000562:	40cb      	lsrs	r3, r1
 8000564:	431f      	orrs	r7, r3
 8000566:	40cc      	lsrs	r4, r1
 8000568:	6037      	str	r7, [r6, #0]
 800056a:	6074      	str	r4, [r6, #4]
 800056c:	2100      	movs	r1, #0
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	4618      	mov	r0, r3
 8000574:	e6f8      	b.n	8000368 <__udivmoddi4+0x98>
 8000576:	4690      	mov	r8, r2
 8000578:	e6e0      	b.n	800033c <__udivmoddi4+0x6c>
 800057a:	45c2      	cmp	sl, r8
 800057c:	d2ea      	bcs.n	8000554 <__udivmoddi4+0x284>
 800057e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000582:	eb69 0503 	sbc.w	r5, r9, r3
 8000586:	3801      	subs	r0, #1
 8000588:	e7e4      	b.n	8000554 <__udivmoddi4+0x284>
 800058a:	4628      	mov	r0, r5
 800058c:	e7d7      	b.n	800053e <__udivmoddi4+0x26e>
 800058e:	4640      	mov	r0, r8
 8000590:	e791      	b.n	80004b6 <__udivmoddi4+0x1e6>
 8000592:	4681      	mov	r9, r0
 8000594:	e7be      	b.n	8000514 <__udivmoddi4+0x244>
 8000596:	4601      	mov	r1, r0
 8000598:	e778      	b.n	800048c <__udivmoddi4+0x1bc>
 800059a:	3802      	subs	r0, #2
 800059c:	443c      	add	r4, r7
 800059e:	e745      	b.n	800042c <__udivmoddi4+0x15c>
 80005a0:	4608      	mov	r0, r1
 80005a2:	e708      	b.n	80003b6 <__udivmoddi4+0xe6>
 80005a4:	f1a8 0802 	sub.w	r8, r8, #2
 80005a8:	443d      	add	r5, r7
 80005aa:	e72b      	b.n	8000404 <__udivmoddi4+0x134>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <bit_proces>:
#include "ino.h"

#include <stdio.h>

uint8_t bit_proces(struct OP* op_arr, uint16_t op_n)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	460b      	mov	r3, r1
 80005ba:	807b      	strh	r3, [r7, #2]
	if ( op_arr[0].log == FIRST)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	7a1b      	ldrb	r3, [r3, #8]
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	f040 809a 	bne.w	80006fa <bit_proces+0x14a>
	{
		uint16_t temp = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	81fb      	strh	r3, [r7, #14]
		uint16_t state = Sensor_CheckValue(op_arr[0].addr, op_arr[0].trigger_value);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	881a      	ldrh	r2, [r3, #0]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	4619      	mov	r1, r3
 80005d4:	4610      	mov	r0, r2
 80005d6:	f006 fbad 	bl	8006d34 <Sensor_CheckValue>
 80005da:	4603      	mov	r3, r0
 80005dc:	81bb      	strh	r3, [r7, #12]

		for (uint16_t i = 1; i < op_n; ++i)
 80005de:	2301      	movs	r3, #1
 80005e0:	817b      	strh	r3, [r7, #10]
 80005e2:	e082      	b.n	80006ea <bit_proces+0x13a>
		{
			if (op_arr[i].type == DATA)
 80005e4:	897a      	ldrh	r2, [r7, #10]
 80005e6:	4613      	mov	r3, r2
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	4413      	add	r3, r2
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	461a      	mov	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4413      	add	r3, r2
 80005f4:	7a5b      	ldrb	r3, [r3, #9]
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d116      	bne.n	8000628 <bit_proces+0x78>
			{
				temp = Sensor_CheckValue(op_arr[i].addr, op_arr[i].trigger_value);
 80005fa:	897a      	ldrh	r2, [r7, #10]
 80005fc:	4613      	mov	r3, r2
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	4413      	add	r3, r2
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	461a      	mov	r2, r3
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	8818      	ldrh	r0, [r3, #0]
 800060c:	897a      	ldrh	r2, [r7, #10]
 800060e:	4613      	mov	r3, r2
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	4413      	add	r3, r2
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	461a      	mov	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4413      	add	r3, r2
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	4619      	mov	r1, r3
 8000620:	f006 fb88 	bl	8006d34 <Sensor_CheckValue>
 8000624:	4603      	mov	r3, r0
 8000626:	81fb      	strh	r3, [r7, #14]
			}

			if (op_arr[i].type == STATE)
 8000628:	897a      	ldrh	r2, [r7, #10]
 800062a:	4613      	mov	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	461a      	mov	r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4413      	add	r3, r2
 8000638:	7a5b      	ldrb	r3, [r3, #9]
 800063a:	2b03      	cmp	r3, #3
 800063c:	d109      	bne.n	8000652 <bit_proces+0xa2>
			{
				temp = op_arr[i].addr;
 800063e:	897a      	ldrh	r2, [r7, #10]
 8000640:	4613      	mov	r3, r2
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	4413      	add	r3, r2
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	461a      	mov	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	81fb      	strh	r3, [r7, #14]
			}

			switch (op_arr[i].log)
 8000652:	897a      	ldrh	r2, [r7, #10]
 8000654:	4613      	mov	r3, r2
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	4413      	add	r3, r2
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	461a      	mov	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4413      	add	r3, r2
 8000662:	7a1b      	ldrb	r3, [r3, #8]
 8000664:	3b02      	subs	r3, #2
 8000666:	2b06      	cmp	r3, #6
 8000668:	d83b      	bhi.n	80006e2 <bit_proces+0x132>
 800066a:	a201      	add	r2, pc, #4	; (adr r2, 8000670 <bit_proces+0xc0>)
 800066c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000670:	0800068d 	.word	0x0800068d
 8000674:	08000697 	.word	0x08000697
 8000678:	080006a1 	.word	0x080006a1
 800067c:	080006ab 	.word	0x080006ab
 8000680:	080006bb 	.word	0x080006bb
 8000684:	080006cb 	.word	0x080006cb
 8000688:	080006db 	.word	0x080006db
			{
			case OR:
			{
				state |= temp;
 800068c:	89ba      	ldrh	r2, [r7, #12]
 800068e:	89fb      	ldrh	r3, [r7, #14]
 8000690:	4313      	orrs	r3, r2
 8000692:	81bb      	strh	r3, [r7, #12]
				break;
 8000694:	e026      	b.n	80006e4 <bit_proces+0x134>
			}

			case AND:
			{
				state &= temp;
 8000696:	89ba      	ldrh	r2, [r7, #12]
 8000698:	89fb      	ldrh	r3, [r7, #14]
 800069a:	4013      	ands	r3, r2
 800069c:	81bb      	strh	r3, [r7, #12]
				break;
 800069e:	e021      	b.n	80006e4 <bit_proces+0x134>
			}

			case XOR:
			{
				state ^= temp;
 80006a0:	89ba      	ldrh	r2, [r7, #12]
 80006a2:	89fb      	ldrh	r3, [r7, #14]
 80006a4:	4053      	eors	r3, r2
 80006a6:	81bb      	strh	r3, [r7, #12]
				break;
 80006a8:	e01c      	b.n	80006e4 <bit_proces+0x134>
			}

			case NOR:
			{
				state |= temp;
 80006aa:	89ba      	ldrh	r2, [r7, #12]
 80006ac:	89fb      	ldrh	r3, [r7, #14]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	81bb      	strh	r3, [r7, #12]
				state = ~state;
 80006b2:	89bb      	ldrh	r3, [r7, #12]
 80006b4:	43db      	mvns	r3, r3
 80006b6:	81bb      	strh	r3, [r7, #12]
				break;
 80006b8:	e014      	b.n	80006e4 <bit_proces+0x134>
			}

			case NAND:
			{
				state &= temp;
 80006ba:	89ba      	ldrh	r2, [r7, #12]
 80006bc:	89fb      	ldrh	r3, [r7, #14]
 80006be:	4013      	ands	r3, r2
 80006c0:	81bb      	strh	r3, [r7, #12]
				state = ~state;
 80006c2:	89bb      	ldrh	r3, [r7, #12]
 80006c4:	43db      	mvns	r3, r3
 80006c6:	81bb      	strh	r3, [r7, #12]
				break;
 80006c8:	e00c      	b.n	80006e4 <bit_proces+0x134>
			}

			case XNOR:
			{
				state ^= temp;
 80006ca:	89ba      	ldrh	r2, [r7, #12]
 80006cc:	89fb      	ldrh	r3, [r7, #14]
 80006ce:	4053      	eors	r3, r2
 80006d0:	81bb      	strh	r3, [r7, #12]
				state = ~state;
 80006d2:	89bb      	ldrh	r3, [r7, #12]
 80006d4:	43db      	mvns	r3, r3
 80006d6:	81bb      	strh	r3, [r7, #12]
				break;
 80006d8:	e004      	b.n	80006e4 <bit_proces+0x134>
			}

			case NOT:
			{
				state = ~state;
 80006da:	89bb      	ldrh	r3, [r7, #12]
 80006dc:	43db      	mvns	r3, r3
 80006de:	81bb      	strh	r3, [r7, #12]
				break;
 80006e0:	e000      	b.n	80006e4 <bit_proces+0x134>
			}

			default:
				break;
 80006e2:	bf00      	nop
		for (uint16_t i = 1; i < op_n; ++i)
 80006e4:	897b      	ldrh	r3, [r7, #10]
 80006e6:	3301      	adds	r3, #1
 80006e8:	817b      	strh	r3, [r7, #10]
 80006ea:	897a      	ldrh	r2, [r7, #10]
 80006ec:	887b      	ldrh	r3, [r7, #2]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	f4ff af78 	bcc.w	80005e4 <bit_proces+0x34>
			}
		}

		return state;
 80006f4:	89bb      	ldrh	r3, [r7, #12]
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	e000      	b.n	80006fc <bit_proces+0x14c>
	}
	return 0;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <map_op_on_root>:

uint8_t map_op_on_root(struct OP* op, struct OP_ROOT* root, uint16_t root_n)
{
 8000704:	b480      	push	{r7}
 8000706:	b087      	sub	sp, #28
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	4613      	mov	r3, r2
 8000710:	80fb      	strh	r3, [r7, #6]
	if (root[0].type == PMO || root[0].type == INO || root[0].type == WEB)
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b05      	cmp	r3, #5
 8000718:	d007      	beq.n	800072a <map_op_on_root+0x26>
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b06      	cmp	r3, #6
 8000720:	d003      	beq.n	800072a <map_op_on_root+0x26>
 8000722:	68bb      	ldr	r3, [r7, #8]
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b07      	cmp	r3, #7
 8000728:	d101      	bne.n	800072e <map_op_on_root+0x2a>
	{
		return 0;
 800072a:	2300      	movs	r3, #0
 800072c:	e039      	b.n	80007a2 <map_op_on_root+0x9e>
	}

	root[0].operation = op;
 800072e:	68bb      	ldr	r3, [r7, #8]
 8000730:	68fa      	ldr	r2, [r7, #12]
 8000732:	605a      	str	r2, [r3, #4]
	uint32_t offset = root[0].operation_n;
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	891b      	ldrh	r3, [r3, #8]
 8000738:	617b      	str	r3, [r7, #20]

	for (uint16_t i = 1; i < root_n; ++i)
 800073a:	2301      	movs	r3, #1
 800073c:	827b      	strh	r3, [r7, #18]
 800073e:	e02b      	b.n	8000798 <map_op_on_root+0x94>
	{
		if (root[i].type == BRCH)
 8000740:	8a7a      	ldrh	r2, [r7, #18]
 8000742:	4613      	mov	r3, r2
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	4413      	add	r3, r2
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	461a      	mov	r2, r3
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	4413      	add	r3, r2
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	2b02      	cmp	r3, #2
 8000754:	d11d      	bne.n	8000792 <map_op_on_root+0x8e>
		{
			root[i].operation = op + offset;
 8000756:	8a7a      	ldrh	r2, [r7, #18]
 8000758:	4613      	mov	r3, r2
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	461a      	mov	r2, r3
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	1899      	adds	r1, r3, r2
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	461a      	mov	r2, r3
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	4413      	add	r3, r2
 8000776:	604b      	str	r3, [r1, #4]
			offset += root[i].operation_n;
 8000778:	8a7a      	ldrh	r2, [r7, #18]
 800077a:	4613      	mov	r3, r2
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	4413      	add	r3, r2
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	461a      	mov	r2, r3
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	4413      	add	r3, r2
 8000788:	891b      	ldrh	r3, [r3, #8]
 800078a:	461a      	mov	r2, r3
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	4413      	add	r3, r2
 8000790:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 1; i < root_n; ++i)
 8000792:	8a7b      	ldrh	r3, [r7, #18]
 8000794:	3301      	adds	r3, #1
 8000796:	827b      	strh	r3, [r7, #18]
 8000798:	8a7a      	ldrh	r2, [r7, #18]
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	429a      	cmp	r2, r3
 800079e:	d3cf      	bcc.n	8000740 <map_op_on_root+0x3c>
		}
	}
	return 1;
 80007a0:	2301      	movs	r3, #1
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	371c      	adds	r7, #28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
	...

080007b0 <start_bit_engine>:

uint8_t start_bit_engine(struct OP_ROOT* root, uint16_t root_n, uint16_t ino)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b089      	sub	sp, #36	; 0x24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	807b      	strh	r3, [r7, #2]
 80007bc:	4613      	mov	r3, r2
 80007be:	803b      	strh	r3, [r7, #0]
	if (root == NULL)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d101      	bne.n	80007ca <start_bit_engine+0x1a>
	{
		return 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e129      	b.n	8000a1e <start_bit_engine+0x26e>
	}

	for (int32_t i = root_n - 1; i >= 0; --i)
 80007ca:	887b      	ldrh	r3, [r7, #2]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	61fb      	str	r3, [r7, #28]
 80007d0:	e120      	b.n	8000a14 <start_bit_engine+0x264>
	{
		switch(root[i].type)
 80007d2:	69fa      	ldr	r2, [r7, #28]
 80007d4:	4613      	mov	r3, r2
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	4413      	add	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	461a      	mov	r2, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4413      	add	r3, r2
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	3b02      	subs	r3, #2
 80007e6:	2b05      	cmp	r3, #5
 80007e8:	f200 8111 	bhi.w	8000a0e <start_bit_engine+0x25e>
 80007ec:	a201      	add	r2, pc, #4	; (adr r2, 80007f4 <start_bit_engine+0x44>)
 80007ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007f2:	bf00      	nop
 80007f4:	0800091d 	.word	0x0800091d
 80007f8:	0800080d 	.word	0x0800080d
 80007fc:	0800083d 	.word	0x0800083d
 8000800:	080008dd 	.word	0x080008dd
 8000804:	0800086d 	.word	0x0800086d
 8000808:	080008a5 	.word	0x080008a5
		{
		case TIME:
		{
			root[i].result = is_cur_time((struct TM*)root[i].operation);
 800080c:	69fa      	ldr	r2, [r7, #28]
 800080e:	4613      	mov	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4413      	add	r3, r2
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	461a      	mov	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	189c      	adds	r4, r3, r2
 800081c:	69fa      	ldr	r2, [r7, #28]
 800081e:	4613      	mov	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4413      	add	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	461a      	mov	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4413      	add	r3, r2
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	4618      	mov	r0, r3
 8000830:	f001 f91e 	bl	8001a70 <is_cur_time>
 8000834:	4603      	mov	r3, r0
 8000836:	b29b      	uxth	r3, r3
 8000838:	8223      	strh	r3, [r4, #16]
			break;
 800083a:	e0e8      	b.n	8000a0e <start_bit_engine+0x25e>
		}

		case WEEK:
		{
			root[i].result = is_cur_day_of_week(root[i].operation_n);
 800083c:	69fa      	ldr	r2, [r7, #28]
 800083e:	4613      	mov	r3, r2
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	4413      	add	r3, r2
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	461a      	mov	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	189c      	adds	r4, r3, r2
 800084c:	69fa      	ldr	r2, [r7, #28]
 800084e:	4613      	mov	r3, r2
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	4413      	add	r3, r2
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	461a      	mov	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4413      	add	r3, r2
 800085c:	891b      	ldrh	r3, [r3, #8]
 800085e:	4618      	mov	r0, r3
 8000860:	f001 f944 	bl	8001aec <is_cur_day_of_week>
 8000864:	4603      	mov	r3, r0
 8000866:	b29b      	uxth	r3, r3
 8000868:	8223      	strh	r3, [r4, #16]
			break;
 800086a:	e0d0      	b.n	8000a0e <start_bit_engine+0x25e>
		}

		case INO:
		{
			uint16_t ino_pin = root[i].operation_n - 200;
 800086c:	69fa      	ldr	r2, [r7, #28]
 800086e:	4613      	mov	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	461a      	mov	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4413      	add	r3, r2
 800087c:	891b      	ldrh	r3, [r3, #8]
 800087e:	3bc8      	subs	r3, #200	; 0xc8
 8000880:	82fb      	strh	r3, [r7, #22]
			root[i].result = INO_GetValue(ino_pin);
 8000882:	69fa      	ldr	r2, [r7, #28]
 8000884:	4613      	mov	r3, r2
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4413      	add	r3, r2
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	461a      	mov	r2, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	189c      	adds	r4, r3, r2
 8000892:	8afb      	ldrh	r3, [r7, #22]
 8000894:	b2db      	uxtb	r3, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f005 ff0c 	bl	80066b4 <INO_GetValue>
 800089c:	4603      	mov	r3, r0
 800089e:	b29b      	uxth	r3, r3
 80008a0:	8223      	strh	r3, [r4, #16]
			break;
 80008a2:	e0b4      	b.n	8000a0e <start_bit_engine+0x25e>
		}

		case WEB:
		{
			uint16_t tg_key = root[i].operation_n - 600;
 80008a4:	69fa      	ldr	r2, [r7, #28]
 80008a6:	4613      	mov	r3, r2
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	4413      	add	r3, r2
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	461a      	mov	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4413      	add	r3, r2
 80008b4:	891b      	ldrh	r3, [r3, #8]
 80008b6:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 80008ba:	82bb      	strh	r3, [r7, #20]
			root[i].result = Telegram_GetValue(tg_key);
 80008bc:	69fa      	ldr	r2, [r7, #28]
 80008be:	4613      	mov	r3, r2
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	4413      	add	r3, r2
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	461a      	mov	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	189c      	adds	r4, r3, r2
 80008cc:	8abb      	ldrh	r3, [r7, #20]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f001 f8aa 	bl	8001a28 <Telegram_GetValue>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	8223      	strh	r3, [r4, #16]
			break;
 80008da:	e098      	b.n	8000a0e <start_bit_engine+0x25e>
		}

		case PMO:
		{
			uint16_t link_out = root[i].operation_n - 800;
 80008dc:	69fa      	ldr	r2, [r7, #28]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	461a      	mov	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4413      	add	r3, r2
 80008ec:	891b      	ldrh	r3, [r3, #8]
 80008ee:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 80008f2:	827b      	strh	r3, [r7, #18]
			root[i].result = ino & (1 << link_out);
 80008f4:	69fa      	ldr	r2, [r7, #28]
 80008f6:	4613      	mov	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	4413      	add	r3, r2
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	461a      	mov	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4413      	add	r3, r2
 8000904:	8a7a      	ldrh	r2, [r7, #18]
 8000906:	2101      	movs	r1, #1
 8000908:	fa01 f202 	lsl.w	r2, r1, r2
 800090c:	b211      	sxth	r1, r2
 800090e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000912:	400a      	ands	r2, r1
 8000914:	b212      	sxth	r2, r2
 8000916:	b292      	uxth	r2, r2
 8000918:	821a      	strh	r2, [r3, #16]
			break;
 800091a:	e078      	b.n	8000a0e <start_bit_engine+0x25e>
		}

		case BRCH:
			for (uint16_t o = 1; o < root[i].operation_n; ++o)
 800091c:	2301      	movs	r3, #1
 800091e:	837b      	strh	r3, [r7, #26]
 8000920:	e048      	b.n	80009b4 <start_bit_engine+0x204>
			{
				struct OP* op_arr = (struct OP*)root[i].operation;
 8000922:	69fa      	ldr	r2, [r7, #28]
 8000924:	4613      	mov	r3, r2
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	4413      	add	r3, r2
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	461a      	mov	r2, r3
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	60fb      	str	r3, [r7, #12]
				if (op_arr[o].type == STATE)
 8000936:	8b7a      	ldrh	r2, [r7, #26]
 8000938:	4613      	mov	r3, r2
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	4413      	add	r3, r2
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	461a      	mov	r2, r3
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	4413      	add	r3, r2
 8000946:	7a5b      	ldrb	r3, [r3, #9]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d130      	bne.n	80009ae <start_bit_engine+0x1fe>
				{
					/*
						if operration type is state,
						engine need to find result of this state and set it
					*/
					for (uint16_t n = 1; n < root_n; ++n)
 800094c:	2301      	movs	r3, #1
 800094e:	833b      	strh	r3, [r7, #24]
 8000950:	e029      	b.n	80009a6 <start_bit_engine+0x1f6>
					{
						if (op_arr[o].root_id == root[n].id)
 8000952:	8b7a      	ldrh	r2, [r7, #26]
 8000954:	4613      	mov	r3, r2
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	4413      	add	r3, r2
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	461a      	mov	r2, r3
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	4413      	add	r3, r2
 8000962:	7a99      	ldrb	r1, [r3, #10]
 8000964:	8b3a      	ldrh	r2, [r7, #24]
 8000966:	4613      	mov	r3, r2
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	4413      	add	r3, r2
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	461a      	mov	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4413      	add	r3, r2
 8000974:	7bdb      	ldrb	r3, [r3, #15]
 8000976:	4299      	cmp	r1, r3
 8000978:	d112      	bne.n	80009a0 <start_bit_engine+0x1f0>
						{
							op_arr[o].addr = root[n].result;
 800097a:	8b7a      	ldrh	r2, [r7, #26]
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	461a      	mov	r2, r3
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	1899      	adds	r1, r3, r2
 800098a:	8b3a      	ldrh	r2, [r7, #24]
 800098c:	4613      	mov	r3, r2
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	4413      	add	r3, r2
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	461a      	mov	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	8a1b      	ldrh	r3, [r3, #16]
 800099c:	800b      	strh	r3, [r1, #0]
							break;
 800099e:	e006      	b.n	80009ae <start_bit_engine+0x1fe>
					for (uint16_t n = 1; n < root_n; ++n)
 80009a0:	8b3b      	ldrh	r3, [r7, #24]
 80009a2:	3301      	adds	r3, #1
 80009a4:	833b      	strh	r3, [r7, #24]
 80009a6:	8b3a      	ldrh	r2, [r7, #24]
 80009a8:	887b      	ldrh	r3, [r7, #2]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	d3d1      	bcc.n	8000952 <start_bit_engine+0x1a2>
			for (uint16_t o = 1; o < root[i].operation_n; ++o)
 80009ae:	8b7b      	ldrh	r3, [r7, #26]
 80009b0:	3301      	adds	r3, #1
 80009b2:	837b      	strh	r3, [r7, #26]
 80009b4:	69fa      	ldr	r2, [r7, #28]
 80009b6:	4613      	mov	r3, r2
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4413      	add	r3, r2
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	461a      	mov	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	891b      	ldrh	r3, [r3, #8]
 80009c6:	8b7a      	ldrh	r2, [r7, #26]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d3aa      	bcc.n	8000922 <start_bit_engine+0x172>
						}
					}
				}
			}
			root[i].result = bit_proces((struct OP*)root[i].operation, root[i].operation_n);
 80009cc:	69fa      	ldr	r2, [r7, #28]
 80009ce:	4613      	mov	r3, r2
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	4413      	add	r3, r2
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	461a      	mov	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	189c      	adds	r4, r3, r2
 80009dc:	69fa      	ldr	r2, [r7, #28]
 80009de:	4613      	mov	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	4413      	add	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	461a      	mov	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4413      	add	r3, r2
 80009ec:	6858      	ldr	r0, [r3, #4]
 80009ee:	69fa      	ldr	r2, [r7, #28]
 80009f0:	4613      	mov	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	4413      	add	r3, r2
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	891b      	ldrh	r3, [r3, #8]
 8000a00:	4619      	mov	r1, r3
 8000a02:	f7ff fdd5 	bl	80005b0 <bit_proces>
 8000a06:	4603      	mov	r3, r0
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	8223      	strh	r3, [r4, #16]
			break;
 8000a0c:	bf00      	nop
	for (int32_t i = root_n - 1; i >= 0; --i)
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3b01      	subs	r3, #1
 8000a12:	61fb      	str	r3, [r7, #28]
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	f6bf aedb 	bge.w	80007d2 <start_bit_engine+0x22>
		}
	}

	return 1;
 8000a1c:	2301      	movs	r3, #1
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3724      	adds	r7, #36	; 0x24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd90      	pop	{r4, r7, pc}
 8000a26:	bf00      	nop

08000a28 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8000a28:	b480      	push	{r7}
 8000a2a:	b087      	sub	sp, #28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d301      	bcc.n	8000a42 <jsmn_alloc_token+0x1a>
    return NULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	e014      	b.n	8000a6c <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	1c59      	adds	r1, r3, #1
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	6051      	str	r1, [r2, #4]
 8000a4c:	011b      	lsls	r3, r3, #4
 8000a4e:	68ba      	ldr	r2, [r7, #8]
 8000a50:	4413      	add	r3, r2
 8000a52:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	f04f 32ff 	mov.w	r2, #4294967295
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 8000a6a:	697b      	ldr	r3, [r7, #20]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	371c      	adds	r7, #28
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	607a      	str	r2, [r7, #4]
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	460b      	mov	r3, r1
 8000a86:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	7afa      	ldrb	r2, [r7, #11]
 8000a8c:	701a      	strb	r2, [r3, #0]
  token->start = start;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	605a      	str	r2, [r3, #4]
  token->end = end;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	683a      	ldr	r2, [r7, #0]
 8000a98:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	60da      	str	r2, [r3, #12]
}
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
 8000ab8:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000ac0:	e034      	b.n	8000b2c <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b20      	cmp	r3, #32
 8000ace:	d03a      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
 8000ad0:	2b20      	cmp	r3, #32
 8000ad2:	dc06      	bgt.n	8000ae2 <jsmn_parse_primitive+0x36>
 8000ad4:	2b09      	cmp	r3, #9
 8000ad6:	db0f      	blt.n	8000af8 <jsmn_parse_primitive+0x4c>
 8000ad8:	2b0a      	cmp	r3, #10
 8000ada:	dd34      	ble.n	8000b46 <jsmn_parse_primitive+0x9a>
 8000adc:	2b0d      	cmp	r3, #13
 8000ade:	d032      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 8000ae0:	e00a      	b.n	8000af8 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8000ae2:	2b3a      	cmp	r3, #58	; 0x3a
 8000ae4:	d02f      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
 8000ae6:	2b3a      	cmp	r3, #58	; 0x3a
 8000ae8:	dc02      	bgt.n	8000af0 <jsmn_parse_primitive+0x44>
 8000aea:	2b2c      	cmp	r3, #44	; 0x2c
 8000aec:	d02b      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
      break;
 8000aee:	e003      	b.n	8000af8 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8000af0:	2b5d      	cmp	r3, #93	; 0x5d
 8000af2:	d028      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
 8000af4:	2b7d      	cmp	r3, #125	; 0x7d
 8000af6:	d026      	beq.n	8000b46 <jsmn_parse_primitive+0x9a>
      break;
 8000af8:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	4413      	add	r3, r2
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b1f      	cmp	r3, #31
 8000b06:	d906      	bls.n	8000b16 <jsmn_parse_primitive+0x6a>
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	68ba      	ldr	r2, [r7, #8]
 8000b0e:	4413      	add	r3, r2
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b7e      	cmp	r3, #126	; 0x7e
 8000b14:	d905      	bls.n	8000b22 <jsmn_parse_primitive+0x76>
      parser->pos = start;
 8000b16:	697a      	ldr	r2, [r7, #20]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8000b1c:	f06f 0301 	mvn.w	r3, #1
 8000b20:	e038      	b.n	8000b94 <jsmn_parse_primitive+0xe8>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	1c5a      	adds	r2, r3, #1
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d208      	bcs.n	8000b48 <jsmn_parse_primitive+0x9c>
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	68ba      	ldr	r2, [r7, #8]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d1be      	bne.n	8000ac2 <jsmn_parse_primitive+0x16>
 8000b44:	e000      	b.n	8000b48 <jsmn_parse_primitive+0x9c>
      goto found;
 8000b46:	bf00      	nop
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
  if (tokens == NULL) {
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d106      	bne.n	8000b5c <jsmn_parse_primitive+0xb0>
    parser->pos--;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	1e5a      	subs	r2, r3, #1
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	601a      	str	r2, [r3, #0]
    return 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	e01b      	b.n	8000b94 <jsmn_parse_primitive+0xe8>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 8000b5c:	6a3a      	ldr	r2, [r7, #32]
 8000b5e:	6839      	ldr	r1, [r7, #0]
 8000b60:	68f8      	ldr	r0, [r7, #12]
 8000b62:	f7ff ff61 	bl	8000a28 <jsmn_alloc_token>
 8000b66:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d105      	bne.n	8000b7a <jsmn_parse_primitive+0xce>
    parser->pos = start;
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 8000b74:	f04f 33ff 	mov.w	r3, #4294967295
 8000b78:	e00c      	b.n	8000b94 <jsmn_parse_primitive+0xe8>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	697a      	ldr	r2, [r7, #20]
 8000b80:	2104      	movs	r1, #4
 8000b82:	6938      	ldr	r0, [r7, #16]
 8000b84:	f7ff ff78 	bl	8000a78 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	1e5a      	subs	r2, r3, #1
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	601a      	str	r2, [r3, #0]
  return 0;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b088      	sub	sp, #32
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
 8000ba8:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000bba:	e14c      	b.n	8000e56 <jsmn_parse_string+0x2ba>
    char c = js[parser->pos];
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	68ba      	ldr	r2, [r7, #8]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8000bc8:	7dfb      	ldrb	r3, [r7, #23]
 8000bca:	2b22      	cmp	r3, #34	; 0x22
 8000bcc:	d11d      	bne.n	8000c0a <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d101      	bne.n	8000bd8 <jsmn_parse_string+0x3c>
        return 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	e150      	b.n	8000e7a <jsmn_parse_string+0x2de>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8000bd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000bda:	6839      	ldr	r1, [r7, #0]
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f7ff ff23 	bl	8000a28 <jsmn_alloc_token>
 8000be2:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d105      	bne.n	8000bf6 <jsmn_parse_string+0x5a>
        parser->pos = start;
 8000bea:	69ba      	ldr	r2, [r7, #24]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 8000bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf4:	e141      	b.n	8000e7a <jsmn_parse_string+0x2de>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	1c5a      	adds	r2, r3, #1
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2103      	movs	r1, #3
 8000c00:	6938      	ldr	r0, [r7, #16]
 8000c02:	f7ff ff39 	bl	8000a78 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	e137      	b.n	8000e7a <jsmn_parse_string+0x2de>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 8000c0a:	7dfb      	ldrb	r3, [r7, #23]
 8000c0c:	2b5c      	cmp	r3, #92	; 0x5c
 8000c0e:	f040 811d 	bne.w	8000e4c <jsmn_parse_string+0x2b0>
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	1c5a      	adds	r2, r3, #1
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	f080 8116 	bcs.w	8000e4c <jsmn_parse_string+0x2b0>
      int i;
      parser->pos++;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	1c5a      	adds	r2, r3, #1
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	4413      	add	r3, r2
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	3b22      	subs	r3, #34	; 0x22
 8000c36:	2b53      	cmp	r3, #83	; 0x53
 8000c38:	f200 8101 	bhi.w	8000e3e <jsmn_parse_string+0x2a2>
 8000c3c:	a201      	add	r2, pc, #4	; (adr r2, 8000c44 <jsmn_parse_string+0xa8>)
 8000c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c42:	bf00      	nop
 8000c44:	08000e4b 	.word	0x08000e4b
 8000c48:	08000e3f 	.word	0x08000e3f
 8000c4c:	08000e3f 	.word	0x08000e3f
 8000c50:	08000e3f 	.word	0x08000e3f
 8000c54:	08000e3f 	.word	0x08000e3f
 8000c58:	08000e3f 	.word	0x08000e3f
 8000c5c:	08000e3f 	.word	0x08000e3f
 8000c60:	08000e3f 	.word	0x08000e3f
 8000c64:	08000e3f 	.word	0x08000e3f
 8000c68:	08000e3f 	.word	0x08000e3f
 8000c6c:	08000e3f 	.word	0x08000e3f
 8000c70:	08000e3f 	.word	0x08000e3f
 8000c74:	08000e3f 	.word	0x08000e3f
 8000c78:	08000e4b 	.word	0x08000e4b
 8000c7c:	08000e3f 	.word	0x08000e3f
 8000c80:	08000e3f 	.word	0x08000e3f
 8000c84:	08000e3f 	.word	0x08000e3f
 8000c88:	08000e3f 	.word	0x08000e3f
 8000c8c:	08000e3f 	.word	0x08000e3f
 8000c90:	08000e3f 	.word	0x08000e3f
 8000c94:	08000e3f 	.word	0x08000e3f
 8000c98:	08000e3f 	.word	0x08000e3f
 8000c9c:	08000e3f 	.word	0x08000e3f
 8000ca0:	08000e3f 	.word	0x08000e3f
 8000ca4:	08000e3f 	.word	0x08000e3f
 8000ca8:	08000e3f 	.word	0x08000e3f
 8000cac:	08000e3f 	.word	0x08000e3f
 8000cb0:	08000e3f 	.word	0x08000e3f
 8000cb4:	08000e3f 	.word	0x08000e3f
 8000cb8:	08000e3f 	.word	0x08000e3f
 8000cbc:	08000e3f 	.word	0x08000e3f
 8000cc0:	08000e3f 	.word	0x08000e3f
 8000cc4:	08000e3f 	.word	0x08000e3f
 8000cc8:	08000e3f 	.word	0x08000e3f
 8000ccc:	08000e3f 	.word	0x08000e3f
 8000cd0:	08000e3f 	.word	0x08000e3f
 8000cd4:	08000e3f 	.word	0x08000e3f
 8000cd8:	08000e3f 	.word	0x08000e3f
 8000cdc:	08000e3f 	.word	0x08000e3f
 8000ce0:	08000e3f 	.word	0x08000e3f
 8000ce4:	08000e3f 	.word	0x08000e3f
 8000ce8:	08000e3f 	.word	0x08000e3f
 8000cec:	08000e3f 	.word	0x08000e3f
 8000cf0:	08000e3f 	.word	0x08000e3f
 8000cf4:	08000e3f 	.word	0x08000e3f
 8000cf8:	08000e3f 	.word	0x08000e3f
 8000cfc:	08000e3f 	.word	0x08000e3f
 8000d00:	08000e3f 	.word	0x08000e3f
 8000d04:	08000e3f 	.word	0x08000e3f
 8000d08:	08000e3f 	.word	0x08000e3f
 8000d0c:	08000e3f 	.word	0x08000e3f
 8000d10:	08000e3f 	.word	0x08000e3f
 8000d14:	08000e3f 	.word	0x08000e3f
 8000d18:	08000e3f 	.word	0x08000e3f
 8000d1c:	08000e3f 	.word	0x08000e3f
 8000d20:	08000e3f 	.word	0x08000e3f
 8000d24:	08000e3f 	.word	0x08000e3f
 8000d28:	08000e3f 	.word	0x08000e3f
 8000d2c:	08000e4b 	.word	0x08000e4b
 8000d30:	08000e3f 	.word	0x08000e3f
 8000d34:	08000e3f 	.word	0x08000e3f
 8000d38:	08000e3f 	.word	0x08000e3f
 8000d3c:	08000e3f 	.word	0x08000e3f
 8000d40:	08000e3f 	.word	0x08000e3f
 8000d44:	08000e4b 	.word	0x08000e4b
 8000d48:	08000e3f 	.word	0x08000e3f
 8000d4c:	08000e3f 	.word	0x08000e3f
 8000d50:	08000e3f 	.word	0x08000e3f
 8000d54:	08000e4b 	.word	0x08000e4b
 8000d58:	08000e3f 	.word	0x08000e3f
 8000d5c:	08000e3f 	.word	0x08000e3f
 8000d60:	08000e3f 	.word	0x08000e3f
 8000d64:	08000e3f 	.word	0x08000e3f
 8000d68:	08000e3f 	.word	0x08000e3f
 8000d6c:	08000e3f 	.word	0x08000e3f
 8000d70:	08000e3f 	.word	0x08000e3f
 8000d74:	08000e4b 	.word	0x08000e4b
 8000d78:	08000e3f 	.word	0x08000e3f
 8000d7c:	08000e3f 	.word	0x08000e3f
 8000d80:	08000e3f 	.word	0x08000e3f
 8000d84:	08000e4b 	.word	0x08000e4b
 8000d88:	08000e3f 	.word	0x08000e3f
 8000d8c:	08000e4b 	.word	0x08000e4b
 8000d90:	08000d95 	.word	0x08000d95
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	1c5a      	adds	r2, r3, #1
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61fb      	str	r3, [r7, #28]
 8000da2:	e037      	b.n	8000e14 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	68ba      	ldr	r2, [r7, #8]
 8000daa:	4413      	add	r3, r2
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b2f      	cmp	r3, #47	; 0x2f
 8000db0:	d906      	bls.n	8000dc0 <jsmn_parse_string+0x224>
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	4413      	add	r3, r2
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b39      	cmp	r3, #57	; 0x39
 8000dbe:	d921      	bls.n	8000e04 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000dca:	2b40      	cmp	r3, #64	; 0x40
 8000dcc:	d906      	bls.n	8000ddc <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2b46      	cmp	r3, #70	; 0x46
 8000dda:	d913      	bls.n	8000e04 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	68ba      	ldr	r2, [r7, #8]
 8000de2:	4413      	add	r3, r2
 8000de4:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000de6:	2b60      	cmp	r3, #96	; 0x60
 8000de8:	d906      	bls.n	8000df8 <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	4413      	add	r3, r2
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b66      	cmp	r3, #102	; 0x66
 8000df6:	d905      	bls.n	8000e04 <jsmn_parse_string+0x268>
            parser->pos = start;
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 8000dfe:	f06f 0301 	mvn.w	r3, #1
 8000e02:	e03a      	b.n	8000e7a <jsmn_parse_string+0x2de>
          }
          parser->pos++;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	1c5a      	adds	r2, r3, #1
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	601a      	str	r2, [r3, #0]
             i++) {
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	3301      	adds	r3, #1
 8000e12:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	dc0b      	bgt.n	8000e32 <jsmn_parse_string+0x296>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d206      	bcs.n	8000e32 <jsmn_parse_string+0x296>
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	68ba      	ldr	r2, [r7, #8]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1b8      	bne.n	8000da4 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1e5a      	subs	r2, r3, #1
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	601a      	str	r2, [r3, #0]
        break;
 8000e3c:	e006      	b.n	8000e4c <jsmn_parse_string+0x2b0>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8000e44:	f06f 0301 	mvn.w	r3, #1
 8000e48:	e017      	b.n	8000e7a <jsmn_parse_string+0x2de>
        break;
 8000e4a:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d207      	bcs.n	8000e70 <jsmn_parse_string+0x2d4>
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	68ba      	ldr	r2, [r7, #8]
 8000e66:	4413      	add	r3, r2
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f47f aea6 	bne.w	8000bbc <jsmn_parse_string+0x20>
      }
    }
  }
  parser->pos = start;
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 8000e76:	f06f 0302 	mvn.w	r3, #2
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3720      	adds	r7, #32
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop

08000e84 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08c      	sub	sp, #48	; 0x30
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000e98:	e15f      	b.n	800115a <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 8000ea6:	7ffb      	ldrb	r3, [r7, #31]
 8000ea8:	2b2c      	cmp	r3, #44	; 0x2c
 8000eaa:	f000 80dd 	beq.w	8001068 <jsmn_parse+0x1e4>
 8000eae:	2b2c      	cmp	r3, #44	; 0x2c
 8000eb0:	dc10      	bgt.n	8000ed4 <jsmn_parse+0x50>
 8000eb2:	2b0d      	cmp	r3, #13
 8000eb4:	f000 8141 	beq.w	800113a <jsmn_parse+0x2b6>
 8000eb8:	2b0d      	cmp	r3, #13
 8000eba:	dc04      	bgt.n	8000ec6 <jsmn_parse+0x42>
 8000ebc:	3b09      	subs	r3, #9
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	f200 8119 	bhi.w	80010f6 <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8000ec4:	e139      	b.n	800113a <jsmn_parse+0x2b6>
    switch (c) {
 8000ec6:	2b20      	cmp	r3, #32
 8000ec8:	f000 8137 	beq.w	800113a <jsmn_parse+0x2b6>
 8000ecc:	2b22      	cmp	r3, #34	; 0x22
 8000ece:	f000 80a1 	beq.w	8001014 <jsmn_parse+0x190>
 8000ed2:	e110      	b.n	80010f6 <jsmn_parse+0x272>
 8000ed4:	2b5d      	cmp	r3, #93	; 0x5d
 8000ed6:	d043      	beq.n	8000f60 <jsmn_parse+0xdc>
 8000ed8:	2b5d      	cmp	r3, #93	; 0x5d
 8000eda:	dc05      	bgt.n	8000ee8 <jsmn_parse+0x64>
 8000edc:	2b3a      	cmp	r3, #58	; 0x3a
 8000ede:	f000 80bc 	beq.w	800105a <jsmn_parse+0x1d6>
 8000ee2:	2b5b      	cmp	r3, #91	; 0x5b
 8000ee4:	d005      	beq.n	8000ef2 <jsmn_parse+0x6e>
 8000ee6:	e106      	b.n	80010f6 <jsmn_parse+0x272>
 8000ee8:	2b7b      	cmp	r3, #123	; 0x7b
 8000eea:	d002      	beq.n	8000ef2 <jsmn_parse+0x6e>
 8000eec:	2b7d      	cmp	r3, #125	; 0x7d
 8000eee:	d037      	beq.n	8000f60 <jsmn_parse+0xdc>
 8000ef0:	e101      	b.n	80010f6 <jsmn_parse+0x272>
      count++;
 8000ef2:	6a3b      	ldr	r3, [r7, #32]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 811f 	beq.w	800113e <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8000f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f02:	6839      	ldr	r1, [r7, #0]
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f7ff fd8f 	bl	8000a28 <jsmn_alloc_token>
 8000f0a:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d102      	bne.n	8000f18 <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e14f      	b.n	80011b8 <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f20:	d00a      	beq.n	8000f38 <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        t->size++;
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 8000f38:	7ffb      	ldrb	r3, [r7, #31]
 8000f3a:	2b7b      	cmp	r3, #123	; 0x7b
 8000f3c:	d101      	bne.n	8000f42 <jsmn_parse+0xbe>
 8000f3e:	2201      	movs	r2, #1
 8000f40:	e000      	b.n	8000f44 <jsmn_parse+0xc0>
 8000f42:	2202      	movs	r2, #2
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	461a      	mov	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	609a      	str	r2, [r3, #8]
      break;
 8000f5e:	e0f7      	b.n	8001150 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f000 80ed 	beq.w	8001142 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 8000f68:	7ffb      	ldrb	r3, [r7, #31]
 8000f6a:	2b7d      	cmp	r3, #125	; 0x7d
 8000f6c:	d101      	bne.n	8000f72 <jsmn_parse+0xee>
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <jsmn_parse+0xf0>
 8000f72:	2302      	movs	r3, #2
 8000f74:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f7e:	e024      	b.n	8000fca <jsmn_parse+0x146>
        token = &tokens[i];
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	011b      	lsls	r3, r3, #4
 8000f84:	683a      	ldr	r2, [r7, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f92:	d017      	beq.n	8000fc4 <jsmn_parse+0x140>
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f9c:	d112      	bne.n	8000fc4 <jsmn_parse+0x140>
          if (token->type != type) {
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	7fba      	ldrb	r2, [r7, #30]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d002      	beq.n	8000fae <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 8000fa8:	f06f 0301 	mvn.w	r3, #1
 8000fac:	e104      	b.n	80011b8 <jsmn_parse+0x334>
          parser->toksuper = -1;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb4:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	609a      	str	r2, [r3, #8]
          break;
 8000fc2:	e005      	b.n	8000fd0 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8000fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	dad7      	bge.n	8000f80 <jsmn_parse+0xfc>
      if (i == -1) {
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd6:	d119      	bne.n	800100c <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 8000fd8:	f06f 0301 	mvn.w	r3, #1
 8000fdc:	e0ec      	b.n	80011b8 <jsmn_parse+0x334>
        token = &tokens[i];
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff0:	d009      	beq.n	8001006 <jsmn_parse+0x182>
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ffa:	d104      	bne.n	8001006 <jsmn_parse+0x182>
          parser->toksuper = i;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001000:	609a      	str	r2, [r3, #8]
          break;
 8001002:	bf00      	nop
      break;
 8001004:	e0a4      	b.n	8001150 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	3b01      	subs	r3, #1
 800100a:	627b      	str	r3, [r7, #36]	; 0x24
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	2b00      	cmp	r3, #0
 8001010:	dae5      	bge.n	8000fde <jsmn_parse+0x15a>
      break;
 8001012:	e09d      	b.n	8001150 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 8001014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	68b9      	ldr	r1, [r7, #8]
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f7ff fdbc 	bl	8000b9c <jsmn_parse_string>
 8001024:	6178      	str	r0, [r7, #20]
      if (r < 0) {
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	2b00      	cmp	r3, #0
 800102a:	da01      	bge.n	8001030 <jsmn_parse+0x1ac>
        return r;
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	e0c3      	b.n	80011b8 <jsmn_parse+0x334>
      count++;
 8001030:	6a3b      	ldr	r3, [r7, #32]
 8001032:	3301      	adds	r3, #1
 8001034:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800103e:	f000 8082 	beq.w	8001146 <jsmn_parse+0x2c2>
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d07e      	beq.n	8001146 <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	4413      	add	r3, r2
 8001052:	68da      	ldr	r2, [r3, #12]
 8001054:	3201      	adds	r2, #1
 8001056:	60da      	str	r2, [r3, #12]
      break;
 8001058:	e075      	b.n	8001146 <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	461a      	mov	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	609a      	str	r2, [r3, #8]
      break;
 8001066:	e073      	b.n	8001150 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d06d      	beq.n	800114a <jsmn_parse+0x2c6>
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001076:	d068      	beq.n	800114a <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	011b      	lsls	r3, r3, #4
 800107e:	683a      	ldr	r2, [r7, #0]
 8001080:	4413      	add	r3, r2
 8001082:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 8001084:	2b02      	cmp	r3, #2
 8001086:	d060      	beq.n	800114a <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	011b      	lsls	r3, r3, #4
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	4413      	add	r3, r2
 8001092:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8001094:	2b01      	cmp	r3, #1
 8001096:	d058      	beq.n	800114a <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	3b01      	subs	r3, #1
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
 80010a0:	e025      	b.n	80010ee <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 80010a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a4:	011b      	lsls	r3, r3, #4
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d006      	beq.n	80010be <jsmn_parse+0x23a>
 80010b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	4413      	add	r3, r2
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d114      	bne.n	80010e8 <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 80010be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c0:	011b      	lsls	r3, r3, #4
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	4413      	add	r3, r2
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d00c      	beq.n	80010e8 <jsmn_parse+0x264>
 80010ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d0:	011b      	lsls	r3, r3, #4
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	4413      	add	r3, r2
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010dc:	d104      	bne.n	80010e8 <jsmn_parse+0x264>
              parser->toksuper = i;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e2:	609a      	str	r2, [r3, #8]
              break;
 80010e4:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 80010e6:	e030      	b.n	800114a <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	3b01      	subs	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	dad6      	bge.n	80010a2 <jsmn_parse+0x21e>
      break;
 80010f4:	e029      	b.n	800114a <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 80010f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	68b9      	ldr	r1, [r7, #8]
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff fcd3 	bl	8000aac <jsmn_parse_primitive>
 8001106:	6178      	str	r0, [r7, #20]
      if (r < 0) {
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da01      	bge.n	8001112 <jsmn_parse+0x28e>
        return r;
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	e052      	b.n	80011b8 <jsmn_parse+0x334>
      }
      count++;
 8001112:	6a3b      	ldr	r3, [r7, #32]
 8001114:	3301      	adds	r3, #1
 8001116:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001120:	d015      	beq.n	800114e <jsmn_parse+0x2ca>
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d012      	beq.n	800114e <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	011b      	lsls	r3, r3, #4
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	4413      	add	r3, r2
 8001132:	68da      	ldr	r2, [r3, #12]
 8001134:	3201      	adds	r2, #1
 8001136:	60da      	str	r2, [r3, #12]
      }
      break;
 8001138:	e009      	b.n	800114e <jsmn_parse+0x2ca>
      break;
 800113a:	bf00      	nop
 800113c:	e008      	b.n	8001150 <jsmn_parse+0x2cc>
        break;
 800113e:	bf00      	nop
 8001140:	e006      	b.n	8001150 <jsmn_parse+0x2cc>
        break;
 8001142:	bf00      	nop
 8001144:	e004      	b.n	8001150 <jsmn_parse+0x2cc>
      break;
 8001146:	bf00      	nop
 8001148:	e002      	b.n	8001150 <jsmn_parse+0x2cc>
      break;
 800114a:	bf00      	nop
 800114c:	e000      	b.n	8001150 <jsmn_parse+0x2cc>
      break;
 800114e:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	429a      	cmp	r2, r3
 8001162:	d207      	bcs.n	8001174 <jsmn_parse+0x2f0>
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68ba      	ldr	r2, [r7, #8]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	f47f ae93 	bne.w	8000e9a <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d01d      	beq.n	80011b6 <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
 8001182:	e015      	b.n	80011b0 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 8001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	4413      	add	r3, r2
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001192:	d00a      	beq.n	80011aa <jsmn_parse+0x326>
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	011b      	lsls	r3, r3, #4
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	4413      	add	r3, r2
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a2:	d102      	bne.n	80011aa <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 80011a4:	f06f 0302 	mvn.w	r3, #2
 80011a8:	e006      	b.n	80011b8 <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	3b01      	subs	r3, #1
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	dae6      	bge.n	8001184 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 80011b6:	6a3b      	ldr	r3, [r7, #32]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3728      	adds	r7, #40	; 0x28
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f04f 32ff 	mov.w	r2, #4294967295
 80011da:	609a      	str	r2, [r3, #8]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <jsoneq>:
#include "jsmn.h"

#include <string.h>
#include <stdlib.h>

static int jsoneq(const char* json, jsmntok_t* tok, const char* s) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
	if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d11e      	bne.n	800123a <jsoneq+0x52>
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7fe ffe7 	bl	80001d0 <strlen>
 8001202:	4603      	mov	r3, r0
 8001204:	4619      	mov	r1, r3
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	689a      	ldr	r2, [r3, #8]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	4299      	cmp	r1, r3
 8001212:	d112      	bne.n	800123a <jsoneq+0x52>
		strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	461a      	mov	r2, r3
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1898      	adds	r0, r3, r2
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	461a      	mov	r2, r3
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	f007 f8fa 	bl	8008424 <strncmp>
 8001230:	4603      	mov	r3, r0
	if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <jsoneq+0x52>
		return 0;
 8001236:	2300      	movs	r3, #0
 8001238:	e001      	b.n	800123e <jsoneq+0x56>
	}
	return -1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800123e:	4618      	mov	r0, r3
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <json_get_op>:

int json_get_op(const char* input, struct OP* out, struct OP_ROOT* root, struct TM* time)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	f6ad 0d64 	subw	sp, sp, #2148	; 0x864
 800124e:	af02      	add	r7, sp, #8
 8001250:	f107 040c 	add.w	r4, r7, #12
 8001254:	6020      	str	r0, [r4, #0]
 8001256:	f107 0008 	add.w	r0, r7, #8
 800125a:	6001      	str	r1, [r0, #0]
 800125c:	1d39      	adds	r1, r7, #4
 800125e:	600a      	str	r2, [r1, #0]
 8001260:	463a      	mov	r2, r7
 8001262:	6013      	str	r3, [r2, #0]
	int counter = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
	int tm_counter = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
	int root_counter = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
	int i;
	int r;
	jsmn_parser p;
	jsmntok_t t[128];

	jsmn_init(&p);
 8001276:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ffa0 	bl	80011c0 <jsmn_init>
	r = jsmn_parse(&p, input, strlen(input), t, sizeof(t) / sizeof(t[0]));
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	f7fe ffa3 	bl	80001d0 <strlen>
 800128a:	4604      	mov	r4, r0
 800128c:	f107 0218 	add.w	r2, r7, #24
 8001290:	f107 010c 	add.w	r1, r7, #12
 8001294:	f607 0018 	addw	r0, r7, #2072	; 0x818
 8001298:	2380      	movs	r3, #128	; 0x80
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	4613      	mov	r3, r2
 800129e:	4622      	mov	r2, r4
 80012a0:	6809      	ldr	r1, [r1, #0]
 80012a2:	f7ff fdef 	bl	8000e84 <jsmn_parse>
 80012a6:	f8c7 0834 	str.w	r0, [r7, #2100]	; 0x834

	if (r < 1 || t[0].type != JSMN_OBJECT)
 80012aa:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	dd04      	ble.n	80012bc <json_get_op+0x74>
 80012b2:	f107 0318 	add.w	r3, r7, #24
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d001      	beq.n	80012c0 <json_get_op+0x78>
	{
		return 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	e3ad      	b.n	8001a1c <json_get_op+0x7d4>
	}

	for (i = 1; i < r; i++) {
 80012c0:	2301      	movs	r3, #1
 80012c2:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80012c6:	e3a0      	b.n	8001a0a <json_get_op+0x7c2>

		if (jsoneq(input, &t[i], "OUT") == 0)
 80012c8:	f107 0218 	add.w	r2, r7, #24
 80012cc:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	18d1      	adds	r1, r2, r3
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4ab2      	ldr	r2, [pc, #712]	; (80015a4 <json_get_op+0x35c>)
 80012da:	6818      	ldr	r0, [r3, #0]
 80012dc:	f7ff ff84 	bl	80011e8 <jsoneq>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d105      	bne.n	80012f2 <json_get_op+0xaa>
		{
			i++;
 80012e6:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80012ea:	3301      	adds	r3, #1
 80012ec:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80012f0:	e386      	b.n	8001a00 <json_get_op+0x7b8>
		}

		else if (jsoneq(input, &t[i], "brch") == 0)
 80012f2:	f107 0218 	add.w	r2, r7, #24
 80012f6:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	18d1      	adds	r1, r2, r3
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	4aa9      	ldr	r2, [pc, #676]	; (80015a8 <json_get_op+0x360>)
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	f7ff ff6f 	bl	80011e8 <jsoneq>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	f040 8254 	bne.w	80017ba <json_get_op+0x572>
		{
			if (t[i + 1].type != JSMN_ARRAY)
 8001312:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001316:	3301      	adds	r3, #1
 8001318:	f107 0218 	add.w	r2, r7, #24
 800131c:	011b      	lsls	r3, r3, #4
 800131e:	4413      	add	r3, r2
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b02      	cmp	r3, #2
 8001324:	f040 8369 	bne.w	80019fa <json_get_op+0x7b2>
			{
				continue;
			}

			int j = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
			for (j; j < t[i + 1].size; ++j)
 800132e:	e222      	b.n	8001776 <json_get_op+0x52e>
			{
				jsmntok_t* g = &t[i + j + 2];
 8001330:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001334:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 8001338:	4413      	add	r3, r2
 800133a:	3302      	adds	r3, #2
 800133c:	f107 0218 	add.w	r2, r7, #24
 8001340:	011b      	lsls	r3, r3, #4
 8001342:	4413      	add	r3, r2
 8001344:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830

				char* p_stt = (char*)input + g->start + 1;
 8001348:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	f107 020c 	add.w	r2, r7, #12
 8001354:	6812      	ldr	r2, [r2, #0]
 8001356:	4413      	add	r3, r2
 8001358:	f8c7 382c 	str.w	r3, [r7, #2092]	; 0x82c
				char* p_end = NULL;
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]

				memcpy(root[j].name, p_stt, 3);
 8001364:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001368:	4613      	mov	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	461a      	mov	r2, r3
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	330a      	adds	r3, #10
 800137a:	2203      	movs	r2, #3
 800137c:	f8d7 182c 	ldr.w	r1, [r7, #2092]	; 0x82c
 8001380:	4618      	mov	r0, r3
 8001382:	f007 f802 	bl	800838a <memcpy>
				root[j].name[3] = 0; // manually null terminated
 8001386:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	461a      	mov	r2, r3
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4413      	add	r3, r2
 800139a:	2200      	movs	r2, #0
 800139c:	735a      	strb	r2, [r3, #13]
				root[j].id = j;
 800139e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80013a2:	4613      	mov	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	461a      	mov	r2, r3
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4413      	add	r3, r2
 80013b2:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80013b6:	b2d2      	uxtb	r2, r2
 80013b8:	73da      	strb	r2, [r3, #15]

				if (root[j].name[0] == 'i') //ino
 80013ba:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80013be:	4613      	mov	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	461a      	mov	r2, r3
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4413      	add	r3, r2
 80013ce:	7a9b      	ldrb	r3, [r3, #10]
 80013d0:	2b69      	cmp	r3, #105	; 0x69
 80013d2:	d12f      	bne.n	8001434 <json_get_op+0x1ec>
				{
					root[j].type = INO;
 80013d4:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80013d8:	4613      	mov	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	461a      	mov	r2, r3
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	2206      	movs	r2, #6
 80013ea:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 80013ec:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	461a      	mov	r2, r3
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4413      	add	r3, r2
 8001400:	2200      	movs	r2, #0
 8001402:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 200; //save inp to op number
 8001404:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	461a      	mov	r2, r3
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	189c      	adds	r4, r3, r2
 8001418:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 800141c:	3304      	adds	r3, #4
 800141e:	220a      	movs	r2, #10
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f007 f8be 	bl	80085a4 <strtol>
 8001428:	4603      	mov	r3, r0
 800142a:	b29b      	uxth	r3, r3
 800142c:	33c8      	adds	r3, #200	; 0xc8
 800142e:	b29b      	uxth	r3, r3
 8001430:	8123      	strh	r3, [r4, #8]
					continue;
 8001432:	e19b      	b.n	800176c <json_get_op+0x524>
				}

				if (root[j].name[0] == 'g') //telegram
 8001434:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001438:	4613      	mov	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	461a      	mov	r2, r3
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4413      	add	r3, r2
 8001448:	7a9b      	ldrb	r3, [r3, #10]
 800144a:	2b67      	cmp	r3, #103	; 0x67
 800144c:	d130      	bne.n	80014b0 <json_get_op+0x268>
				{
					root[j].type = WEB;
 800144e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	461a      	mov	r2, r3
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4413      	add	r3, r2
 8001462:	2207      	movs	r2, #7
 8001464:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 8001466:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	461a      	mov	r2, r3
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4413      	add	r3, r2
 800147a:	2200      	movs	r2, #0
 800147c:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 600;
 800147e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001482:	4613      	mov	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4413      	add	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	461a      	mov	r2, r3
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	189c      	adds	r4, r3, r2
 8001492:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001496:	3304      	adds	r3, #4
 8001498:	220a      	movs	r2, #10
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f007 f881 	bl	80085a4 <strtol>
 80014a2:	4603      	mov	r3, r0
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	8123      	strh	r3, [r4, #8]
					continue;
 80014ae:	e15d      	b.n	800176c <json_get_op+0x524>
				}

				if (root[j].name[0] == 'p') //pmo
 80014b0:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	461a      	mov	r2, r3
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4413      	add	r3, r2
 80014c4:	7a9b      	ldrb	r3, [r3, #10]
 80014c6:	2b70      	cmp	r3, #112	; 0x70
 80014c8:	d130      	bne.n	800152c <json_get_op+0x2e4>
				{
					root[j].type = PMO;
 80014ca:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	461a      	mov	r2, r3
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	2205      	movs	r2, #5
 80014e0:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 80014e2:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	461a      	mov	r2, r3
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4413      	add	r3, r2
 80014f6:	2200      	movs	r2, #0
 80014f8:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 800;
 80014fa:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014fe:	4613      	mov	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	461a      	mov	r2, r3
 8001508:	1d3b      	adds	r3, r7, #4
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	189c      	adds	r4, r3, r2
 800150e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001512:	3304      	adds	r3, #4
 8001514:	220a      	movs	r2, #10
 8001516:	2100      	movs	r1, #0
 8001518:	4618      	mov	r0, r3
 800151a:	f007 f843 	bl	80085a4 <strtol>
 800151e:	4603      	mov	r3, r0
 8001520:	b29b      	uxth	r3, r3
 8001522:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8001526:	b29b      	uxth	r3, r3
 8001528:	8123      	strh	r3, [r4, #8]
					continue;
 800152a:	e11f      	b.n	800176c <json_get_op+0x524>
				}

				if (root[j].name[0] == 'w') //week
 800152c:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	461a      	mov	r2, r3
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4413      	add	r3, r2
 8001540:	7a9b      	ldrb	r3, [r3, #10]
 8001542:	2b77      	cmp	r3, #119	; 0x77
 8001544:	d132      	bne.n	80015ac <json_get_op+0x364>
				{
					root[j].type = WEEK;
 8001546:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	461a      	mov	r2, r3
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4413      	add	r3, r2
 800155a:	2204      	movs	r2, #4
 800155c:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 800155e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	461a      	mov	r2, r3
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4413      	add	r3, r2
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 16); //save value to op number
 8001576:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	461a      	mov	r2, r3
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	189c      	adds	r4, r3, r2
 800158a:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 800158e:	3304      	adds	r3, #4
 8001590:	2210      	movs	r2, #16
 8001592:	2100      	movs	r1, #0
 8001594:	4618      	mov	r0, r3
 8001596:	f007 f805 	bl	80085a4 <strtol>
 800159a:	4603      	mov	r3, r0
 800159c:	b29b      	uxth	r3, r3
 800159e:	8123      	strh	r3, [r4, #8]
					continue;
 80015a0:	e0e4      	b.n	800176c <json_get_op+0x524>
 80015a2:	bf00      	nop
 80015a4:	08009cf0 	.word	0x08009cf0
 80015a8:	08009cf4 	.word	0x08009cf4
				}

				if (root[j].name[0] == 't') //time
 80015ac:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	461a      	mov	r2, r3
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	7a9b      	ldrb	r3, [r3, #10]
 80015c2:	2b74      	cmp	r3, #116	; 0x74
 80015c4:	f040 8089 	bne.w	80016da <json_get_op+0x492>
				{
					root[j].type = TIME;
 80015c8:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	461a      	mov	r2, r3
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4413      	add	r3, r2
 80015dc:	2203      	movs	r2, #3
 80015de:	701a      	strb	r2, [r3, #0]

					time[tm_counter].from.tm_hour = strtol(p_stt + 4, &p_end, 10);
 80015e0:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 80015e4:	4613      	mov	r3, r2
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4413      	add	r3, r2
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	461a      	mov	r2, r3
 80015ee:	463b      	mov	r3, r7
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	189c      	adds	r4, r3, r2
 80015f4:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 80015f8:	3304      	adds	r3, #4
 80015fa:	f107 0114 	add.w	r1, r7, #20
 80015fe:	220a      	movs	r2, #10
 8001600:	4618      	mov	r0, r3
 8001602:	f006 ffcf 	bl	80085a4 <strtol>
 8001606:	4603      	mov	r3, r0
 8001608:	60a3      	str	r3, [r4, #8]
					time[tm_counter].from.tm_min =  strtol(p_end + 1, &p_end, 10);
 800160a:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 800160e:	4613      	mov	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	4413      	add	r3, r2
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	461a      	mov	r2, r3
 8001618:	463b      	mov	r3, r7
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	189c      	adds	r4, r3, r2
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	3301      	adds	r3, #1
 8001626:	f107 0114 	add.w	r1, r7, #20
 800162a:	220a      	movs	r2, #10
 800162c:	4618      	mov	r0, r3
 800162e:	f006 ffb9 	bl	80085a4 <strtol>
 8001632:	4603      	mov	r3, r0
 8001634:	6063      	str	r3, [r4, #4]

					time[tm_counter].to.tm_hour = strtol(p_end + 1, &p_end, 10);
 8001636:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	461a      	mov	r2, r3
 8001644:	463b      	mov	r3, r7
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	189c      	adds	r4, r3, r2
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	f107 0114 	add.w	r1, r7, #20
 8001656:	220a      	movs	r2, #10
 8001658:	4618      	mov	r0, r3
 800165a:	f006 ffa3 	bl	80085a4 <strtol>
 800165e:	4603      	mov	r3, r0
 8001660:	62e3      	str	r3, [r4, #44]	; 0x2c
					time[tm_counter].to.tm_min =  strtol(p_end + 1, NULL, 10);
 8001662:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 8001666:	4613      	mov	r3, r2
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	4413      	add	r3, r2
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	461a      	mov	r2, r3
 8001670:	463b      	mov	r3, r7
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	189c      	adds	r4, r3, r2
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	220a      	movs	r2, #10
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f006 ff8e 	bl	80085a4 <strtol>
 8001688:	4603      	mov	r3, r0
 800168a:	62a3      	str	r3, [r4, #40]	; 0x28

					root[j].operation = time + tm_counter;
 800168c:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	461a      	mov	r2, r3
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	1899      	adds	r1, r3, r2
 80016a0:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 80016a4:	4613      	mov	r3, r2
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	461a      	mov	r2, r3
 80016ae:	463b      	mov	r3, r7
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4413      	add	r3, r2
 80016b4:	604b      	str	r3, [r1, #4]
					root[j].operation_n = 0;
 80016b6:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	461a      	mov	r2, r3
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4413      	add	r3, r2
 80016ca:	2200      	movs	r2, #0
 80016cc:	811a      	strh	r2, [r3, #8]

					tm_counter++;
 80016ce:	f8d7 3850 	ldr.w	r3, [r7, #2128]	; 0x850
 80016d2:	3301      	adds	r3, #1
 80016d4:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
					continue;
 80016d8:	e048      	b.n	800176c <json_get_op+0x524>
				}

				if (root[j].name[0] == 's' || root[j].name[0] == 'o') // state or out
 80016da:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80016de:	4613      	mov	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	461a      	mov	r2, r3
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4413      	add	r3, r2
 80016ee:	7a9b      	ldrb	r3, [r3, #10]
 80016f0:	2b73      	cmp	r3, #115	; 0x73
 80016f2:	d00c      	beq.n	800170e <json_get_op+0x4c6>
 80016f4:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80016f8:	4613      	mov	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4413      	add	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	461a      	mov	r2, r3
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4413      	add	r3, r2
 8001708:	7a9b      	ldrb	r3, [r3, #10]
 800170a:	2b6f      	cmp	r3, #111	; 0x6f
 800170c:	d12e      	bne.n	800176c <json_get_op+0x524>
				{
					root[j].type = BRCH;
 800170e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001712:	4613      	mov	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	461a      	mov	r2, r3
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4413      	add	r3, r2
 8001722:	2202      	movs	r2, #2
 8001724:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 8001726:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	461a      	mov	r2, r3
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4413      	add	r3, r2
 800173a:	2200      	movs	r2, #0
 800173c:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, &p_end, 10);
 800173e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	461a      	mov	r2, r3
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	189c      	adds	r4, r3, r2
 8001752:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001756:	3304      	adds	r3, #4
 8001758:	f107 0114 	add.w	r1, r7, #20
 800175c:	220a      	movs	r2, #10
 800175e:	4618      	mov	r0, r3
 8001760:	f006 ff20 	bl	80085a4 <strtol>
 8001764:	4603      	mov	r3, r0
 8001766:	b29b      	uxth	r3, r3
 8001768:	8123      	strh	r3, [r4, #8]
					continue;
 800176a:	bf00      	nop
			for (j; j < t[i + 1].size; ++j)
 800176c:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 8001770:	3301      	adds	r3, #1
 8001772:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
 8001776:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 800177a:	3301      	adds	r3, #1
 800177c:	f107 0218 	add.w	r2, r7, #24
 8001780:	011b      	lsls	r3, r3, #4
 8001782:	4413      	add	r3, r2
 8001784:	330c      	adds	r3, #12
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 800178c:	429a      	cmp	r2, r3
 800178e:	f73f adcf 	bgt.w	8001330 <json_get_op+0xe8>
				}
			}
			root_counter = j;
 8001792:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 8001796:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
			i += t[i + 1].size + 1;
 800179a:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 800179e:	3301      	adds	r3, #1
 80017a0:	f107 0218 	add.w	r2, r7, #24
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4413      	add	r3, r2
 80017a8:	330c      	adds	r3, #12
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3301      	adds	r3, #1
 80017ae:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 80017b2:	4413      	add	r3, r2
 80017b4:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80017b8:	e122      	b.n	8001a00 <json_get_op+0x7b8>
//			return 1;
//		}

		else
		{
			if (t[i + 1].type != JSMN_ARRAY)
 80017ba:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80017be:	3301      	adds	r3, #1
 80017c0:	f107 0218 	add.w	r2, r7, #24
 80017c4:	011b      	lsls	r3, r3, #4
 80017c6:	4413      	add	r3, r2
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	f040 8117 	bne.w	80019fe <json_get_op+0x7b6>
			{
				continue;
			}

			for (int j = 0; j < t[i + 1].size; j++)
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 80017d6:	e0f2      	b.n	80019be <json_get_op+0x776>
			{
				jsmntok_t* g = &t[i + j + 2];
 80017d8:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 80017dc:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 80017e0:	4413      	add	r3, r2
 80017e2:	3302      	adds	r3, #2
 80017e4:	f107 0218 	add.w	r2, r7, #24
 80017e8:	011b      	lsls	r3, r3, #4
 80017ea:	4413      	add	r3, r2
 80017ec:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
				char* p_stt = (char*)input + g->start + 1;
 80017f0:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	3301      	adds	r3, #1
 80017f8:	f107 020c 	add.w	r2, r7, #12
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	4413      	add	r3, r2
 8001800:	f8c7 3824 	str.w	r3, [r7, #2084]	; 0x824
				char* p_end = NULL;
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
				int root_id = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c

				for (int r = 0; r < root_counter; ++r)
 8001812:	2300      	movs	r3, #0
 8001814:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
 8001818:	e026      	b.n	8001868 <json_get_op+0x620>
				{
					if (memcmp(p_stt, root[r].name, 3) == 0)
 800181a:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	461a      	mov	r2, r3
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4413      	add	r3, r2
 800182e:	330a      	adds	r3, #10
 8001830:	2203      	movs	r2, #3
 8001832:	4619      	mov	r1, r3
 8001834:	f8d7 0824 	ldr.w	r0, [r7, #2084]	; 0x824
 8001838:	f006 fd98 	bl	800836c <memcmp>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10d      	bne.n	800185e <json_get_op+0x616>
					{
						root_id = root[r].id;
 8001842:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 8001846:	4613      	mov	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	461a      	mov	r2, r3
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4413      	add	r3, r2
 8001856:	7bdb      	ldrb	r3, [r3, #15]
 8001858:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
						break;
 800185c:	e00a      	b.n	8001874 <json_get_op+0x62c>
				for (int r = 0; r < root_counter; ++r)
 800185e:	f8d7 3838 	ldr.w	r3, [r7, #2104]	; 0x838
 8001862:	3301      	adds	r3, #1
 8001864:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
 8001868:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 800186c:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
 8001870:	429a      	cmp	r2, r3
 8001872:	dbd2      	blt.n	800181a <json_get_op+0x5d2>
					}
				}

				if (root_id > 0)
 8001874:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
 8001878:	2b00      	cmp	r3, #0
 800187a:	dd44      	ble.n	8001906 <json_get_op+0x6be>
				{
					out[counter].addr = 0;
 800187c:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	461a      	mov	r2, r3
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4413      	add	r3, r2
 8001892:	2200      	movs	r2, #0
 8001894:	801a      	strh	r2, [r3, #0]
					out[counter].log = (enum LG)strtol(p_stt + 5, NULL, 10);
 8001896:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	461a      	mov	r2, r3
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	189c      	adds	r4, r3, r2
 80018ac:	f8d7 3824 	ldr.w	r3, [r7, #2084]	; 0x824
 80018b0:	3305      	adds	r3, #5
 80018b2:	220a      	movs	r2, #10
 80018b4:	2100      	movs	r1, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f006 fe74 	bl	80085a4 <strtol>
 80018bc:	4603      	mov	r3, r0
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	7223      	strb	r3, [r4, #8]
					out[counter].root_id = root_id;
 80018c2:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 80018c6:	4613      	mov	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4413      	add	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	461a      	mov	r2, r3
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4413      	add	r3, r2
 80018d8:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	729a      	strb	r2, [r3, #10]
					out[counter].type = STATE;
 80018e0:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 80018e4:	4613      	mov	r3, r2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	461a      	mov	r2, r3
 80018ee:	f107 0308 	add.w	r3, r7, #8
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4413      	add	r3, r2
 80018f6:	2203      	movs	r2, #3
 80018f8:	725a      	strb	r2, [r3, #9]

					counter++;
 80018fa:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 80018fe:	3301      	adds	r3, #1
 8001900:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
 8001904:	e056      	b.n	80019b4 <json_get_op+0x76c>
					continue;
				}

				out[counter].addr = strtol(p_stt, &p_end, 16); //10
 8001906:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 800190a:	4613      	mov	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4413      	add	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	461a      	mov	r2, r3
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	189c      	adds	r4, r3, r2
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	2210      	movs	r2, #16
 8001922:	4619      	mov	r1, r3
 8001924:	f8d7 0824 	ldr.w	r0, [r7, #2084]	; 0x824
 8001928:	f006 fe3c 	bl	80085a4 <strtol>
 800192c:	4603      	mov	r3, r0
 800192e:	b29b      	uxth	r3, r3
 8001930:	8023      	strh	r3, [r4, #0]
				out[counter].log = (enum LG)strtol(p_end + 1, &p_end, 10);
 8001932:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	461a      	mov	r2, r3
 8001940:	f107 0308 	add.w	r3, r7, #8
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	189c      	adds	r4, r3, r2
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	f107 0110 	add.w	r1, r7, #16
 8001954:	220a      	movs	r2, #10
 8001956:	4618      	mov	r0, r3
 8001958:	f006 fe24 	bl	80085a4 <strtol>
 800195c:	4603      	mov	r3, r0
 800195e:	b2db      	uxtb	r3, r3
 8001960:	7223      	strb	r3, [r4, #8]
				out[counter].trigger_value = strtol(p_end + 1, &p_end, 10);
 8001962:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001966:	4613      	mov	r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	4413      	add	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	461a      	mov	r2, r3
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	189c      	adds	r4, r3, r2
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3301      	adds	r3, #1
 8001980:	f107 0110 	add.w	r1, r7, #16
 8001984:	220a      	movs	r2, #10
 8001986:	4618      	mov	r0, r3
 8001988:	f006 fe0c 	bl	80085a4 <strtol>
 800198c:	4603      	mov	r3, r0
 800198e:	6063      	str	r3, [r4, #4]
				out[counter].type = DATA;
 8001990:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001994:	4613      	mov	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	461a      	mov	r2, r3
 800199e:	f107 0308 	add.w	r3, r7, #8
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4413      	add	r3, r2
 80019a6:	2202      	movs	r2, #2
 80019a8:	725a      	strb	r2, [r3, #9]

				counter++;
 80019aa:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 80019ae:	3301      	adds	r3, #1
 80019b0:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
			for (int j = 0; j < t[i + 1].size; j++)
 80019b4:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 80019b8:	3301      	adds	r3, #1
 80019ba:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 80019be:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80019c2:	3301      	adds	r3, #1
 80019c4:	f107 0218 	add.w	r2, r7, #24
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	330c      	adds	r3, #12
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 80019d4:	429a      	cmp	r2, r3
 80019d6:	f73f aeff 	bgt.w	80017d8 <json_get_op+0x590>
			}
			i += t[i + 1].size + 1;
 80019da:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80019de:	3301      	adds	r3, #1
 80019e0:	f107 0218 	add.w	r2, r7, #24
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	4413      	add	r3, r2
 80019e8:	330c      	adds	r3, #12
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	3301      	adds	r3, #1
 80019ee:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 80019f2:	4413      	add	r3, r2
 80019f4:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80019f8:	e002      	b.n	8001a00 <json_get_op+0x7b8>
				continue;
 80019fa:	bf00      	nop
 80019fc:	e000      	b.n	8001a00 <json_get_op+0x7b8>
				continue;
 80019fe:	bf00      	nop
	for (i = 1; i < r; i++) {
 8001a00:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001a04:	3301      	adds	r3, #1
 8001a06:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 8001a0a:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001a0e:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8001a12:	429a      	cmp	r2, r3
 8001a14:	f6ff ac58 	blt.w	80012c8 <json_get_op+0x80>
		}
	}

	return root_counter;
 8001a18:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f607 075c 	addw	r7, r7, #2140	; 0x85c
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
 8001a26:	bf00      	nop

08001a28 <Telegram_GetValue>:
{

}

uint8_t Telegram_GetValue(uint16_t key)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i = 0; i < TG_MAX; ++i) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	81fb      	strh	r3, [r7, #14]
 8001a36:	e00f      	b.n	8001a58 <Telegram_GetValue+0x30>
		if (tg[i].key == key) {
 8001a38:	89fb      	ldrh	r3, [r7, #14]
 8001a3a:	4a0c      	ldr	r2, [pc, #48]	; (8001a6c <Telegram_GetValue+0x44>)
 8001a3c:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001a40:	88fa      	ldrh	r2, [r7, #6]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d105      	bne.n	8001a52 <Telegram_GetValue+0x2a>
			return tg[i].value;
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <Telegram_GetValue+0x44>)
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	789b      	ldrb	r3, [r3, #2]
 8001a50:	e006      	b.n	8001a60 <Telegram_GetValue+0x38>
	for(uint16_t i = 0; i < TG_MAX; ++i) {
 8001a52:	89fb      	ldrh	r3, [r7, #14]
 8001a54:	3301      	adds	r3, #1
 8001a56:	81fb      	strh	r3, [r7, #14]
 8001a58:	89fb      	ldrh	r3, [r7, #14]
 8001a5a:	2bff      	cmp	r3, #255	; 0xff
 8001a5c:	d9ec      	bls.n	8001a38 <Telegram_GetValue+0x10>
		}
	}
	return 0;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	20000244 	.word	0x20000244

08001a70 <is_cur_time>:
#include "rtc.h"

#include <time.h>

uint8_t is_cur_time(struct TM* ft)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08c      	sub	sp, #48	; 0x30
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	struct tm time_info = { 0 };
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2224      	movs	r2, #36	; 0x24
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f006 fc8d 	bl	80083a0 <memset>
	RTC_GetTime(&time_info);
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f006 f95c 	bl	8007d48 <RTC_GetTime>

	if (time_info.tm_hour == ft->from.tm_hour &&
 8001a90:	697a      	ldr	r2, [r7, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d10b      	bne.n	8001ab2 <is_cur_time+0x42>
		time_info.tm_min >= ft->from.tm_min &&
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
	if (time_info.tm_hour == ft->from.tm_hour &&
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	db06      	blt.n	8001ab2 <is_cur_time+0x42>
		time_info.tm_hour < ft->to.tm_hour)
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		time_info.tm_min >= ft->from.tm_min &&
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	da01      	bge.n	8001ab2 <is_cur_time+0x42>
	{
		return 1;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e018      	b.n	8001ae4 <is_cur_time+0x74>
	}

	if (time_info.tm_hour > ft->from.tm_hour &&
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dd06      	ble.n	8001aca <is_cur_time+0x5a>
		time_info.tm_hour < ft->to.tm_hour)
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	if (time_info.tm_hour > ft->from.tm_hour &&
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	da01      	bge.n	8001aca <is_cur_time+0x5a>
	{
		return 1;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00c      	b.n	8001ae4 <is_cur_time+0x74>
	}

	if (time_info.tm_hour == ft->to.tm_hour &&
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d106      	bne.n	8001ae2 <is_cur_time+0x72>
		time_info.tm_min <= ft->to.tm_min)
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if (time_info.tm_hour == ft->to.tm_hour &&
 8001ada:	429a      	cmp	r2, r3
 8001adc:	dc01      	bgt.n	8001ae2 <is_cur_time+0x72>
	{
		return 1;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <is_cur_time+0x74>
	}

	return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3730      	adds	r7, #48	; 0x30
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <is_cur_day_of_week>:

uint8_t is_cur_day_of_week(uint16_t data)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	; 0x30
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	80fb      	strh	r3, [r7, #6]
	struct tm time_info = { 0 };
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	2224      	movs	r2, #36	; 0x24
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f006 fc4e 	bl	80083a0 <memset>
	RTC_GetTime(&time_info);
 8001b04:	f107 030c 	add.w	r3, r7, #12
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f006 f91d 	bl	8007d48 <RTC_GetTime>

	if (data & (1 << time_info.tm_wday))
 8001b0e:	88fa      	ldrh	r2, [r7, #6]
 8001b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b12:	fa42 f303 	asr.w	r3, r2, r3
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <is_cur_day_of_week+0x36>
	{
		return 1;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <is_cur_day_of_week+0x38>
	}
	return 0;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3730      	adds	r7, #48	; 0x30
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <ESP_Init>:
struct ring_buffer_struct UART2_rx_data;
char request[1024];
static f_ptr delay;

void ESP_Init(f_ptr delay_function)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	RingBuffInit(&UART2_rx_data);
 8001b34:	4808      	ldr	r0, [pc, #32]	; (8001b58 <ESP_Init+0x2c>)
 8001b36:	f000 f99b 	bl	8001e70 <RingBuffInit>
	UART2_Init(&UART2_rx_data);
 8001b3a:	4807      	ldr	r0, [pc, #28]	; (8001b58 <ESP_Init+0x2c>)
 8001b3c:	f005 fa88 	bl	8007050 <UART2_Init>

	UART2_SendData("\r\n", 2);
 8001b40:	2102      	movs	r1, #2
 8001b42:	4806      	ldr	r0, [pc, #24]	; (8001b5c <ESP_Init+0x30>)
 8001b44:	f005 fb14 	bl	8007170 <UART2_SendData>

	delay = delay_function;
 8001b48:	4a05      	ldr	r2, [pc, #20]	; (8001b60 <ESP_Init+0x34>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6013      	str	r3, [r2, #0]
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20008d24 	.word	0x20008d24
 8001b5c:	08009cfc 	.word	0x08009cfc
 8001b60:	20000644 	.word	0x20000644

08001b64 <requestFlush>:
	char test_str[] = "uart2 work\r\n";
	UART2_SendData(test_str, sizeof(test_str));
}

static void requestFlush()
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	memset(request, 0, 1024);
 8001b68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4802      	ldr	r0, [pc, #8]	; (8001b78 <requestFlush+0x14>)
 8001b70:	f006 fc16 	bl	80083a0 <memset>
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20009d28 	.word	0x20009d28

08001b7c <charCallBack>:

static uint8_t charCallBack(char * key, uint16_t bias)
{
 8001b7c:	b590      	push	{r4, r7, lr}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	807b      	strh	r3, [r7, #2]
	char * temp = RingBuffGetArray(&UART2_rx_data) + bias;
 8001b88:	4810      	ldr	r0, [pc, #64]	; (8001bcc <charCallBack+0x50>)
 8001b8a:	f000 f9ba 	bl	8001f02 <RingBuffGetArray>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	887b      	ldrh	r3, [r7, #2]
 8001b92:	4413      	add	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]
	if(key != NULL && strlen(temp) >= strlen(key))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d012      	beq.n	8001bc2 <charCallBack+0x46>
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7fe fb17 	bl	80001d0 <strlen>
 8001ba2:	4604      	mov	r4, r0
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7fe fb13 	bl	80001d0 <strlen>
 8001baa:	4603      	mov	r3, r0
 8001bac:	429c      	cmp	r4, r3
 8001bae:	d308      	bcc.n	8001bc2 <charCallBack+0x46>
	{
		if(strstr(temp, key) != NULL)
 8001bb0:	6879      	ldr	r1, [r7, #4]
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f006 fc48 	bl	8008448 <strstr>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <charCallBack+0x46>
		{
			return 1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <charCallBack+0x48>
		}
	}

	return 0;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}
 8001bcc:	20008d24 	.word	0x20008d24

08001bd0 <waitCallBack>:

static uint8_t waitCallBack(char * aim, uint16_t ms)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	807b      	strh	r3, [r7, #2]
	for( ; ms > 0; --ms)
 8001bdc:	e012      	b.n	8001c04 <waitCallBack+0x34>
	{
		if(charCallBack(aim, 0))
 8001bde:	2100      	movs	r1, #0
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ffcb 	bl	8001b7c <charCallBack>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d004      	beq.n	8001bf6 <waitCallBack+0x26>
		{
			RingBuffClear(&UART2_rx_data);
 8001bec:	480b      	ldr	r0, [pc, #44]	; (8001c1c <waitCallBack+0x4c>)
 8001bee:	f000 f96e 	bl	8001ece <RingBuffClear>
			return 1;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e00d      	b.n	8001c12 <waitCallBack+0x42>
		}
		delay(1);
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <waitCallBack+0x50>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2001      	movs	r0, #1
 8001bfc:	4798      	blx	r3
	for( ; ms > 0; --ms)
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	807b      	strh	r3, [r7, #2]
 8001c04:	887b      	ldrh	r3, [r7, #2]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1e9      	bne.n	8001bde <waitCallBack+0xe>
	}
	RingBuffClear(&UART2_rx_data);
 8001c0a:	4804      	ldr	r0, [pc, #16]	; (8001c1c <waitCallBack+0x4c>)
 8001c0c:	f000 f95f 	bl	8001ece <RingBuffClear>
	return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20008d24 	.word	0x20008d24
 8001c20:	20000644 	.word	0x20000644

08001c24 <ESP_GetRxData>:

char* ESP_GetRxData()
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
	return RingBuffGetArray(&UART2_rx_data);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <ESP_GetRxData+0x10>)
 8001c2a:	f000 f96a 	bl	8001f02 <RingBuffGetArray>
 8001c2e:	4603      	mov	r3, r0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20008d24 	.word	0x20008d24

08001c38 <ESP_SetMode>:

uint8_t ESP_SetMode(uint8_t mode)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
	requestFlush();
 8001c42:	f7ff ff8f 	bl	8001b64 <requestFlush>
	sprintf(request, "AT+CWMODE=%d\r\n", mode);
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4915      	ldr	r1, [pc, #84]	; (8001ca0 <ESP_SetMode+0x68>)
 8001c4c:	4815      	ldr	r0, [pc, #84]	; (8001ca4 <ESP_SetMode+0x6c>)
 8001c4e:	f006 fbaf 	bl	80083b0 <siprintf>
	RingBuffClear(&UART2_rx_data);
 8001c52:	4815      	ldr	r0, [pc, #84]	; (8001ca8 <ESP_SetMode+0x70>)
 8001c54:	f000 f93b 	bl	8001ece <RingBuffClear>
	UART2_SendData(request, strlen(request));
 8001c58:	4812      	ldr	r0, [pc, #72]	; (8001ca4 <ESP_SetMode+0x6c>)
 8001c5a:	f7fe fab9 	bl	80001d0 <strlen>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	4619      	mov	r1, r3
 8001c62:	4810      	ldr	r0, [pc, #64]	; (8001ca4 <ESP_SetMode+0x6c>)
 8001c64:	f005 fa84 	bl	8007170 <UART2_SendData>

	if(waitCallBack("OK", 2000))
 8001c68:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001c6c:	480f      	ldr	r0, [pc, #60]	; (8001cac <ESP_SetMode+0x74>)
 8001c6e:	f7ff ffaf 	bl	8001bd0 <waitCallBack>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d00e      	beq.n	8001c96 <ESP_SetMode+0x5e>
	{
		UART2_SendData("AT+RST\r\n", 8);
 8001c78:	2108      	movs	r1, #8
 8001c7a:	480d      	ldr	r0, [pc, #52]	; (8001cb0 <ESP_SetMode+0x78>)
 8001c7c:	f005 fa78 	bl	8007170 <UART2_SendData>
		if(waitCallBack("ready", 2000))
 8001c80:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001c84:	480b      	ldr	r0, [pc, #44]	; (8001cb4 <ESP_SetMode+0x7c>)
 8001c86:	f7ff ffa3 	bl	8001bd0 <waitCallBack>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <ESP_SetMode+0x5c>
		{
			return 1;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e001      	b.n	8001c98 <ESP_SetMode+0x60>
		}
		else asm("NOP");
 8001c94:	bf00      	nop
	}

	return 0;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	08009d10 	.word	0x08009d10
 8001ca4:	20009d28 	.word	0x20009d28
 8001ca8:	20008d24 	.word	0x20008d24
 8001cac:	08009d20 	.word	0x08009d20
 8001cb0:	08009d24 	.word	0x08009d24
 8001cb4:	08009d30 	.word	0x08009d30

08001cb8 <ESP_SetCipmuxZero>:

uint8_t ESP_SetCipmuxZero()
{
 8001cb8:	b598      	push	{r3, r4, r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	requestFlush();
 8001cbc:	f7ff ff52 	bl	8001b64 <requestFlush>
	sprintf(request, "AT+CIPMUX=0\r\n");
 8001cc0:	4a10      	ldr	r2, [pc, #64]	; (8001d04 <ESP_SetCipmuxZero+0x4c>)
 8001cc2:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <ESP_SetCipmuxZero+0x50>)
 8001cc4:	4614      	mov	r4, r2
 8001cc6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001cc8:	6020      	str	r0, [r4, #0]
 8001cca:	6061      	str	r1, [r4, #4]
 8001ccc:	60a2      	str	r2, [r4, #8]
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	81a3      	strh	r3, [r4, #12]
	UART2_SendData(request, strlen(request));
 8001cd2:	480c      	ldr	r0, [pc, #48]	; (8001d04 <ESP_SetCipmuxZero+0x4c>)
 8001cd4:	f7fe fa7c 	bl	80001d0 <strlen>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4809      	ldr	r0, [pc, #36]	; (8001d04 <ESP_SetCipmuxZero+0x4c>)
 8001cde:	f005 fa47 	bl	8007170 <UART2_SendData>
	RingBuffClear(&UART2_rx_data);
 8001ce2:	480a      	ldr	r0, [pc, #40]	; (8001d0c <ESP_SetCipmuxZero+0x54>)
 8001ce4:	f000 f8f3 	bl	8001ece <RingBuffClear>

	if(waitCallBack("OK", 500))
 8001ce8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001cec:	4808      	ldr	r0, [pc, #32]	; (8001d10 <ESP_SetCipmuxZero+0x58>)
 8001cee:	f7ff ff6f 	bl	8001bd0 <waitCallBack>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <ESP_SetCipmuxZero+0x44>
	{
		return 1;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <ESP_SetCipmuxZero+0x46>
	}
	return 0;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	bd98      	pop	{r3, r4, r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20009d28 	.word	0x20009d28
 8001d08:	08009d38 	.word	0x08009d38
 8001d0c:	20008d24 	.word	0x20008d24
 8001d10:	08009d20 	.word	0x08009d20

08001d14 <ESP_SetParamsSoftAP>:

uint8_t ESP_SetParamsSoftAP(char* ssid, char* password)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
	if(ssid != NULL && password != NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d01f      	beq.n	8001d64 <ESP_SetParamsSoftAP+0x50>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d01c      	beq.n	8001d64 <ESP_SetParamsSoftAP+0x50>
	{
		requestFlush();
 8001d2a:	f7ff ff1b 	bl	8001b64 <requestFlush>
		sprintf(request, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", ssid, password);
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	490f      	ldr	r1, [pc, #60]	; (8001d70 <ESP_SetParamsSoftAP+0x5c>)
 8001d34:	480f      	ldr	r0, [pc, #60]	; (8001d74 <ESP_SetParamsSoftAP+0x60>)
 8001d36:	f006 fb3b 	bl	80083b0 <siprintf>
		RingBuffClear(&UART2_rx_data);
 8001d3a:	480f      	ldr	r0, [pc, #60]	; (8001d78 <ESP_SetParamsSoftAP+0x64>)
 8001d3c:	f000 f8c7 	bl	8001ece <RingBuffClear>
		UART2_SendData(request, strlen(request));
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <ESP_SetParamsSoftAP+0x60>)
 8001d42:	f7fe fa45 	bl	80001d0 <strlen>
 8001d46:	4603      	mov	r3, r0
 8001d48:	4619      	mov	r1, r3
 8001d4a:	480a      	ldr	r0, [pc, #40]	; (8001d74 <ESP_SetParamsSoftAP+0x60>)
 8001d4c:	f005 fa10 	bl	8007170 <UART2_SendData>

		if(waitCallBack("OK", 10000))
 8001d50:	f242 7110 	movw	r1, #10000	; 0x2710
 8001d54:	4809      	ldr	r0, [pc, #36]	; (8001d7c <ESP_SetParamsSoftAP+0x68>)
 8001d56:	f7ff ff3b 	bl	8001bd0 <waitCallBack>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <ESP_SetParamsSoftAP+0x50>
		{
			return 1;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <ESP_SetParamsSoftAP+0x52>
		}
	}
	return 0;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	08009d48 	.word	0x08009d48
 8001d74:	20009d28 	.word	0x20009d28
 8001d78:	20008d24 	.word	0x20008d24
 8001d7c:	08009d20 	.word	0x08009d20

08001d80 <ESP_SendData>:

	return 0;
}

uint8_t ESP_SendData(const char *url, uint16_t port, const char *data, uint32_t dataLength, uint8_t flagRN)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	817b      	strh	r3, [r7, #10]
	requestFlush();
 8001d90:	f7ff fee8 	bl	8001b64 <requestFlush>
	sprintf(request, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", url, port);
 8001d94:	897b      	ldrh	r3, [r7, #10]
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	492d      	ldr	r1, [pc, #180]	; (8001e50 <ESP_SendData+0xd0>)
 8001d9a:	482e      	ldr	r0, [pc, #184]	; (8001e54 <ESP_SendData+0xd4>)
 8001d9c:	f006 fb08 	bl	80083b0 <siprintf>
	RingBuffClear(&UART2_rx_data);
 8001da0:	482d      	ldr	r0, [pc, #180]	; (8001e58 <ESP_SendData+0xd8>)
 8001da2:	f000 f894 	bl	8001ece <RingBuffClear>
	UART2_SendData(request, strlen(request));
 8001da6:	482b      	ldr	r0, [pc, #172]	; (8001e54 <ESP_SendData+0xd4>)
 8001da8:	f7fe fa12 	bl	80001d0 <strlen>
 8001dac:	4603      	mov	r3, r0
 8001dae:	4619      	mov	r1, r3
 8001db0:	4828      	ldr	r0, [pc, #160]	; (8001e54 <ESP_SendData+0xd4>)
 8001db2:	f005 f9dd 	bl	8007170 <UART2_SendData>
	delay(1000);
 8001db6:	4b29      	ldr	r3, [pc, #164]	; (8001e5c <ESP_SendData+0xdc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dbe:	4798      	blx	r3

	if(waitCallBack("OK", 1000))
 8001dc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dc4:	4826      	ldr	r0, [pc, #152]	; (8001e60 <ESP_SendData+0xe0>)
 8001dc6:	f7ff ff03 	bl	8001bd0 <waitCallBack>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d039      	beq.n	8001e44 <ESP_SendData+0xc4>
	{
		requestFlush();
 8001dd0:	f7ff fec8 	bl	8001b64 <requestFlush>
		sprintf(request, "AT+CIPSEND=%lu\r\n", dataLength);
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4923      	ldr	r1, [pc, #140]	; (8001e64 <ESP_SendData+0xe4>)
 8001dd8:	481e      	ldr	r0, [pc, #120]	; (8001e54 <ESP_SendData+0xd4>)
 8001dda:	f006 fae9 	bl	80083b0 <siprintf>
		RingBuffClear(&UART2_rx_data);
 8001dde:	481e      	ldr	r0, [pc, #120]	; (8001e58 <ESP_SendData+0xd8>)
 8001de0:	f000 f875 	bl	8001ece <RingBuffClear>
		UART2_SendData(request, strlen(request));
 8001de4:	481b      	ldr	r0, [pc, #108]	; (8001e54 <ESP_SendData+0xd4>)
 8001de6:	f7fe f9f3 	bl	80001d0 <strlen>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4619      	mov	r1, r3
 8001dee:	4819      	ldr	r0, [pc, #100]	; (8001e54 <ESP_SendData+0xd4>)
 8001df0:	f005 f9be 	bl	8007170 <UART2_SendData>
		delay(10);
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <ESP_SendData+0xdc>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	200a      	movs	r0, #10
 8001dfa:	4798      	blx	r3

		if(waitCallBack(">", 1000) && data != NULL)
 8001dfc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e00:	4819      	ldr	r0, [pc, #100]	; (8001e68 <ESP_SendData+0xe8>)
 8001e02:	f7ff fee5 	bl	8001bd0 <waitCallBack>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d01b      	beq.n	8001e44 <ESP_SendData+0xc4>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d018      	beq.n	8001e44 <ESP_SendData+0xc4>
		{
			for(int i = 0; i < dataLength; i++)
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	e009      	b.n	8001e2c <ESP_SendData+0xac>
			{
				UART2_SendData_byte(data[i]);
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f005 f98d 	bl	8007140 <UART2_SendData_byte>
			for(int i = 0; i < dataLength; i++)
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	617b      	str	r3, [r7, #20]
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d3f1      	bcc.n	8001e18 <ESP_SendData+0x98>
			}
			if(flagRN)
 8001e34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <ESP_SendData+0xc4>
			{
				UART2_SendData("\r\n", 2);
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	480b      	ldr	r0, [pc, #44]	; (8001e6c <ESP_SendData+0xec>)
 8001e40:	f005 f996 	bl	8007170 <UART2_SendData>
			}
		}
	}

	return 0;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	08009d80 	.word	0x08009d80
 8001e54:	20009d28 	.word	0x20009d28
 8001e58:	20008d24 	.word	0x20008d24
 8001e5c:	20000644 	.word	0x20000644
 8001e60:	08009d20 	.word	0x08009d20
 8001e64:	08009d9c 	.word	0x08009d9c
 8001e68:	08009db0 	.word	0x08009db0
 8001e6c:	08009cfc 	.word	0x08009cfc

08001e70 <RingBuffInit>:
 */

#include "ring_buffer.h"

void RingBuffInit(struct ring_buffer_struct *rng)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	rng->index_in = rng->index_out = 0;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	805a      	strh	r2, [r3, #2]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	885a      	ldrh	r2, [r3, #2]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	801a      	strh	r2, [r3, #0]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <RingBuffPush>:

void RingBuffPush(struct ring_buffer_struct *rng, char element)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b083      	sub	sp, #12
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	70fb      	strb	r3, [r7, #3]
	rng->buffer[rng->index_in++] = element;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	b291      	uxth	r1, r2
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	8011      	strh	r1, [r2, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	78fa      	ldrb	r2, [r7, #3]
 8001eb2:	711a      	strb	r2, [r3, #4]
	rng->index_in &= BUF_MASK;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	801a      	strh	r2, [r3, #0]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <RingBuffClear>:
	}
	return 0;
}

void RingBuffClear(struct ring_buffer_struct *rng)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
	memset(rng->buffer, 0, BUF_SIZE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f006 fa5d 	bl	80083a0 <memset>
	rng->buffer[0] = 0;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	711a      	strb	r2, [r3, #4]
	rng->index_out = rng->index_in = 0;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	801a      	strh	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	881a      	ldrh	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	805a      	strh	r2, [r3, #2]
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <RingBuffGetArray>:
{
	return (rng->index_in - rng->index_out) & BUF_MASK;
}

char * RingBuffGetArray(struct ring_buffer_struct *rng)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
	return ((char *)rng->buffer);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3304      	adds	r3, #4
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
	...

08001f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f20:	4a0e      	ldr	r2, [pc, #56]	; (8001f5c <HAL_Init+0x40>)
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <HAL_Init+0x40>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f2c:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_Init+0x40>)
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <HAL_Init+0x40>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f38:	4a08      	ldr	r2, [pc, #32]	; (8001f5c <HAL_Init+0x40>)
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <HAL_Init+0x40>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f44:	2003      	movs	r0, #3
 8001f46:	f000 f8ca 	bl	80020de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f006 f816 	bl	8007f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f50:	f005 ffe8 	bl	8007f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f64:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <HAL_IncTick+0x20>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_IncTick+0x24>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4413      	add	r3, r2
 8001f70:	4a04      	ldr	r2, [pc, #16]	; (8001f84 <HAL_IncTick+0x24>)
 8001f72:	6013      	str	r3, [r2, #0]
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000000 	.word	0x20000000
 8001f84:	2000a128 	.word	0x2000a128

08001f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fba:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	60d3      	str	r3, [r2, #12]
}
 8001fc0:	bf00      	nop
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	f003 0307 	and.w	r3, r3, #7
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0b      	blt.n	8002016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffe:	4909      	ldr	r1, [pc, #36]	; (8002024 <__NVIC_EnableIRQ+0x38>)
 8002000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002004:	095b      	lsrs	r3, r3, #5
 8002006:	79fa      	ldrb	r2, [r7, #7]
 8002008:	f002 021f 	and.w	r2, r2, #31
 800200c:	2001      	movs	r0, #1
 800200e:	fa00 f202 	lsl.w	r2, r0, r2
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	db0a      	blt.n	8002052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203c:	490d      	ldr	r1, [pc, #52]	; (8002074 <__NVIC_SetPriority+0x4c>)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002050:	e00a      	b.n	8002068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002052:	4909      	ldr	r1, [pc, #36]	; (8002078 <__NVIC_SetPriority+0x50>)
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	3b04      	subs	r3, #4
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	440b      	add	r3, r1
 8002066:	761a      	strb	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000e100 	.word	0xe000e100
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f1c3 0307 	rsb	r3, r3, #7
 8002096:	2b04      	cmp	r3, #4
 8002098:	bf28      	it	cs
 800209a:	2304      	movcs	r3, #4
 800209c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3304      	adds	r3, #4
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d902      	bls.n	80020ac <NVIC_EncodePriority+0x30>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3b03      	subs	r3, #3
 80020aa:	e000      	b.n	80020ae <NVIC_EncodePriority+0x32>
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	2201      	movs	r2, #1
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	1e5a      	subs	r2, r3, #1
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	401a      	ands	r2, r3
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c2:	2101      	movs	r1, #1
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	1e59      	subs	r1, r3, #1
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	4313      	orrs	r3, r2
         );
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3724      	adds	r7, #36	; 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff ff4e 	bl	8001f88 <__NVIC_SetPriorityGrouping>
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002106:	f7ff ff63 	bl	8001fd0 <__NVIC_GetPriorityGrouping>
 800210a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	68b9      	ldr	r1, [r7, #8]
 8002110:	6978      	ldr	r0, [r7, #20]
 8002112:	f7ff ffb3 	bl	800207c <NVIC_EncodePriority>
 8002116:	4602      	mov	r2, r0
 8002118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800211c:	4611      	mov	r1, r2
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff ff82 	bl	8002028 <__NVIC_SetPriority>
}
 8002124:	bf00      	nop
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff ff56 	bl	8001fec <__NVIC_EnableIRQ>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800214c:	4b03      	ldr	r3, [pc, #12]	; (800215c <HAL_RCC_GetHCLKFreq+0x14>)
 800214e:	681b      	ldr	r3, [r3, #0]
}
 8002150:	4618      	mov	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	2000000c 	.word	0x2000000c

08002160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002164:	f7ff fff0 	bl	8002148 <HAL_RCC_GetHCLKFreq>
 8002168:	4601      	mov	r1, r0
 800216a:	4b05      	ldr	r3, [pc, #20]	; (8002180 <HAL_RCC_GetPCLK2Freq+0x20>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	0b5b      	lsrs	r3, r3, #13
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	4a03      	ldr	r2, [pc, #12]	; (8002184 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	fa21 f303 	lsr.w	r3, r1, r3
}
 800217c:	4618      	mov	r0, r3
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40023800 	.word	0x40023800
 8002184:	08009fa8 	.word	0x08009fa8

08002188 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	220f      	movs	r2, #15
 8002196:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002198:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <HAL_RCC_GetClockConfig+0x5c>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 0203 	and.w	r2, r3, #3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021a4:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <HAL_RCC_GetClockConfig+0x5c>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80021b0:	4b0c      	ldr	r3, [pc, #48]	; (80021e4 <HAL_RCC_GetClockConfig+0x5c>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021bc:	4b09      	ldr	r3, [pc, #36]	; (80021e4 <HAL_RCC_GetClockConfig+0x5c>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	08db      	lsrs	r3, r3, #3
 80021c2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <HAL_RCC_GetClockConfig+0x60>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 020f 	and.w	r2, r3, #15
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	601a      	str	r2, [r3, #0]
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40023c00 	.word	0x40023c00

080021ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e01d      	b.n	800223a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d106      	bne.n	8002218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f815 	bl	8002242 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3304      	adds	r3, #4
 8002228:	4619      	mov	r1, r3
 800222a:	4610      	mov	r0, r2
 800222c:	f000 f968 	bl	8002500 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6812      	ldr	r2, [r2, #0]
 8002266:	68d2      	ldr	r2, [r2, #12]
 8002268:	f042 0201 	orr.w	r2, r2, #1
 800226c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2b06      	cmp	r3, #6
 800227e:	d007      	beq.n	8002290 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	f042 0201 	orr.w	r2, r2, #1
 800228e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d122      	bne.n	80022fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d11b      	bne.n	80022fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f06f 0202 	mvn.w	r2, #2
 80022ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 f8ee 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 80022e6:	e005      	b.n	80022f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f8e0 	bl	80024ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f8f1 	bl	80024d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b04      	cmp	r3, #4
 8002306:	d122      	bne.n	800234e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	f003 0304 	and.w	r3, r3, #4
 8002312:	2b04      	cmp	r3, #4
 8002314:	d11b      	bne.n	800234e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f06f 0204 	mvn.w	r2, #4
 800231e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f8c4 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 800233a:	e005      	b.n	8002348 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f8b6 	bl	80024ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f8c7 	bl	80024d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b08      	cmp	r3, #8
 800235a:	d122      	bne.n	80023a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b08      	cmp	r3, #8
 8002368:	d11b      	bne.n	80023a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f06f 0208 	mvn.w	r2, #8
 8002372:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2204      	movs	r2, #4
 8002378:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f000 f89a 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 800238e:	e005      	b.n	800239c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 f88c 	bl	80024ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f89d 	bl	80024d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d122      	bne.n	80023f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b10      	cmp	r3, #16
 80023bc:	d11b      	bne.n	80023f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f06f 0210 	mvn.w	r2, #16
 80023c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2208      	movs	r2, #8
 80023cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f870 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 80023e2:	e005      	b.n	80023f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f862 	bl	80024ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f873 	bl	80024d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b01      	cmp	r3, #1
 8002402:	d10e      	bne.n	8002422 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f06f 0201 	mvn.w	r2, #1
 800241a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f005 fb6f 	bl	8007b00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800242c:	2b80      	cmp	r3, #128	; 0x80
 800242e:	d10e      	bne.n	800244e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800243a:	2b80      	cmp	r3, #128	; 0x80
 800243c:	d107      	bne.n	800244e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 f903 	bl	8002654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002458:	2b40      	cmp	r3, #64	; 0x40
 800245a:	d10e      	bne.n	800247a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002466:	2b40      	cmp	r3, #64	; 0x40
 8002468:	d107      	bne.n	800247a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 f838 	bl	80024ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b20      	cmp	r3, #32
 8002486:	d10e      	bne.n	80024a6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f003 0320 	and.w	r3, r3, #32
 8002492:	2b20      	cmp	r3, #32
 8002494:	d107      	bne.n	80024a6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f06f 0220 	mvn.w	r2, #32
 800249e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 f8cd 	bl	8002640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024a6:	bf00      	nop
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b083      	sub	sp, #12
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a40      	ldr	r2, [pc, #256]	; (8002614 <TIM_Base_SetConfig+0x114>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d013      	beq.n	8002540 <TIM_Base_SetConfig+0x40>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800251e:	d00f      	beq.n	8002540 <TIM_Base_SetConfig+0x40>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a3d      	ldr	r2, [pc, #244]	; (8002618 <TIM_Base_SetConfig+0x118>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d00b      	beq.n	8002540 <TIM_Base_SetConfig+0x40>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a3c      	ldr	r2, [pc, #240]	; (800261c <TIM_Base_SetConfig+0x11c>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d007      	beq.n	8002540 <TIM_Base_SetConfig+0x40>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a3b      	ldr	r2, [pc, #236]	; (8002620 <TIM_Base_SetConfig+0x120>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d003      	beq.n	8002540 <TIM_Base_SetConfig+0x40>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a3a      	ldr	r2, [pc, #232]	; (8002624 <TIM_Base_SetConfig+0x124>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d108      	bne.n	8002552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a2f      	ldr	r2, [pc, #188]	; (8002614 <TIM_Base_SetConfig+0x114>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d02b      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002560:	d027      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a2c      	ldr	r2, [pc, #176]	; (8002618 <TIM_Base_SetConfig+0x118>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d023      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a2b      	ldr	r2, [pc, #172]	; (800261c <TIM_Base_SetConfig+0x11c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d01f      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a2a      	ldr	r2, [pc, #168]	; (8002620 <TIM_Base_SetConfig+0x120>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d01b      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a29      	ldr	r2, [pc, #164]	; (8002624 <TIM_Base_SetConfig+0x124>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d017      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a28      	ldr	r2, [pc, #160]	; (8002628 <TIM_Base_SetConfig+0x128>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d013      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a27      	ldr	r2, [pc, #156]	; (800262c <TIM_Base_SetConfig+0x12c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d00f      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a26      	ldr	r2, [pc, #152]	; (8002630 <TIM_Base_SetConfig+0x130>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d00b      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a25      	ldr	r2, [pc, #148]	; (8002634 <TIM_Base_SetConfig+0x134>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d007      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a24      	ldr	r2, [pc, #144]	; (8002638 <TIM_Base_SetConfig+0x138>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d003      	beq.n	80025b2 <TIM_Base_SetConfig+0xb2>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a23      	ldr	r2, [pc, #140]	; (800263c <TIM_Base_SetConfig+0x13c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d108      	bne.n	80025c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <TIM_Base_SetConfig+0x114>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d003      	beq.n	80025f8 <TIM_Base_SetConfig+0xf8>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a0c      	ldr	r2, [pc, #48]	; (8002624 <TIM_Base_SetConfig+0x124>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d103      	bne.n	8002600 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	615a      	str	r2, [r3, #20]
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40010000 	.word	0x40010000
 8002618:	40000400 	.word	0x40000400
 800261c:	40000800 	.word	0x40000800
 8002620:	40000c00 	.word	0x40000c00
 8002624:	40010400 	.word	0x40010400
 8002628:	40014000 	.word	0x40014000
 800262c:	40014400 	.word	0x40014400
 8002630:	40014800 	.word	0x40014800
 8002634:	40001800 	.word	0x40001800
 8002638:	40001c00 	.word	0x40001c00
 800263c:	40002000 	.word	0x40002000

08002640 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002668:	b480      	push	{r7}
 800266a:	b089      	sub	sp, #36	; 0x24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	2103      	movs	r1, #3
 8002690:	fa01 f303 	lsl.w	r3, r1, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	401a      	ands	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	61bb      	str	r3, [r7, #24]
  return result;
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	fa01 f303 	lsl.w	r3, r1, r3
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	601a      	str	r2, [r3, #0]
}
 80026ba:	bf00      	nop
 80026bc:	3724      	adds	r7, #36	; 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b085      	sub	sp, #20
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	43db      	mvns	r3, r3
 80026da:	401a      	ands	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	431a      	orrs	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	605a      	str	r2, [r3, #4]
}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b089      	sub	sp, #36	; 0x24
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	60f8      	str	r0, [r7, #12]
 80026fe:	60b9      	str	r1, [r7, #8]
 8002700:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	fa93 f3a3 	rbit	r3, r3
 8002710:	613b      	str	r3, [r7, #16]
  return result;
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	fab3 f383 	clz	r3, r3
 8002718:	b2db      	uxtb	r3, r3
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	2103      	movs	r1, #3
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	401a      	ands	r2, r3
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	fa93 f3a3 	rbit	r3, r3
 8002730:	61bb      	str	r3, [r7, #24]
  return result;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	fab3 f383 	clz	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	fa01 f303 	lsl.w	r3, r1, r3
 8002742:	431a      	orrs	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002748:	bf00      	nop
 800274a:	3724      	adds	r7, #36	; 0x24
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	; 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	613b      	str	r3, [r7, #16]
  return result;
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2103      	movs	r1, #3
 800277c:	fa01 f303 	lsl.w	r3, r1, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	401a      	ands	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	fa93 f3a3 	rbit	r3, r3
 800278e:	61bb      	str	r3, [r7, #24]
  return result;
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	fab3 f383 	clz	r3, r3
 8002796:	b2db      	uxtb	r3, r3
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	431a      	orrs	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	60da      	str	r2, [r3, #12]
}
 80027a6:	bf00      	nop
 80027a8:	3724      	adds	r7, #36	; 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b089      	sub	sp, #36	; 0x24
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6a1a      	ldr	r2, [r3, #32]
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	613b      	str	r3, [r7, #16]
  return result;
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	fab3 f383 	clz	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	210f      	movs	r1, #15
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43db      	mvns	r3, r3
 80027e0:	401a      	ands	r2, r3
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	fa93 f3a3 	rbit	r3, r3
 80027ec:	61bb      	str	r3, [r7, #24]
  return result;
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	fab3 f383 	clz	r3, r3
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	6879      	ldr	r1, [r7, #4]
 80027fa:	fa01 f303 	lsl.w	r3, r1, r3
 80027fe:	431a      	orrs	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002804:	bf00      	nop
 8002806:	3724      	adds	r7, #36	; 0x24
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	; 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	fa93 f3a3 	rbit	r3, r3
 800282c:	613b      	str	r3, [r7, #16]
  return result;
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	fab3 f383 	clz	r3, r3
 8002834:	b2db      	uxtb	r3, r3
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	210f      	movs	r1, #15
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	401a      	ands	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	61bb      	str	r3, [r7, #24]
  return result;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	fab3 f383 	clz	r3, r3
 8002856:	b2db      	uxtb	r3, r3
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	fa01 f303 	lsl.w	r3, r1, r3
 8002860:	431a      	orrs	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002866:	bf00      	nop
 8002868:	3724      	adds	r7, #36	; 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b088      	sub	sp, #32
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800287c:	2300      	movs	r3, #0
 800287e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002880:	2300      	movs	r3, #0
 8002882:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	fa93 f3a3 	rbit	r3, r3
 8002890:	613b      	str	r3, [r7, #16]
  return result;
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	fab3 f383 	clz	r3, r3
 8002898:	b2db      	uxtb	r3, r3
 800289a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800289c:	e050      	b.n	8002940 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	2101      	movs	r1, #1
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	fa01 f303 	lsl.w	r3, r1, r3
 80028aa:	4013      	ands	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d042      	beq.n	800293a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d003      	beq.n	80028c4 <LL_GPIO_Init+0x52>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d10d      	bne.n	80028e0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	461a      	mov	r2, r3
 80028ca:	69b9      	ldr	r1, [r7, #24]
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7ff ff12 	bl	80026f6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	461a      	mov	r2, r3
 80028d8:	69b9      	ldr	r1, [r7, #24]
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff fef3 	bl	80026c6 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	461a      	mov	r2, r3
 80028e6:	69b9      	ldr	r1, [r7, #24]
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ff33 	bl	8002754 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d11a      	bne.n	800292c <LL_GPIO_Init+0xba>
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	60bb      	str	r3, [r7, #8]
  return result;
 8002902:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b07      	cmp	r3, #7
 800290c:	d807      	bhi.n	800291e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	461a      	mov	r2, r3
 8002914:	69b9      	ldr	r1, [r7, #24]
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7ff ff4b 	bl	80027b2 <LL_GPIO_SetAFPin_0_7>
 800291c:	e006      	b.n	800292c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	461a      	mov	r2, r3
 8002924:	69b9      	ldr	r1, [r7, #24]
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7ff ff72 	bl	8002810 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	461a      	mov	r2, r3
 8002932:	69b9      	ldr	r1, [r7, #24]
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f7ff fe97 	bl	8002668 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3301      	adds	r3, #1
 800293e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	fa22 f303 	lsr.w	r3, r2, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1a7      	bne.n	800289e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3720      	adds	r7, #32
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800295c:	4b04      	ldr	r3, [pc, #16]	; (8002970 <LL_RCC_GetSysClkSource+0x18>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 030c 	and.w	r3, r3, #12
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800

08002974 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <LL_RCC_GetAHBPrescaler+0x18>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002980:	4618      	mov	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40023800 	.word	0x40023800

08002990 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002994:	4b04      	ldr	r3, [pc, #16]	; (80029a8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	40023800 	.word	0x40023800

080029ac <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80029b0:	4b04      	ldr	r3, [pc, #16]	; (80029c4 <LL_RCC_GetAPB2Prescaler+0x18>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40023800 	.word	0x40023800

080029c8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80029cc:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <LL_RCC_PLL_GetMainSource+0x18>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800

080029e4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80029e8:	4b04      	ldr	r3, [pc, #16]	; (80029fc <LL_RCC_PLL_GetN+0x18>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	099b      	lsrs	r3, r3, #6
 80029ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	40023800 	.word	0x40023800

08002a00 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002a04:	4b04      	ldr	r3, [pc, #16]	; (8002a18 <LL_RCC_PLL_GetP+0x18>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800

08002a1c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <LL_RCC_PLL_GetDivider+0x18>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800

08002a38 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002a40:	f000 f820 	bl	8002a84 <RCC_GetSystemClockFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 f83e 	bl	8002ad0 <RCC_GetHCLKClockFreq>
 8002a54:	4602      	mov	r2, r0
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 f84c 	bl	8002afc <RCC_GetPCLK1ClockFreq>
 8002a64:	4602      	mov	r2, r0
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 f858 	bl	8002b24 <RCC_GetPCLK2ClockFreq>
 8002a74:	4602      	mov	r2, r0
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	60da      	str	r2, [r3, #12]
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002a8e:	f7ff ff63 	bl	8002958 <LL_RCC_GetSysClkSource>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d006      	beq.n	8002aa6 <RCC_GetSystemClockFreq+0x22>
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d007      	beq.n	8002aac <RCC_GetSystemClockFreq+0x28>
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002aa0:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <RCC_GetSystemClockFreq+0x44>)
 8002aa2:	607b      	str	r3, [r7, #4]
      break;
 8002aa4:	e00a      	b.n	8002abc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002aa6:	4b09      	ldr	r3, [pc, #36]	; (8002acc <RCC_GetSystemClockFreq+0x48>)
 8002aa8:	607b      	str	r3, [r7, #4]
      break;
 8002aaa:	e007      	b.n	8002abc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002aac:	2008      	movs	r0, #8
 8002aae:	f000 f84d 	bl	8002b4c <RCC_PLL_GetFreqDomain_SYS>
 8002ab2:	6078      	str	r0, [r7, #4]
      break;
 8002ab4:	e002      	b.n	8002abc <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002ab6:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <RCC_GetSystemClockFreq+0x44>)
 8002ab8:	607b      	str	r3, [r7, #4]
      break;
 8002aba:	bf00      	nop
  }

  return frequency;
 8002abc:	687b      	ldr	r3, [r7, #4]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	00f42400 	.word	0x00f42400
 8002acc:	007a1200 	.word	0x007a1200

08002ad0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ad8:	f7ff ff4c 	bl	8002974 <LL_RCC_GetAHBPrescaler>
 8002adc:	4603      	mov	r3, r0
 8002ade:	091b      	lsrs	r3, r3, #4
 8002ae0:	f003 030f 	and.w	r3, r3, #15
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <RCC_GetHCLKClockFreq+0x28>)
 8002ae6:	5cd3      	ldrb	r3, [r2, r3]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	40d3      	lsrs	r3, r2
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	08009f98 	.word	0x08009f98

08002afc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002b04:	f7ff ff44 	bl	8002990 <LL_RCC_GetAPB1Prescaler>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	0a9b      	lsrs	r3, r3, #10
 8002b0c:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <RCC_GetPCLK1ClockFreq+0x24>)
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	461a      	mov	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	40d3      	lsrs	r3, r2
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	08009fa8 	.word	0x08009fa8

08002b24 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002b2c:	f7ff ff3e 	bl	80029ac <LL_RCC_GetAPB2Prescaler>
 8002b30:	4603      	mov	r3, r0
 8002b32:	0b5b      	lsrs	r3, r3, #13
 8002b34:	4a04      	ldr	r2, [pc, #16]	; (8002b48 <RCC_GetPCLK2ClockFreq+0x24>)
 8002b36:	5cd3      	ldrb	r3, [r2, r3]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	40d3      	lsrs	r3, r2
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	08009fa8 	.word	0x08009fa8

08002b4c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002b4c:	b590      	push	{r4, r7, lr}
 8002b4e:	b087      	sub	sp, #28
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002b60:	f7ff ff32 	bl	80029c8 <LL_RCC_PLL_GetMainSource>
 8002b64:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8002b6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b70:	d003      	beq.n	8002b7a <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8002b72:	e005      	b.n	8002b80 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002b74:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002b76:	617b      	str	r3, [r7, #20]
      break;
 8002b78:	e005      	b.n	8002b86 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002b7c:	617b      	str	r3, [r7, #20]
      break;
 8002b7e:	e002      	b.n	8002b86 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8002b80:	4b0f      	ldr	r3, [pc, #60]	; (8002bc0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002b82:	617b      	str	r3, [r7, #20]
      break;
 8002b84:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d113      	bne.n	8002bb4 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002b8c:	f7ff ff46 	bl	8002a1c <LL_RCC_PLL_GetDivider>
 8002b90:	4602      	mov	r2, r0
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	fbb3 f4f2 	udiv	r4, r3, r2
 8002b98:	f7ff ff24 	bl	80029e4 <LL_RCC_PLL_GetN>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	fb03 f404 	mul.w	r4, r3, r4
 8002ba2:	f7ff ff2d 	bl	8002a00 <LL_RCC_PLL_GetP>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	0c1b      	lsrs	r3, r3, #16
 8002baa:	3301      	adds	r3, #1
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	fbb4 f3f3 	udiv	r3, r4, r3
 8002bb2:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002bb4:	693b      	ldr	r3, [r7, #16]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd90      	pop	{r4, r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	00f42400 	.word	0x00f42400
 8002bc4:	007a1200 	.word	0x007a1200

08002bc8 <LL_RTC_SetHourFormat>:
  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	609a      	str	r2, [r3, #8]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <LL_RTC_GetHourFormat>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
  */
__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f04f 32ff 	mov.w	r2, #4294967295
 8002c18:	60da      	str	r2, [r3, #12]
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b083      	sub	sp, #12
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c34:	60da      	str	r2, [r3, #12]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_RTC_IsShadowRegBypassEnabled>:
  * @rmtoll CR           BYPSHAD       LL_RTC_IsShadowRegBypassEnabled
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	2b20      	cmp	r3, #32
 8002c54:	bf0c      	ite	eq
 8002c56:	2301      	moveq	r3, #1
 8002c58:	2300      	movne	r3, #0
 8002c5a:	b2db      	uxtb	r3, r3
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	041b      	lsls	r3, r3, #16
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	611a      	str	r2, [r3, #16]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002ca2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	611a      	str	r2, [r3, #16]
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	22ff      	movs	r2, #255	; 0xff
 8002cc6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	22ca      	movs	r2, #202	; 0xca
 8002ce0:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2253      	movs	r2, #83	; 0x53
 8002ce6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <LL_RTC_TIME_Config>:
  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 8002cf4:	b490      	push	{r4, r7}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	041b      	lsls	r3, r3, #16
 8002d06:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	021b      	lsls	r3, r3, #8
 8002d12:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002d14:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 8002d1a:	ea42 0403 	orr.w	r4, r2, r3
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 8002d26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d2a:	ea43 0204 	orr.w	r2, r3, r4
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	601a      	str	r2, [r3, #0]
}
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc90      	pop	{r4, r7}
 8002d3a:	4770      	bx	lr

08002d3c <LL_RTC_DATE_Config>:
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
{
 8002d3c:	b490      	push	{r4, r7}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
 8002d48:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;
 8002d4a:	2400      	movs	r4, #0

  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	041b      	lsls	r3, r3, #16
 8002d54:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002d58:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8002d60:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002d66:	ea42 0403 	orr.w	r4, r2, r3

  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <LL_RTC_DATE_Config+0x48>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	ea43 0204 	orr.w	r2, r3, r4
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	605a      	str	r2, [r3, #4]
}
 8002d7a:	bf00      	nop
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc90      	pop	{r4, r7}
 8002d82:	4770      	bx	lr
 8002d84:	ff0000c0 	.word	0xff0000c0

08002d88 <LL_RTC_IsActiveFlag_INIT>:
  * @rmtoll ISR          INITF         LL_RTC_IsActiveFlag_INIT
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d98:	2b40      	cmp	r3, #64	; 0x40
 8002d9a:	bf0c      	ite	eq
 8002d9c:	2301      	moveq	r3, #1
 8002d9e:	2300      	movne	r3, #0
 8002da0:	b2db      	uxtb	r3, r3
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	f003 0320 	and.w	r3, r3, #32
 8002dbe:	2b20      	cmp	r3, #32
 8002dc0:	bf0c      	ite	eq
 8002dc2:	2301      	moveq	r3, #1
 8002dc4:	2300      	movne	r3, #0
 8002dc6:	b2db      	uxtb	r3, r3
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <LL_RTC_ClearFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de4:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	60da      	str	r2, [r3, #12]
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000e010 	.word	0xe000e010

08002e20 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ff50 	bl	8002cd4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f971 	bl	800311c <LL_RTC_EnterInitMode>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d016      	beq.n	8002e6e <LL_RTC_Init+0x4e>
  {
    /* Set Hour Format */
    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4619      	mov	r1, r3
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7ff febe 	bl	8002bc8 <LL_RTC_SetHourFormat>

    /* Configure Synchronous and Asynchronous prescaler factor */
    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	4619      	mov	r1, r3
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff ff1c 	bl	8002c90 <LL_RTC_SetSynchPrescaler>
    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff ff02 	bl	8002c68 <LL_RTC_SetAsynchPrescaler>

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff fede 	bl	8002c26 <LL_RTC_DisableInitMode>

    status = SUCCESS;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff ff23 	bl	8002cba <LL_RTC_EnableWriteProtection>

  return status;
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 8002e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e82:	b089      	sub	sp, #36	; 0x24
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d109      	bne.n	8002eaa <LL_RTC_TIME_Init+0x2a>
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f7ff fea9 	bl	8002bee <LL_RTC_GetHourFormat>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10c      	bne.n	8002ebc <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e008      	b.n	8002ebc <LL_RTC_TIME_Init+0x3c>
    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
  }
  else
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7ff fe9f 	bl	8002bee <LL_RTC_GetHourFormat>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d102      	bne.n	8002ebc <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff ff09 	bl	8002cd4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f92a 	bl	800311c <LL_RTC_EnterInitMode>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d073      	beq.n	8002fb6 <LL_RTC_TIME_Init+0x136>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d00f      	beq.n	8002ef4 <LL_RTC_TIME_Init+0x74>
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6819      	ldr	r1, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	791b      	ldrb	r3, [r3, #4]
 8002edc:	461a      	mov	r2, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	795b      	ldrb	r3, [r3, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8002ee2:	4618      	mov	r0, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	799b      	ldrb	r3, [r3, #6]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	4603      	mov	r3, r0
 8002eec:	68f8      	ldr	r0, [r7, #12]
 8002eee:	f7ff ff01 	bl	8002cf4 <LL_RTC_TIME_Config>
 8002ef2:	e04f      	b.n	8002f94 <LL_RTC_TIME_Init+0x114>
    }
    else
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681c      	ldr	r4, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	791b      	ldrb	r3, [r3, #4]
 8002efc:	4a32      	ldr	r2, [pc, #200]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	08db      	lsrs	r3, r3, #3
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	b2d8      	uxtb	r0, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	791a      	ldrb	r2, [r3, #4]
 8002f0e:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002f10:	fba3 1302 	umull	r1, r3, r3, r2
 8002f14:	08d9      	lsrs	r1, r3, #3
 8002f16:	460b      	mov	r3, r1
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	4303      	orrs	r3, r0
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	795b      	ldrb	r3, [r3, #5]
 8002f2c:	4a26      	ldr	r2, [pc, #152]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	08db      	lsrs	r3, r3, #3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	b2d8      	uxtb	r0, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	795a      	ldrb	r2, [r3, #5]
 8002f3e:	4b22      	ldr	r3, [pc, #136]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002f40:	fba3 1302 	umull	r1, r3, r3, r2
 8002f44:	08d9      	lsrs	r1, r3, #3
 8002f46:	460b      	mov	r3, r1
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	4303      	orrs	r3, r0
 8002f54:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8002f56:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	799b      	ldrb	r3, [r3, #6]
 8002f5c:	4a1a      	ldr	r2, [pc, #104]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f62:	08db      	lsrs	r3, r3, #3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	b2d8      	uxtb	r0, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	799a      	ldrb	r2, [r3, #6]
 8002f6e:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <LL_RTC_TIME_Init+0x148>)
 8002f70:	fba3 1302 	umull	r1, r3, r3, r2
 8002f74:	08d9      	lsrs	r1, r3, #3
 8002f76:	460b      	mov	r3, r1
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	4303      	orrs	r3, r0
 8002f84:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	4633      	mov	r3, r6
 8002f8a:	462a      	mov	r2, r5
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f7ff feb0 	bl	8002cf4 <LL_RTC_TIME_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTC);
 8002f94:	480d      	ldr	r0, [pc, #52]	; (8002fcc <LL_RTC_TIME_Init+0x14c>)
 8002f96:	f7ff fe46 	bl	8002c26 <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f7ff fe51 	bl	8002c42 <LL_RTC_IsShadowRegBypassEnabled>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d105      	bne.n	8002fb2 <LL_RTC_TIME_Init+0x132>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 f8ed 	bl	8003186 <LL_RTC_WaitForSynchro>
 8002fac:	4603      	mov	r3, r0
 8002fae:	75fb      	strb	r3, [r7, #23]
 8002fb0:	e001      	b.n	8002fb6 <LL_RTC_TIME_Init+0x136>
    }
    else
    {
      status = SUCCESS;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f7ff fe7f 	bl	8002cba <LL_RTC_EnableWriteProtection>

  return status;
 8002fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	371c      	adds	r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	cccccccd 	.word	0xcccccccd
 8002fcc:	40002800 	.word	0x40002800

08002fd0 <LL_RTC_DATE_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Day register is configured
  *          - ERROR: RTC Day register is not configured
  */
ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
{
 8002fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fd2:	b089      	sub	sp, #36	; 0x24
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10e      	bne.n	8003004 <LL_RTC_DATE_Init+0x34>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	785b      	ldrb	r3, [r3, #1]
 8002fea:	f003 0310 	and.w	r3, r3, #16
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <LL_RTC_DATE_Init+0x34>
  {
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	785b      	ldrb	r3, [r3, #1]
 8002ff6:	f023 0310 	bic.w	r3, r3, #16
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	330a      	adds	r3, #10
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	705a      	strb	r2, [r3, #1]
    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
  }
  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f7ff fe65 	bl	8002cd4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f886 	bl	800311c <LL_RTC_EnterInitMode>
 8003010:	4603      	mov	r3, r0
 8003012:	2b01      	cmp	r3, #1
 8003014:	d075      	beq.n	8003102 <LL_RTC_DATE_Init+0x132>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d010      	beq.n	800303e <LL_RTC_DATE_Init+0x6e>
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	789b      	ldrb	r3, [r3, #2]
 8003026:	461a      	mov	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	785b      	ldrb	r3, [r3, #1]
 800302c:	4618      	mov	r0, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	78db      	ldrb	r3, [r3, #3]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	4603      	mov	r3, r0
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f7ff fe80 	bl	8002d3c <LL_RTC_DATE_Config>
 800303c:	e050      	b.n	80030e0 <LL_RTC_DATE_Init+0x110>
    }
    else
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	461c      	mov	r4, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	789b      	ldrb	r3, [r3, #2]
 8003048:	4a32      	ldr	r2, [pc, #200]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	08db      	lsrs	r3, r3, #3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	b2d8      	uxtb	r0, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	789a      	ldrb	r2, [r3, #2]
 800305a:	4b2e      	ldr	r3, [pc, #184]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 800305c:	fba3 1302 	umull	r1, r3, r3, r2
 8003060:	08d9      	lsrs	r1, r3, #3
 8003062:	460b      	mov	r3, r1
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	b2db      	uxtb	r3, r3
 800306e:	4303      	orrs	r3, r0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	785b      	ldrb	r3, [r3, #1]
 8003078:	4a26      	ldr	r2, [pc, #152]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	08db      	lsrs	r3, r3, #3
 8003080:	b2db      	uxtb	r3, r3
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	b2d8      	uxtb	r0, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	785a      	ldrb	r2, [r3, #1]
 800308a:	4b22      	ldr	r3, [pc, #136]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 800308c:	fba3 1302 	umull	r1, r3, r3, r2
 8003090:	08d9      	lsrs	r1, r3, #3
 8003092:	460b      	mov	r3, r1
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	440b      	add	r3, r1
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	4303      	orrs	r3, r0
 80030a0:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80030a2:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	78db      	ldrb	r3, [r3, #3]
 80030a8:	4a1a      	ldr	r2, [pc, #104]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	08db      	lsrs	r3, r3, #3
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	b2d8      	uxtb	r0, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	78da      	ldrb	r2, [r3, #3]
 80030ba:	4b16      	ldr	r3, [pc, #88]	; (8003114 <LL_RTC_DATE_Init+0x144>)
 80030bc:	fba3 1302 	umull	r1, r3, r3, r2
 80030c0:	08d9      	lsrs	r1, r3, #3
 80030c2:	460b      	mov	r3, r1
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	440b      	add	r3, r1
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	4303      	orrs	r3, r0
 80030d0:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	4633      	mov	r3, r6
 80030d6:	462a      	mov	r2, r5
 80030d8:	4621      	mov	r1, r4
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7ff fe2e 	bl	8002d3c <LL_RTC_DATE_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTC);
 80030e0:	480d      	ldr	r0, [pc, #52]	; (8003118 <LL_RTC_DATE_Init+0x148>)
 80030e2:	f7ff fda0 	bl	8002c26 <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f7ff fdab 	bl	8002c42 <LL_RTC_IsShadowRegBypassEnabled>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d105      	bne.n	80030fe <LL_RTC_DATE_Init+0x12e>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 f847 	bl	8003186 <LL_RTC_WaitForSynchro>
 80030f8:	4603      	mov	r3, r0
 80030fa:	75fb      	strb	r3, [r7, #23]
 80030fc:	e001      	b.n	8003102 <LL_RTC_DATE_Init+0x132>
    }
    else
    {
      status = SUCCESS;
 80030fe:	2300      	movs	r3, #0
 8003100:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f7ff fdd9 	bl	8002cba <LL_RTC_EnableWriteProtection>

  return status;
 8003108:	7dfb      	ldrb	r3, [r7, #23]
}
 800310a:	4618      	mov	r0, r3
 800310c:	371c      	adds	r7, #28
 800310e:	46bd      	mov	sp, r7
 8003110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003112:	bf00      	nop
 8003114:	cccccccd 	.word	0xcccccccd
 8003118:	40002800 	.word	0x40002800

0800311c <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003128:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff fe28 	bl	8002d88 <LL_RTC_IsActiveFlag_INIT>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d11e      	bne.n	800317c <LL_RTC_EnterInitMode+0x60>
  {
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff fd63 	bl	8002c0a <LL_RTC_EnableInitMode>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff fe1f 	bl	8002d88 <LL_RTC_IsActiveFlag_INIT>
 800314a:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 800314c:	e010      	b.n	8003170 <LL_RTC_EnterInitMode+0x54>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 800314e:	f7ff fe53 	bl	8002df8 <LL_SYSTICK_IsActiveCounterFlag>
 8003152:	4603      	mov	r3, r0
 8003154:	2b01      	cmp	r3, #1
 8003156:	d102      	bne.n	800315e <LL_RTC_EnterInitMode+0x42>
      {
        timeout --;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3b01      	subs	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff fe12 	bl	8002d88 <LL_RTC_IsActiveFlag_INIT>
 8003164:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <LL_RTC_EnterInitMode+0x54>
      {
        status = ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <LL_RTC_EnterInitMode+0x60>
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d1e8      	bne.n	800314e <LL_RTC_EnterInitMode+0x32>
      }
    }
  }
  return status;
 800317c:	7dfb      	ldrb	r3, [r7, #23]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 800318e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003192:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8003194:	2300      	movs	r3, #0
 8003196:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff fe19 	bl	8002dd4 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7ff fe03 	bl	8002dae <LL_RTC_IsActiveFlag_RS>
 80031a8:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 80031aa:	e010      	b.n	80031ce <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 80031ac:	f7ff fe24 	bl	8002df8 <LL_SYSTICK_IsActiveCounterFlag>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d102      	bne.n	80031bc <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff fdf6 	bl	8002dae <LL_RTC_IsActiveFlag_RS>
 80031c2:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d002      	beq.n	80031da <LL_RTC_WaitForSynchro+0x54>
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1e8      	bne.n	80031ac <LL_RTC_WaitForSynchro+0x26>
    }
  }

  if (status != ERROR)
 80031da:	7dfb      	ldrb	r3, [r7, #23]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d01e      	beq.n	800321e <LL_RTC_WaitForSynchro+0x98>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 80031e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031e4:	60fb      	str	r3, [r7, #12]
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff fde1 	bl	8002dae <LL_RTC_IsActiveFlag_RS>
 80031ec:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 80031ee:	e010      	b.n	8003212 <LL_RTC_WaitForSynchro+0x8c>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 80031f0:	f7ff fe02 	bl	8002df8 <LL_SYSTICK_IsActiveCounterFlag>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d102      	bne.n	8003200 <LL_RTC_WaitForSynchro+0x7a>
      {
        timeout--;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7ff fdd4 	bl	8002dae <LL_RTC_IsActiveFlag_RS>
 8003206:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <LL_RTC_WaitForSynchro+0x8c>
      {
        status = ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <LL_RTC_WaitForSynchro+0x98>
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d1e8      	bne.n	80031f0 <LL_RTC_WaitForSynchro+0x6a>
      }
    }
  }

  return (status);
 800321e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003238:	2b40      	cmp	r3, #64	; 0x40
 800323a:	d101      	bne.n	8003240 <LL_SPI_IsEnabled+0x18>
 800323c:	2301      	movs	r3, #1
 800323e:	e000      	b.n	8003242 <LL_SPI_IsEnabled+0x1a>
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
 8003256:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	b29b      	uxth	r3, r3
 800325c:	461a      	mov	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	611a      	str	r2, [r3, #16]
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b084      	sub	sp, #16
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
 8003276:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7ff ffd3 	bl	8003228 <LL_SPI_IsEnabled>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d139      	bne.n	80032fc <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003290:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	6811      	ldr	r1, [r2, #0]
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	6852      	ldr	r2, [r2, #4]
 800329c:	4311      	orrs	r1, r2
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	6892      	ldr	r2, [r2, #8]
 80032a2:	4311      	orrs	r1, r2
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	68d2      	ldr	r2, [r2, #12]
 80032a8:	4311      	orrs	r1, r2
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	6912      	ldr	r2, [r2, #16]
 80032ae:	4311      	orrs	r1, r2
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	6952      	ldr	r2, [r2, #20]
 80032b4:	4311      	orrs	r1, r2
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	6992      	ldr	r2, [r2, #24]
 80032ba:	4311      	orrs	r1, r2
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	69d2      	ldr	r2, [r2, #28]
 80032c0:	4311      	orrs	r1, r2
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	6a12      	ldr	r2, [r2, #32]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f023 0204 	bic.w	r2, r3, #4
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	0c1b      	lsrs	r3, r3, #16
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ea:	d105      	bne.n	80032f8 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	4619      	mov	r1, r3
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff ffab 	bl	800324e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80032f8:	2300      	movs	r3, #0
 80032fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	61da      	str	r2, [r3, #28]
  return status;
 8003308:	7bfb      	ldrb	r3, [r7, #15]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	611a      	str	r2, [r3, #16]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	615a      	str	r2, [r3, #20]
}
 800337a:	bf00      	nop
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
	...

08003388 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8003388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800338c:	b091      	sub	sp, #68	; 0x44
 800338e:	af00      	add	r7, sp, #0
 8003390:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003392:	63b9      	str	r1, [r7, #56]	; 0x38
 8003394:	637a      	str	r2, [r7, #52]	; 0x34
 8003396:	633b      	str	r3, [r7, #48]	; 0x30
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800339a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800339e:	f040 80a7 	bne.w	80034f0 <LL_USART_SetBaudRate+0x168>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80033a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a4:	4619      	mov	r1, r3
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	460b      	mov	r3, r1
 80033ac:	4614      	mov	r4, r2
 80033ae:	18db      	adds	r3, r3, r3
 80033b0:	eb44 0404 	adc.w	r4, r4, r4
 80033b4:	185b      	adds	r3, r3, r1
 80033b6:	eb44 0402 	adc.w	r4, r4, r2
 80033ba:	00e6      	lsls	r6, r4, #3
 80033bc:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 80033c0:	00dd      	lsls	r5, r3, #3
 80033c2:	462b      	mov	r3, r5
 80033c4:	4634      	mov	r4, r6
 80033c6:	185d      	adds	r5, r3, r1
 80033c8:	eb44 0602 	adc.w	r6, r4, r2
 80033cc:	4628      	mov	r0, r5
 80033ce:	4631      	mov	r1, r6
 80033d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d2:	f04f 0400 	mov.w	r4, #0
 80033d6:	18db      	adds	r3, r3, r3
 80033d8:	eb44 0404 	adc.w	r4, r4, r4
 80033dc:	461a      	mov	r2, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	f7fc ff5e 	bl	80002a0 <__aeabi_uldivmod>
 80033e4:	4603      	mov	r3, r0
 80033e6:	460c      	mov	r4, r1
 80033e8:	461a      	mov	r2, r3
 80033ea:	4ba1      	ldr	r3, [pc, #644]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 80033ec:	fba3 2302 	umull	r2, r3, r3, r2
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	b29d      	uxth	r5, r3
 80033f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033fa:	4619      	mov	r1, r3
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	460b      	mov	r3, r1
 8003402:	4614      	mov	r4, r2
 8003404:	18db      	adds	r3, r3, r3
 8003406:	eb44 0404 	adc.w	r4, r4, r4
 800340a:	185b      	adds	r3, r3, r1
 800340c:	eb44 0402 	adc.w	r4, r4, r2
 8003410:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8003414:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8003418:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 800341c:	4653      	mov	r3, sl
 800341e:	465c      	mov	r4, fp
 8003420:	eb13 0a01 	adds.w	sl, r3, r1
 8003424:	eb44 0b02 	adc.w	fp, r4, r2
 8003428:	4650      	mov	r0, sl
 800342a:	4659      	mov	r1, fp
 800342c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342e:	f04f 0400 	mov.w	r4, #0
 8003432:	18db      	adds	r3, r3, r3
 8003434:	eb44 0404 	adc.w	r4, r4, r4
 8003438:	461a      	mov	r2, r3
 800343a:	4623      	mov	r3, r4
 800343c:	f7fc ff30 	bl	80002a0 <__aeabi_uldivmod>
 8003440:	4603      	mov	r3, r0
 8003442:	460c      	mov	r4, r1
 8003444:	461a      	mov	r2, r3
 8003446:	4b8a      	ldr	r3, [pc, #552]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 8003448:	fba3 1302 	umull	r1, r3, r3, r2
 800344c:	095b      	lsrs	r3, r3, #5
 800344e:	2164      	movs	r1, #100	; 0x64
 8003450:	fb01 f303 	mul.w	r3, r1, r3
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	3332      	adds	r3, #50	; 0x32
 800345a:	4a85      	ldr	r2, [pc, #532]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	095b      	lsrs	r3, r3, #5
 8003462:	b29b      	uxth	r3, r3
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	b29b      	uxth	r3, r3
 8003468:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800346c:	b29b      	uxth	r3, r3
 800346e:	442b      	add	r3, r5
 8003470:	b29d      	uxth	r5, r3
 8003472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003474:	4619      	mov	r1, r3
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	460b      	mov	r3, r1
 800347c:	4614      	mov	r4, r2
 800347e:	18db      	adds	r3, r3, r3
 8003480:	eb44 0404 	adc.w	r4, r4, r4
 8003484:	185b      	adds	r3, r3, r1
 8003486:	eb44 0402 	adc.w	r4, r4, r2
 800348a:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800348e:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8003492:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8003496:	4643      	mov	r3, r8
 8003498:	464c      	mov	r4, r9
 800349a:	eb13 0801 	adds.w	r8, r3, r1
 800349e:	eb44 0902 	adc.w	r9, r4, r2
 80034a2:	4640      	mov	r0, r8
 80034a4:	4649      	mov	r1, r9
 80034a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a8:	f04f 0400 	mov.w	r4, #0
 80034ac:	18db      	adds	r3, r3, r3
 80034ae:	eb44 0404 	adc.w	r4, r4, r4
 80034b2:	461a      	mov	r2, r3
 80034b4:	4623      	mov	r3, r4
 80034b6:	f7fc fef3 	bl	80002a0 <__aeabi_uldivmod>
 80034ba:	4603      	mov	r3, r0
 80034bc:	460c      	mov	r4, r1
 80034be:	461a      	mov	r2, r3
 80034c0:	4b6b      	ldr	r3, [pc, #428]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 80034c2:	fba3 1302 	umull	r1, r3, r3, r2
 80034c6:	095b      	lsrs	r3, r3, #5
 80034c8:	2164      	movs	r1, #100	; 0x64
 80034ca:	fb01 f303 	mul.w	r3, r1, r3
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	3332      	adds	r3, #50	; 0x32
 80034d4:	4a66      	ldr	r2, [pc, #408]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	b29b      	uxth	r3, r3
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	442b      	add	r3, r5
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 80034ee:	e0ba      	b.n	8003666 <LL_USART_SetBaudRate+0x2de>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80034f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f2:	4619      	mov	r1, r3
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4614      	mov	r4, r2
 80034fc:	18db      	adds	r3, r3, r3
 80034fe:	eb44 0404 	adc.w	r4, r4, r4
 8003502:	185b      	adds	r3, r3, r1
 8003504:	eb44 0402 	adc.w	r4, r4, r2
 8003508:	00e0      	lsls	r0, r4, #3
 800350a:	6178      	str	r0, [r7, #20]
 800350c:	6978      	ldr	r0, [r7, #20]
 800350e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003512:	6178      	str	r0, [r7, #20]
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	613b      	str	r3, [r7, #16]
 8003518:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800351c:	185d      	adds	r5, r3, r1
 800351e:	eb44 0602 	adc.w	r6, r4, r2
 8003522:	4628      	mov	r0, r5
 8003524:	4631      	mov	r1, r6
 8003526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003528:	f04f 0400 	mov.w	r4, #0
 800352c:	00a2      	lsls	r2, r4, #2
 800352e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003530:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003532:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003536:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	62bb      	str	r3, [r7, #40]	; 0x28
 800353c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003540:	f7fc feae 	bl	80002a0 <__aeabi_uldivmod>
 8003544:	4603      	mov	r3, r0
 8003546:	460c      	mov	r4, r1
 8003548:	461a      	mov	r2, r3
 800354a:	4b49      	ldr	r3, [pc, #292]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 800354c:	fba3 2302 	umull	r2, r3, r3, r2
 8003550:	095b      	lsrs	r3, r3, #5
 8003552:	b29b      	uxth	r3, r3
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	b29d      	uxth	r5, r3
 8003558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800355a:	4619      	mov	r1, r3
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	460b      	mov	r3, r1
 8003562:	4614      	mov	r4, r2
 8003564:	18db      	adds	r3, r3, r3
 8003566:	eb44 0404 	adc.w	r4, r4, r4
 800356a:	185b      	adds	r3, r3, r1
 800356c:	eb44 0402 	adc.w	r4, r4, r2
 8003570:	00e0      	lsls	r0, r4, #3
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003584:	eb13 0801 	adds.w	r8, r3, r1
 8003588:	eb44 0902 	adc.w	r9, r4, r2
 800358c:	4640      	mov	r0, r8
 800358e:	4649      	mov	r1, r9
 8003590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003592:	f04f 0400 	mov.w	r4, #0
 8003596:	00a2      	lsls	r2, r4, #2
 8003598:	627a      	str	r2, [r7, #36]	; 0x24
 800359a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800359c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80035a0:	627a      	str	r2, [r7, #36]	; 0x24
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	623b      	str	r3, [r7, #32]
 80035a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035aa:	f7fc fe79 	bl	80002a0 <__aeabi_uldivmod>
 80035ae:	4603      	mov	r3, r0
 80035b0:	460c      	mov	r4, r1
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b2e      	ldr	r3, [pc, #184]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 80035b6:	fba3 1302 	umull	r1, r3, r3, r2
 80035ba:	095b      	lsrs	r3, r3, #5
 80035bc:	2164      	movs	r1, #100	; 0x64
 80035be:	fb01 f303 	mul.w	r3, r1, r3
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	3332      	adds	r3, #50	; 0x32
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	442b      	add	r3, r5
 80035da:	b29d      	uxth	r5, r3
 80035dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035de:	4619      	mov	r1, r3
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	18db      	adds	r3, r3, r3
 80035ea:	eb44 0404 	adc.w	r4, r4, r4
 80035ee:	185b      	adds	r3, r3, r1
 80035f0:	eb44 0402 	adc.w	r4, r4, r2
 80035f4:	00e0      	lsls	r0, r4, #3
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	e897 0018 	ldmia.w	r7, {r3, r4}
 8003608:	eb13 0801 	adds.w	r8, r3, r1
 800360c:	eb44 0902 	adc.w	r9, r4, r2
 8003610:	4640      	mov	r0, r8
 8003612:	4649      	mov	r1, r9
 8003614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003616:	f04f 0400 	mov.w	r4, #0
 800361a:	00a2      	lsls	r2, r4, #2
 800361c:	61fa      	str	r2, [r7, #28]
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003624:	61fa      	str	r2, [r7, #28]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	61bb      	str	r3, [r7, #24]
 800362a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800362e:	f7fc fe37 	bl	80002a0 <__aeabi_uldivmod>
 8003632:	4603      	mov	r3, r0
 8003634:	460c      	mov	r4, r1
 8003636:	461a      	mov	r2, r3
 8003638:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 800363a:	fba3 1302 	umull	r1, r3, r3, r2
 800363e:	095b      	lsrs	r3, r3, #5
 8003640:	2164      	movs	r1, #100	; 0x64
 8003642:	fb01 f303 	mul.w	r3, r1, r3
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	3332      	adds	r3, #50	; 0x32
 800364c:	4a08      	ldr	r2, [pc, #32]	; (8003670 <LL_USART_SetBaudRate+0x2e8>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	095b      	lsrs	r3, r3, #5
 8003654:	b29b      	uxth	r3, r3
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	b29b      	uxth	r3, r3
 800365c:	442b      	add	r3, r5
 800365e:	b29b      	uxth	r3, r3
 8003660:	461a      	mov	r2, r3
 8003662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003664:	609a      	str	r2, [r3, #8]
}
 8003666:	bf00      	nop
 8003668:	3744      	adds	r7, #68	; 0x44
 800366a:	46bd      	mov	sp, r7
 800366c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003670:	51eb851f 	.word	0x51eb851f

08003674 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003682:	2300      	movs	r3, #0
 8003684:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff fe43 	bl	8003312 <LL_USART_IsEnabled>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d15e      	bne.n	8003750 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800369a:	f023 030c 	bic.w	r3, r3, #12
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	6851      	ldr	r1, [r2, #4]
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	68d2      	ldr	r2, [r2, #12]
 80036a6:	4311      	orrs	r1, r2
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	6912      	ldr	r2, [r2, #16]
 80036ac:	4311      	orrs	r1, r2
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	6992      	ldr	r2, [r2, #24]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	431a      	orrs	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	4619      	mov	r1, r3
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7ff fe3a 	bl	800333a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	4619      	mov	r1, r3
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7ff fe47 	bl	8003360 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80036d2:	f107 0308 	add.w	r3, r7, #8
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff f9ae 	bl	8002a38 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a1f      	ldr	r2, [pc, #124]	; (800375c <LL_USART_Init+0xe8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d102      	bne.n	80036ea <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	61bb      	str	r3, [r7, #24]
 80036e8:	e021      	b.n	800372e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a1c      	ldr	r2, [pc, #112]	; (8003760 <LL_USART_Init+0xec>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d102      	bne.n	80036f8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	61bb      	str	r3, [r7, #24]
 80036f6:	e01a      	b.n	800372e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a1a      	ldr	r2, [pc, #104]	; (8003764 <LL_USART_Init+0xf0>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d102      	bne.n	8003706 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	61bb      	str	r3, [r7, #24]
 8003704:	e013      	b.n	800372e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a17      	ldr	r2, [pc, #92]	; (8003768 <LL_USART_Init+0xf4>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d102      	bne.n	8003714 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e00c      	b.n	800372e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a15      	ldr	r2, [pc, #84]	; (800376c <LL_USART_Init+0xf8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d102      	bne.n	8003722 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	61bb      	str	r3, [r7, #24]
 8003720:	e005      	b.n	800372e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a12      	ldr	r2, [pc, #72]	; (8003770 <LL_USART_Init+0xfc>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d101      	bne.n	800372e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00d      	beq.n	8003750 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d009      	beq.n	8003750 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800373c:	2300      	movs	r3, #0
 800373e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	699a      	ldr	r2, [r3, #24]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	69b9      	ldr	r1, [r7, #24]
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7ff fe1c 	bl	8003388 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003750:	7ffb      	ldrb	r3, [r7, #31]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3720      	adds	r7, #32
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40011000 	.word	0x40011000
 8003760:	40004400 	.word	0x40004400
 8003764:	40004800 	.word	0x40004800
 8003768:	40011400 	.word	0x40011400
 800376c:	40004c00 	.word	0x40004c00
 8003770:	40005000 	.word	0x40005000

08003774 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800377c:	4a04      	ldr	r2, [pc, #16]	; (8003790 <LL_SetSystemCoreClock+0x1c>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6013      	str	r3, [r2, #0]
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	2000000c 	.word	0x2000000c

08003794 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003798:	bf00      	nop
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037aa:	f3ef 8305 	mrs	r3, IPSR
 80037ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80037b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10f      	bne.n	80037d6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b6:	f3ef 8310 	mrs	r3, PRIMASK
 80037ba:	607b      	str	r3, [r7, #4]
  return(result);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d105      	bne.n	80037ce <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80037c2:	f3ef 8311 	mrs	r3, BASEPRI
 80037c6:	603b      	str	r3, [r7, #0]
  return(result);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d007      	beq.n	80037de <osKernelInitialize+0x3a>
 80037ce:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <osKernelInitialize+0x64>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d103      	bne.n	80037de <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80037d6:	f06f 0305 	mvn.w	r3, #5
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	e00c      	b.n	80037f8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80037de:	4b0a      	ldr	r3, [pc, #40]	; (8003808 <osKernelInitialize+0x64>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d105      	bne.n	80037f2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80037e6:	4b08      	ldr	r3, [pc, #32]	; (8003808 <osKernelInitialize+0x64>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	e002      	b.n	80037f8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80037f2:	f04f 33ff 	mov.w	r3, #4294967295
 80037f6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80037f8:	68fb      	ldr	r3, [r7, #12]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000648 	.word	0x20000648

0800380c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003812:	f3ef 8305 	mrs	r3, IPSR
 8003816:	60bb      	str	r3, [r7, #8]
  return(result);
 8003818:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10f      	bne.n	800383e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800381e:	f3ef 8310 	mrs	r3, PRIMASK
 8003822:	607b      	str	r3, [r7, #4]
  return(result);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d105      	bne.n	8003836 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800382a:	f3ef 8311 	mrs	r3, BASEPRI
 800382e:	603b      	str	r3, [r7, #0]
  return(result);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d007      	beq.n	8003846 <osKernelStart+0x3a>
 8003836:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <osKernelStart+0x68>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d103      	bne.n	8003846 <osKernelStart+0x3a>
    stat = osErrorISR;
 800383e:	f06f 0305 	mvn.w	r3, #5
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	e010      	b.n	8003868 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003846:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <osKernelStart+0x68>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d109      	bne.n	8003862 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800384e:	f7ff ffa1 	bl	8003794 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003852:	4b08      	ldr	r3, [pc, #32]	; (8003874 <osKernelStart+0x68>)
 8003854:	2202      	movs	r2, #2
 8003856:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003858:	f001 fc86 	bl	8005168 <vTaskStartScheduler>
      stat = osOK;
 800385c:	2300      	movs	r3, #0
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	e002      	b.n	8003868 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8003862:	f04f 33ff 	mov.w	r3, #4294967295
 8003866:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003868:	68fb      	ldr	r3, [r7, #12]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000648 	.word	0x20000648

08003878 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003878:	b580      	push	{r7, lr}
 800387a:	b090      	sub	sp, #64	; 0x40
 800387c:	af04      	add	r7, sp, #16
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003884:	2300      	movs	r3, #0
 8003886:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003888:	f3ef 8305 	mrs	r3, IPSR
 800388c:	61fb      	str	r3, [r7, #28]
  return(result);
 800388e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003890:	2b00      	cmp	r3, #0
 8003892:	f040 808f 	bne.w	80039b4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003896:	f3ef 8310 	mrs	r3, PRIMASK
 800389a:	61bb      	str	r3, [r7, #24]
  return(result);
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d105      	bne.n	80038ae <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80038a2:	f3ef 8311 	mrs	r3, BASEPRI
 80038a6:	617b      	str	r3, [r7, #20]
  return(result);
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <osThreadNew+0x3e>
 80038ae:	4b44      	ldr	r3, [pc, #272]	; (80039c0 <osThreadNew+0x148>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d07e      	beq.n	80039b4 <osThreadNew+0x13c>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d07b      	beq.n	80039b4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80038c0:	2318      	movs	r3, #24
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80038c4:	2300      	movs	r3, #0
 80038c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80038c8:	f04f 33ff 	mov.w	r3, #4294967295
 80038cc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d045      	beq.n	8003960 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <osThreadNew+0x6a>
        name = attr->name;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d008      	beq.n	8003908 <osThreadNew+0x90>
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	2b38      	cmp	r3, #56	; 0x38
 80038fa:	d805      	bhi.n	8003908 <osThreadNew+0x90>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <osThreadNew+0x94>
        return (NULL);
 8003908:	2300      	movs	r3, #0
 800390a:	e054      	b.n	80039b6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	089b      	lsrs	r3, r3, #2
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00e      	beq.n	8003942 <osThreadNew+0xca>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b5b      	cmp	r3, #91	; 0x5b
 800392a:	d90a      	bls.n	8003942 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003930:	2b00      	cmp	r3, #0
 8003932:	d006      	beq.n	8003942 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <osThreadNew+0xca>
        mem = 1;
 800393c:	2301      	movs	r3, #1
 800393e:	623b      	str	r3, [r7, #32]
 8003940:	e010      	b.n	8003964 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10c      	bne.n	8003964 <osThreadNew+0xec>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d108      	bne.n	8003964 <osThreadNew+0xec>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d104      	bne.n	8003964 <osThreadNew+0xec>
          mem = 0;
 800395a:	2300      	movs	r3, #0
 800395c:	623b      	str	r3, [r7, #32]
 800395e:	e001      	b.n	8003964 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d110      	bne.n	800398c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003972:	9202      	str	r2, [sp, #8]
 8003974:	9301      	str	r3, [sp, #4]
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800397e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f001 fa1f 	bl	8004dc4 <xTaskCreateStatic>
 8003986:	4603      	mov	r3, r0
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	e013      	b.n	80039b4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d110      	bne.n	80039b4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003994:	b29a      	uxth	r2, r3
 8003996:	f107 0310 	add.w	r3, r7, #16
 800399a:	9301      	str	r3, [sp, #4]
 800399c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f001 fa67 	bl	8004e78 <xTaskCreate>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d001      	beq.n	80039b4 <osThreadNew+0x13c>
          hTask = NULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80039b4:	693b      	ldr	r3, [r7, #16]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3730      	adds	r7, #48	; 0x30
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000648 	.word	0x20000648

080039c4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039cc:	f3ef 8305 	mrs	r3, IPSR
 80039d0:	613b      	str	r3, [r7, #16]
  return(result);
 80039d2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10f      	bne.n	80039f8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039d8:	f3ef 8310 	mrs	r3, PRIMASK
 80039dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80039e4:	f3ef 8311 	mrs	r3, BASEPRI
 80039e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d007      	beq.n	8003a00 <osDelay+0x3c>
 80039f0:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <osDelay+0x58>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d103      	bne.n	8003a00 <osDelay+0x3c>
    stat = osErrorISR;
 80039f8:	f06f 0305 	mvn.w	r3, #5
 80039fc:	617b      	str	r3, [r7, #20]
 80039fe:	e007      	b.n	8003a10 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f001 fb78 	bl	8005100 <vTaskDelay>
    }
  }

  return (stat);
 8003a10:	697b      	ldr	r3, [r7, #20]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20000648 	.word	0x20000648

08003a20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4a07      	ldr	r2, [pc, #28]	; (8003a4c <vApplicationGetIdleTaskMemory+0x2c>)
 8003a30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	4a06      	ldr	r2, [pc, #24]	; (8003a50 <vApplicationGetIdleTaskMemory+0x30>)
 8003a36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2280      	movs	r2, #128	; 0x80
 8003a3c:	601a      	str	r2, [r3, #0]
}
 8003a3e:	bf00      	nop
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	2000064c 	.word	0x2000064c
 8003a50:	200006a8 	.word	0x200006a8

08003a54 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	4a07      	ldr	r2, [pc, #28]	; (8003a80 <vApplicationGetTimerTaskMemory+0x2c>)
 8003a64:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	4a06      	ldr	r2, [pc, #24]	; (8003a84 <vApplicationGetTimerTaskMemory+0x30>)
 8003a6a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a72:	601a      	str	r2, [r3, #0]
}
 8003a74:	bf00      	nop
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	200008a8 	.word	0x200008a8
 8003a84:	20000904 	.word	0x20000904

08003a88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f103 0208 	add.w	r2, r3, #8
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f103 0208 	add.w	r2, r3, #8
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f103 0208 	add.w	r2, r3, #8
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b085      	sub	sp, #20
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	1c5a      	adds	r2, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	601a      	str	r2, [r3, #0]
}
 8003b1e:	bf00      	nop
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b085      	sub	sp, #20
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	d103      	bne.n	8003b4a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	e00c      	b.n	8003b64 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3308      	adds	r3, #8
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	e002      	b.n	8003b58 <vListInsert+0x2e>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d9f6      	bls.n	8003b52 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	601a      	str	r2, [r3, #0]
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6892      	ldr	r2, [r2, #8]
 8003bb2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	6852      	ldr	r2, [r2, #4]
 8003bbc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d103      	bne.n	8003bd0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	1e5a      	subs	r2, r3, #1
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3b04      	subs	r3, #4
 8003c00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	3b04      	subs	r3, #4
 8003c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	f023 0201 	bic.w	r2, r3, #1
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	3b04      	subs	r3, #4
 8003c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003c20:	4a0c      	ldr	r2, [pc, #48]	; (8003c54 <pxPortInitialiseStack+0x64>)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3b14      	subs	r3, #20
 8003c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	3b04      	subs	r3, #4
 8003c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f06f 0202 	mvn.w	r2, #2
 8003c3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	3b20      	subs	r3, #32
 8003c44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003c46:	68fb      	ldr	r3, [r7, #12]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3714      	adds	r7, #20
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	08003c59 	.word	0x08003c59

08003c58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003c62:	4b11      	ldr	r3, [pc, #68]	; (8003ca8 <prvTaskExitError+0x50>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d009      	beq.n	8003c80 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c70:	f383 8811 	msr	BASEPRI, r3
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	f3bf 8f4f 	dsb	sy
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	e7fe      	b.n	8003c7e <prvTaskExitError+0x26>
 8003c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003c92:	bf00      	nop
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0fc      	beq.n	8003c94 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c9a:	bf00      	nop
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20000004 	.word	0x20000004
 8003cac:	00000000 	.word	0x00000000

08003cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003cb0:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <pxCurrentTCBConst2>)
 8003cb2:	6819      	ldr	r1, [r3, #0]
 8003cb4:	6808      	ldr	r0, [r1, #0]
 8003cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cba:	f380 8809 	msr	PSP, r0
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f04f 0000 	mov.w	r0, #0
 8003cc6:	f380 8811 	msr	BASEPRI, r0
 8003cca:	4770      	bx	lr
 8003ccc:	f3af 8000 	nop.w

08003cd0 <pxCurrentTCBConst2>:
 8003cd0:	20008524 	.word	0x20008524
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop

08003cd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003cd8:	4808      	ldr	r0, [pc, #32]	; (8003cfc <prvPortStartFirstTask+0x24>)
 8003cda:	6800      	ldr	r0, [r0, #0]
 8003cdc:	6800      	ldr	r0, [r0, #0]
 8003cde:	f380 8808 	msr	MSP, r0
 8003ce2:	f04f 0000 	mov.w	r0, #0
 8003ce6:	f380 8814 	msr	CONTROL, r0
 8003cea:	b662      	cpsie	i
 8003cec:	b661      	cpsie	f
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	df00      	svc	0
 8003cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003cfa:	bf00      	nop
 8003cfc:	e000ed08 	.word	0xe000ed08

08003d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d06:	4b44      	ldr	r3, [pc, #272]	; (8003e18 <xPortStartScheduler+0x118>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a44      	ldr	r2, [pc, #272]	; (8003e1c <xPortStartScheduler+0x11c>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d109      	bne.n	8003d24 <xPortStartScheduler+0x24>
 8003d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d14:	f383 8811 	msr	BASEPRI, r3
 8003d18:	f3bf 8f6f 	isb	sy
 8003d1c:	f3bf 8f4f 	dsb	sy
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	e7fe      	b.n	8003d22 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d24:	4b3c      	ldr	r3, [pc, #240]	; (8003e18 <xPortStartScheduler+0x118>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a3d      	ldr	r2, [pc, #244]	; (8003e20 <xPortStartScheduler+0x120>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d109      	bne.n	8003d42 <xPortStartScheduler+0x42>
 8003d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d32:	f383 8811 	msr	BASEPRI, r3
 8003d36:	f3bf 8f6f 	isb	sy
 8003d3a:	f3bf 8f4f 	dsb	sy
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	e7fe      	b.n	8003d40 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003d42:	4b38      	ldr	r3, [pc, #224]	; (8003e24 <xPortStartScheduler+0x124>)
 8003d44:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	22ff      	movs	r2, #255	; 0xff
 8003d52:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d5c:	78fb      	ldrb	r3, [r7, #3]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	4b30      	ldr	r3, [pc, #192]	; (8003e28 <xPortStartScheduler+0x128>)
 8003d68:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003d6c:	2207      	movs	r2, #7
 8003d6e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d70:	e009      	b.n	8003d86 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003d72:	4b2e      	ldr	r3, [pc, #184]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	4a2c      	ldr	r2, [pc, #176]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003d7a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d7c:	78fb      	ldrb	r3, [r7, #3]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d86:	78fb      	ldrb	r3, [r7, #3]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8e:	2b80      	cmp	r3, #128	; 0x80
 8003d90:	d0ef      	beq.n	8003d72 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d92:	4b26      	ldr	r3, [pc, #152]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f1c3 0307 	rsb	r3, r3, #7
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d009      	beq.n	8003db2 <xPortStartScheduler+0xb2>
 8003d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da2:	f383 8811 	msr	BASEPRI, r3
 8003da6:	f3bf 8f6f 	isb	sy
 8003daa:	f3bf 8f4f 	dsb	sy
 8003dae:	60bb      	str	r3, [r7, #8]
 8003db0:	e7fe      	b.n	8003db0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003db2:	4b1e      	ldr	r3, [pc, #120]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	4a1c      	ldr	r2, [pc, #112]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003dba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003dc4:	4a19      	ldr	r2, [pc, #100]	; (8003e2c <xPortStartScheduler+0x12c>)
 8003dc6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003dd0:	4a17      	ldr	r2, [pc, #92]	; (8003e30 <xPortStartScheduler+0x130>)
 8003dd2:	4b17      	ldr	r3, [pc, #92]	; (8003e30 <xPortStartScheduler+0x130>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dda:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003ddc:	4a14      	ldr	r2, [pc, #80]	; (8003e30 <xPortStartScheduler+0x130>)
 8003dde:	4b14      	ldr	r3, [pc, #80]	; (8003e30 <xPortStartScheduler+0x130>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003de6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003de8:	f000 f8d6 	bl	8003f98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003dec:	4b11      	ldr	r3, [pc, #68]	; (8003e34 <xPortStartScheduler+0x134>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003df2:	f000 f8f5 	bl	8003fe0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003df6:	4a10      	ldr	r2, [pc, #64]	; (8003e38 <xPortStartScheduler+0x138>)
 8003df8:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <xPortStartScheduler+0x138>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003e00:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003e02:	f7ff ff69 	bl	8003cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003e06:	f001 fb85 	bl	8005514 <vTaskSwitchContext>
	prvTaskExitError();
 8003e0a:	f7ff ff25 	bl	8003c58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	e000ed00 	.word	0xe000ed00
 8003e1c:	410fc271 	.word	0x410fc271
 8003e20:	410fc270 	.word	0x410fc270
 8003e24:	e000e400 	.word	0xe000e400
 8003e28:	20000d04 	.word	0x20000d04
 8003e2c:	20000d08 	.word	0x20000d08
 8003e30:	e000ed20 	.word	0xe000ed20
 8003e34:	20000004 	.word	0x20000004
 8003e38:	e000ef34 	.word	0xe000ef34

08003e3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e46:	f383 8811 	msr	BASEPRI, r3
 8003e4a:	f3bf 8f6f 	isb	sy
 8003e4e:	f3bf 8f4f 	dsb	sy
 8003e52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003e54:	4b0e      	ldr	r3, [pc, #56]	; (8003e90 <vPortEnterCritical+0x54>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	4a0d      	ldr	r2, [pc, #52]	; (8003e90 <vPortEnterCritical+0x54>)
 8003e5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <vPortEnterCritical+0x54>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d10e      	bne.n	8003e84 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003e66:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <vPortEnterCritical+0x58>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d009      	beq.n	8003e84 <vPortEnterCritical+0x48>
 8003e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e74:	f383 8811 	msr	BASEPRI, r3
 8003e78:	f3bf 8f6f 	isb	sy
 8003e7c:	f3bf 8f4f 	dsb	sy
 8003e80:	603b      	str	r3, [r7, #0]
 8003e82:	e7fe      	b.n	8003e82 <vPortEnterCritical+0x46>
	}
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	20000004 	.word	0x20000004
 8003e94:	e000ed04 	.word	0xe000ed04

08003e98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003e9e:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <vPortExitCritical+0x4c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d109      	bne.n	8003eba <vPortExitCritical+0x22>
 8003ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eaa:	f383 8811 	msr	BASEPRI, r3
 8003eae:	f3bf 8f6f 	isb	sy
 8003eb2:	f3bf 8f4f 	dsb	sy
 8003eb6:	607b      	str	r3, [r7, #4]
 8003eb8:	e7fe      	b.n	8003eb8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003eba:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <vPortExitCritical+0x4c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	4a08      	ldr	r2, [pc, #32]	; (8003ee4 <vPortExitCritical+0x4c>)
 8003ec2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003ec4:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <vPortExitCritical+0x4c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d104      	bne.n	8003ed6 <vPortExitCritical+0x3e>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003ed6:	bf00      	nop
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	20000004 	.word	0x20000004
	...

08003ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003ef0:	f3ef 8009 	mrs	r0, PSP
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <pxCurrentTCBConst>)
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	f01e 0f10 	tst.w	lr, #16
 8003f00:	bf08      	it	eq
 8003f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f0a:	6010      	str	r0, [r2, #0]
 8003f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003f10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003f14:	f380 8811 	msr	BASEPRI, r0
 8003f18:	f3bf 8f4f 	dsb	sy
 8003f1c:	f3bf 8f6f 	isb	sy
 8003f20:	f001 faf8 	bl	8005514 <vTaskSwitchContext>
 8003f24:	f04f 0000 	mov.w	r0, #0
 8003f28:	f380 8811 	msr	BASEPRI, r0
 8003f2c:	bc09      	pop	{r0, r3}
 8003f2e:	6819      	ldr	r1, [r3, #0]
 8003f30:	6808      	ldr	r0, [r1, #0]
 8003f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f36:	f01e 0f10 	tst.w	lr, #16
 8003f3a:	bf08      	it	eq
 8003f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003f40:	f380 8809 	msr	PSP, r0
 8003f44:	f3bf 8f6f 	isb	sy
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	f3af 8000 	nop.w

08003f50 <pxCurrentTCBConst>:
 8003f50:	20008524 	.word	0x20008524
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop

08003f58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003f70:	f001 fa18 	bl	80053a4 <xTaskIncrementTick>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003f7a:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <SysTick_Handler+0x3c>)
 8003f7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	2300      	movs	r3, #0
 8003f84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003f8c:	bf00      	nop
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	e000ed04 	.word	0xe000ed04

08003f98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <vPortSetupTimerInterrupt+0x34>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003fa2:	4b0b      	ldr	r3, [pc, #44]	; (8003fd0 <vPortSetupTimerInterrupt+0x38>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003fa8:	4a0a      	ldr	r2, [pc, #40]	; (8003fd4 <vPortSetupTimerInterrupt+0x3c>)
 8003faa:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <vPortSetupTimerInterrupt+0x40>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	490b      	ldr	r1, [pc, #44]	; (8003fdc <vPortSetupTimerInterrupt+0x44>)
 8003fb0:	fba1 1303 	umull	r1, r3, r1, r3
 8003fb4:	099b      	lsrs	r3, r3, #6
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003fba:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <vPortSetupTimerInterrupt+0x34>)
 8003fbc:	2207      	movs	r2, #7
 8003fbe:	601a      	str	r2, [r3, #0]
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	e000e010 	.word	0xe000e010
 8003fd0:	e000e018 	.word	0xe000e018
 8003fd4:	e000e014 	.word	0xe000e014
 8003fd8:	2000000c 	.word	0x2000000c
 8003fdc:	10624dd3 	.word	0x10624dd3

08003fe0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003fe0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003ff0 <vPortEnableVFP+0x10>
 8003fe4:	6801      	ldr	r1, [r0, #0]
 8003fe6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003fea:	6001      	str	r1, [r0, #0]
 8003fec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003fee:	bf00      	nop
 8003ff0:	e000ed88 	.word	0xe000ed88

08003ff4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003ffa:	f3ef 8305 	mrs	r3, IPSR
 8003ffe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b0f      	cmp	r3, #15
 8004004:	d913      	bls.n	800402e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004006:	4a16      	ldr	r2, [pc, #88]	; (8004060 <vPortValidateInterruptPriority+0x6c>)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4413      	add	r3, r2
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004010:	4b14      	ldr	r3, [pc, #80]	; (8004064 <vPortValidateInterruptPriority+0x70>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	7afa      	ldrb	r2, [r7, #11]
 8004016:	429a      	cmp	r2, r3
 8004018:	d209      	bcs.n	800402e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800401a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800401e:	f383 8811 	msr	BASEPRI, r3
 8004022:	f3bf 8f6f 	isb	sy
 8004026:	f3bf 8f4f 	dsb	sy
 800402a:	607b      	str	r3, [r7, #4]
 800402c:	e7fe      	b.n	800402c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800402e:	4b0e      	ldr	r3, [pc, #56]	; (8004068 <vPortValidateInterruptPriority+0x74>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004036:	4b0d      	ldr	r3, [pc, #52]	; (800406c <vPortValidateInterruptPriority+0x78>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d909      	bls.n	8004052 <vPortValidateInterruptPriority+0x5e>
 800403e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004042:	f383 8811 	msr	BASEPRI, r3
 8004046:	f3bf 8f6f 	isb	sy
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	e7fe      	b.n	8004050 <vPortValidateInterruptPriority+0x5c>
	}
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	e000e3f0 	.word	0xe000e3f0
 8004064:	20000d04 	.word	0x20000d04
 8004068:	e000ed0c 	.word	0xe000ed0c
 800406c:	20000d08 	.word	0x20000d08

08004070 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08a      	sub	sp, #40	; 0x28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004078:	2300      	movs	r3, #0
 800407a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800407c:	f001 f8d8 	bl	8005230 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004080:	4b57      	ldr	r3, [pc, #348]	; (80041e0 <pvPortMalloc+0x170>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004088:	f000 f90c 	bl	80042a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800408c:	4b55      	ldr	r3, [pc, #340]	; (80041e4 <pvPortMalloc+0x174>)
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4013      	ands	r3, r2
 8004094:	2b00      	cmp	r3, #0
 8004096:	f040 808c 	bne.w	80041b2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d01c      	beq.n	80040da <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80040a0:	2208      	movs	r2, #8
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4413      	add	r3, r2
 80040a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d013      	beq.n	80040da <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f023 0307 	bic.w	r3, r3, #7
 80040b8:	3308      	adds	r3, #8
 80040ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d009      	beq.n	80040da <pvPortMalloc+0x6a>
 80040c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ca:	f383 8811 	msr	BASEPRI, r3
 80040ce:	f3bf 8f6f 	isb	sy
 80040d2:	f3bf 8f4f 	dsb	sy
 80040d6:	617b      	str	r3, [r7, #20]
 80040d8:	e7fe      	b.n	80040d8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d068      	beq.n	80041b2 <pvPortMalloc+0x142>
 80040e0:	4b41      	ldr	r3, [pc, #260]	; (80041e8 <pvPortMalloc+0x178>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d863      	bhi.n	80041b2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80040ea:	4b40      	ldr	r3, [pc, #256]	; (80041ec <pvPortMalloc+0x17c>)
 80040ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80040ee:	4b3f      	ldr	r3, [pc, #252]	; (80041ec <pvPortMalloc+0x17c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040f4:	e004      	b.n	8004100 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	429a      	cmp	r2, r3
 8004108:	d203      	bcs.n	8004112 <pvPortMalloc+0xa2>
 800410a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f1      	bne.n	80040f6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004112:	4b33      	ldr	r3, [pc, #204]	; (80041e0 <pvPortMalloc+0x170>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004118:	429a      	cmp	r2, r3
 800411a:	d04a      	beq.n	80041b2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2208      	movs	r2, #8
 8004122:	4413      	add	r3, r2
 8004124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	1ad2      	subs	r2, r2, r3
 8004136:	2308      	movs	r3, #8
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	429a      	cmp	r2, r3
 800413c:	d91e      	bls.n	800417c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800413e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4413      	add	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	2b00      	cmp	r3, #0
 800414e:	d009      	beq.n	8004164 <pvPortMalloc+0xf4>
 8004150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004154:	f383 8811 	msr	BASEPRI, r3
 8004158:	f3bf 8f6f 	isb	sy
 800415c:	f3bf 8f4f 	dsb	sy
 8004160:	613b      	str	r3, [r7, #16]
 8004162:	e7fe      	b.n	8004162 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	1ad2      	subs	r2, r2, r3
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004176:	69b8      	ldr	r0, [r7, #24]
 8004178:	f000 f8f6 	bl	8004368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800417c:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <pvPortMalloc+0x178>)
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	4a18      	ldr	r2, [pc, #96]	; (80041e8 <pvPortMalloc+0x178>)
 8004188:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800418a:	4b17      	ldr	r3, [pc, #92]	; (80041e8 <pvPortMalloc+0x178>)
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4b18      	ldr	r3, [pc, #96]	; (80041f0 <pvPortMalloc+0x180>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d203      	bcs.n	800419e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004196:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <pvPortMalloc+0x178>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a15      	ldr	r2, [pc, #84]	; (80041f0 <pvPortMalloc+0x180>)
 800419c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	4b10      	ldr	r3, [pc, #64]	; (80041e4 <pvPortMalloc+0x174>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	431a      	orrs	r2, r3
 80041a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80041b2:	f001 f84b 	bl	800524c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d009      	beq.n	80041d4 <pvPortMalloc+0x164>
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	60fb      	str	r3, [r7, #12]
 80041d2:	e7fe      	b.n	80041d2 <pvPortMalloc+0x162>
	return pvReturn;
 80041d4:	69fb      	ldr	r3, [r7, #28]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3728      	adds	r7, #40	; 0x28
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20008514 	.word	0x20008514
 80041e4:	20008520 	.word	0x20008520
 80041e8:	20008518 	.word	0x20008518
 80041ec:	2000850c 	.word	0x2000850c
 80041f0:	2000851c 	.word	0x2000851c

080041f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d046      	beq.n	8004294 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004206:	2308      	movs	r3, #8
 8004208:	425b      	negs	r3, r3
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4413      	add	r3, r2
 800420e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	4b20      	ldr	r3, [pc, #128]	; (800429c <vPortFree+0xa8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4013      	ands	r3, r2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <vPortFree+0x42>
 8004222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004226:	f383 8811 	msr	BASEPRI, r3
 800422a:	f3bf 8f6f 	isb	sy
 800422e:	f3bf 8f4f 	dsb	sy
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	e7fe      	b.n	8004234 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d009      	beq.n	8004252 <vPortFree+0x5e>
 800423e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	60bb      	str	r3, [r7, #8]
 8004250:	e7fe      	b.n	8004250 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	4b11      	ldr	r3, [pc, #68]	; (800429c <vPortFree+0xa8>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4013      	ands	r3, r2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d019      	beq.n	8004294 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d115      	bne.n	8004294 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	4b0b      	ldr	r3, [pc, #44]	; (800429c <vPortFree+0xa8>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	43db      	mvns	r3, r3
 8004272:	401a      	ands	r2, r3
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004278:	f000 ffda 	bl	8005230 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <vPortFree+0xac>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4413      	add	r3, r2
 8004286:	4a06      	ldr	r2, [pc, #24]	; (80042a0 <vPortFree+0xac>)
 8004288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800428a:	6938      	ldr	r0, [r7, #16]
 800428c:	f000 f86c 	bl	8004368 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004290:	f000 ffdc 	bl	800524c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004294:	bf00      	nop
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	20008520 	.word	0x20008520
 80042a0:	20008518 	.word	0x20008518

080042a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80042aa:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 80042ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80042b0:	4b27      	ldr	r3, [pc, #156]	; (8004350 <prvHeapInit+0xac>)
 80042b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00c      	beq.n	80042d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	3307      	adds	r3, #7
 80042c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f023 0307 	bic.w	r3, r3, #7
 80042ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	4a1f      	ldr	r2, [pc, #124]	; (8004350 <prvHeapInit+0xac>)
 80042d4:	4413      	add	r3, r2
 80042d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80042dc:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <prvHeapInit+0xb0>)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80042e2:	4b1c      	ldr	r3, [pc, #112]	; (8004354 <prvHeapInit+0xb0>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	4413      	add	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80042f0:	2208      	movs	r2, #8
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f023 0307 	bic.w	r3, r3, #7
 80042fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4a15      	ldr	r2, [pc, #84]	; (8004358 <prvHeapInit+0xb4>)
 8004304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004306:	4b14      	ldr	r3, [pc, #80]	; (8004358 <prvHeapInit+0xb4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2200      	movs	r2, #0
 800430c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800430e:	4b12      	ldr	r3, [pc, #72]	; (8004358 <prvHeapInit+0xb4>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	1ad2      	subs	r2, r2, r3
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004324:	4b0c      	ldr	r3, [pc, #48]	; (8004358 <prvHeapInit+0xb4>)
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a0a      	ldr	r2, [pc, #40]	; (800435c <prvHeapInit+0xb8>)
 8004332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	4a09      	ldr	r2, [pc, #36]	; (8004360 <prvHeapInit+0xbc>)
 800433a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800433c:	4b09      	ldr	r3, [pc, #36]	; (8004364 <prvHeapInit+0xc0>)
 800433e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004342:	601a      	str	r2, [r3, #0]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	20000d0c 	.word	0x20000d0c
 8004354:	2000850c 	.word	0x2000850c
 8004358:	20008514 	.word	0x20008514
 800435c:	2000851c 	.word	0x2000851c
 8004360:	20008518 	.word	0x20008518
 8004364:	20008520 	.word	0x20008520

08004368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004370:	4b28      	ldr	r3, [pc, #160]	; (8004414 <prvInsertBlockIntoFreeList+0xac>)
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	e002      	b.n	800437c <prvInsertBlockIntoFreeList+0x14>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	429a      	cmp	r2, r3
 8004384:	d3f7      	bcc.n	8004376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	68ba      	ldr	r2, [r7, #8]
 8004390:	441a      	add	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	429a      	cmp	r2, r3
 8004396:	d108      	bne.n	80043aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	441a      	add	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	441a      	add	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d118      	bne.n	80043f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	4b15      	ldr	r3, [pc, #84]	; (8004418 <prvInsertBlockIntoFreeList+0xb0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d00d      	beq.n	80043e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	441a      	add	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	e008      	b.n	80043f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80043e6:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <prvInsertBlockIntoFreeList+0xb0>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	e003      	b.n	80043f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d002      	beq.n	8004406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004406:	bf00      	nop
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	2000850c 	.word	0x2000850c
 8004418:	20008514 	.word	0x20008514

0800441c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d109      	bne.n	8004444 <xQueueGenericReset+0x28>
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	e7fe      	b.n	8004442 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004444:	f7ff fcfa 	bl	8003e3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004450:	68f9      	ldr	r1, [r7, #12]
 8004452:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004454:	fb01 f303 	mul.w	r3, r1, r3
 8004458:	441a      	add	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004474:	3b01      	subs	r3, #1
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800447a:	fb01 f303 	mul.w	r3, r1, r3
 800447e:	441a      	add	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	22ff      	movs	r2, #255	; 0xff
 8004488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	22ff      	movs	r2, #255	; 0xff
 8004490:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d114      	bne.n	80044c4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d01a      	beq.n	80044d8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	3310      	adds	r3, #16
 80044a6:	4618      	mov	r0, r3
 80044a8:	f001 f8de 	bl	8005668 <xTaskRemoveFromEventList>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d012      	beq.n	80044d8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80044b2:	4b0d      	ldr	r3, [pc, #52]	; (80044e8 <xQueueGenericReset+0xcc>)
 80044b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	e009      	b.n	80044d8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	3310      	adds	r3, #16
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff fadd 	bl	8003a88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	3324      	adds	r3, #36	; 0x24
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff fad8 	bl	8003a88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80044d8:	f7ff fcde 	bl	8003e98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80044dc:	2301      	movs	r3, #1
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	e000ed04 	.word	0xe000ed04

080044ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08e      	sub	sp, #56	; 0x38
 80044f0:	af02      	add	r7, sp, #8
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d109      	bne.n	8004514 <xQueueGenericCreateStatic+0x28>
 8004500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004504:	f383 8811 	msr	BASEPRI, r3
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	f3bf 8f4f 	dsb	sy
 8004510:	62bb      	str	r3, [r7, #40]	; 0x28
 8004512:	e7fe      	b.n	8004512 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d109      	bne.n	800452e <xQueueGenericCreateStatic+0x42>
 800451a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451e:	f383 8811 	msr	BASEPRI, r3
 8004522:	f3bf 8f6f 	isb	sy
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	627b      	str	r3, [r7, #36]	; 0x24
 800452c:	e7fe      	b.n	800452c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <xQueueGenericCreateStatic+0x4e>
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <xQueueGenericCreateStatic+0x52>
 800453a:	2301      	movs	r3, #1
 800453c:	e000      	b.n	8004540 <xQueueGenericCreateStatic+0x54>
 800453e:	2300      	movs	r3, #0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d109      	bne.n	8004558 <xQueueGenericCreateStatic+0x6c>
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	623b      	str	r3, [r7, #32]
 8004556:	e7fe      	b.n	8004556 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d102      	bne.n	8004564 <xQueueGenericCreateStatic+0x78>
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <xQueueGenericCreateStatic+0x7c>
 8004564:	2301      	movs	r3, #1
 8004566:	e000      	b.n	800456a <xQueueGenericCreateStatic+0x7e>
 8004568:	2300      	movs	r3, #0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d109      	bne.n	8004582 <xQueueGenericCreateStatic+0x96>
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	e7fe      	b.n	8004580 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004582:	2350      	movs	r3, #80	; 0x50
 8004584:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b50      	cmp	r3, #80	; 0x50
 800458a:	d009      	beq.n	80045a0 <xQueueGenericCreateStatic+0xb4>
 800458c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004590:	f383 8811 	msr	BASEPRI, r3
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	f3bf 8f4f 	dsb	sy
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	e7fe      	b.n	800459e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80045a0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80045a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00d      	beq.n	80045c8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80045ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045b4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80045b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	4613      	mov	r3, r2
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f805 	bl	80045d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3730      	adds	r7, #48	; 0x30
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	607a      	str	r2, [r7, #4]
 80045de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d103      	bne.n	80045ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	e002      	b.n	80045f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004600:	2101      	movs	r1, #1
 8004602:	69b8      	ldr	r0, [r7, #24]
 8004604:	f7ff ff0a 	bl	800441c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004610:	bf00      	nop
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b08e      	sub	sp, #56	; 0x38
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
 8004624:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004626:	2300      	movs	r3, #0
 8004628:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800462e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004630:	2b00      	cmp	r3, #0
 8004632:	d109      	bne.n	8004648 <xQueueGenericSend+0x30>
 8004634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004638:	f383 8811 	msr	BASEPRI, r3
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	f3bf 8f4f 	dsb	sy
 8004644:	62bb      	str	r3, [r7, #40]	; 0x28
 8004646:	e7fe      	b.n	8004646 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d103      	bne.n	8004656 <xQueueGenericSend+0x3e>
 800464e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <xQueueGenericSend+0x42>
 8004656:	2301      	movs	r3, #1
 8004658:	e000      	b.n	800465c <xQueueGenericSend+0x44>
 800465a:	2300      	movs	r3, #0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d109      	bne.n	8004674 <xQueueGenericSend+0x5c>
 8004660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	627b      	str	r3, [r7, #36]	; 0x24
 8004672:	e7fe      	b.n	8004672 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d103      	bne.n	8004682 <xQueueGenericSend+0x6a>
 800467a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <xQueueGenericSend+0x6e>
 8004682:	2301      	movs	r3, #1
 8004684:	e000      	b.n	8004688 <xQueueGenericSend+0x70>
 8004686:	2300      	movs	r3, #0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d109      	bne.n	80046a0 <xQueueGenericSend+0x88>
 800468c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	623b      	str	r3, [r7, #32]
 800469e:	e7fe      	b.n	800469e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046a0:	f001 f998 	bl	80059d4 <xTaskGetSchedulerState>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d102      	bne.n	80046b0 <xQueueGenericSend+0x98>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <xQueueGenericSend+0x9c>
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <xQueueGenericSend+0x9e>
 80046b4:	2300      	movs	r3, #0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d109      	bne.n	80046ce <xQueueGenericSend+0xb6>
 80046ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046be:	f383 8811 	msr	BASEPRI, r3
 80046c2:	f3bf 8f6f 	isb	sy
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	61fb      	str	r3, [r7, #28]
 80046cc:	e7fe      	b.n	80046cc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046ce:	f7ff fbb5 	bl	8003e3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046da:	429a      	cmp	r2, r3
 80046dc:	d302      	bcc.n	80046e4 <xQueueGenericSend+0xcc>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d129      	bne.n	8004738 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	68b9      	ldr	r1, [r7, #8]
 80046e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046ea:	f000 f9ff 	bl	8004aec <prvCopyDataToQueue>
 80046ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d010      	beq.n	800471a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fa:	3324      	adds	r3, #36	; 0x24
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 ffb3 	bl	8005668 <xTaskRemoveFromEventList>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d013      	beq.n	8004730 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004708:	4b3f      	ldr	r3, [pc, #252]	; (8004808 <xQueueGenericSend+0x1f0>)
 800470a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	e00a      	b.n	8004730 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471c:	2b00      	cmp	r3, #0
 800471e:	d007      	beq.n	8004730 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004720:	4b39      	ldr	r3, [pc, #228]	; (8004808 <xQueueGenericSend+0x1f0>)
 8004722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004730:	f7ff fbb2 	bl	8003e98 <vPortExitCritical>
				return pdPASS;
 8004734:	2301      	movs	r3, #1
 8004736:	e063      	b.n	8004800 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d103      	bne.n	8004746 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800473e:	f7ff fbab 	bl	8003e98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004742:	2300      	movs	r3, #0
 8004744:	e05c      	b.n	8004800 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004748:	2b00      	cmp	r3, #0
 800474a:	d106      	bne.n	800475a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800474c:	f107 0314 	add.w	r3, r7, #20
 8004750:	4618      	mov	r0, r3
 8004752:	f000 ffeb 	bl	800572c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004756:	2301      	movs	r3, #1
 8004758:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800475a:	f7ff fb9d 	bl	8003e98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800475e:	f000 fd67 	bl	8005230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004762:	f7ff fb6b 	bl	8003e3c <vPortEnterCritical>
 8004766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004768:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800476c:	b25b      	sxtb	r3, r3
 800476e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004772:	d103      	bne.n	800477c <xQueueGenericSend+0x164>
 8004774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800477c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004782:	b25b      	sxtb	r3, r3
 8004784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004788:	d103      	bne.n	8004792 <xQueueGenericSend+0x17a>
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004792:	f7ff fb81 	bl	8003e98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004796:	1d3a      	adds	r2, r7, #4
 8004798:	f107 0314 	add.w	r3, r7, #20
 800479c:	4611      	mov	r1, r2
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 ffda 	bl	8005758 <xTaskCheckForTimeOut>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d124      	bne.n	80047f4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80047aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ac:	f000 fa96 	bl	8004cdc <prvIsQueueFull>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d018      	beq.n	80047e8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80047b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b8:	3310      	adds	r3, #16
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	4611      	mov	r1, r2
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 ff04 	bl	80055cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80047c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047c6:	f000 fa21 	bl	8004c0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047ca:	f000 fd3f 	bl	800524c <xTaskResumeAll>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f47f af7c 	bne.w	80046ce <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80047d6:	4b0c      	ldr	r3, [pc, #48]	; (8004808 <xQueueGenericSend+0x1f0>)
 80047d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	f3bf 8f6f 	isb	sy
 80047e6:	e772      	b.n	80046ce <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80047e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ea:	f000 fa0f 	bl	8004c0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047ee:	f000 fd2d 	bl	800524c <xTaskResumeAll>
 80047f2:	e76c      	b.n	80046ce <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80047f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047f6:	f000 fa09 	bl	8004c0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047fa:	f000 fd27 	bl	800524c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80047fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004800:	4618      	mov	r0, r3
 8004802:	3738      	adds	r7, #56	; 0x38
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	e000ed04 	.word	0xe000ed04

0800480c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b08e      	sub	sp, #56	; 0x38
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
 8004818:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800481e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004820:	2b00      	cmp	r3, #0
 8004822:	d109      	bne.n	8004838 <xQueueGenericSendFromISR+0x2c>
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
 8004836:	e7fe      	b.n	8004836 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d103      	bne.n	8004846 <xQueueGenericSendFromISR+0x3a>
 800483e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <xQueueGenericSendFromISR+0x3e>
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <xQueueGenericSendFromISR+0x40>
 800484a:	2300      	movs	r3, #0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d109      	bne.n	8004864 <xQueueGenericSendFromISR+0x58>
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	623b      	str	r3, [r7, #32]
 8004862:	e7fe      	b.n	8004862 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d103      	bne.n	8004872 <xQueueGenericSendFromISR+0x66>
 800486a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800486c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <xQueueGenericSendFromISR+0x6a>
 8004872:	2301      	movs	r3, #1
 8004874:	e000      	b.n	8004878 <xQueueGenericSendFromISR+0x6c>
 8004876:	2300      	movs	r3, #0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d109      	bne.n	8004890 <xQueueGenericSendFromISR+0x84>
 800487c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004880:	f383 8811 	msr	BASEPRI, r3
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	61fb      	str	r3, [r7, #28]
 800488e:	e7fe      	b.n	800488e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004890:	f7ff fbb0 	bl	8003ff4 <vPortValidateInterruptPriority>
	__asm volatile
 8004894:	f3ef 8211 	mrs	r2, BASEPRI
 8004898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	61ba      	str	r2, [r7, #24]
 80048aa:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80048ac:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d302      	bcc.n	80048c2 <xQueueGenericSendFromISR+0xb6>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d12c      	bne.n	800491c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048d2:	f000 f90b 	bl	8004aec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80048d6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048de:	d112      	bne.n	8004906 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d016      	beq.n	8004916 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ea:	3324      	adds	r3, #36	; 0x24
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 febb 	bl	8005668 <xTaskRemoveFromEventList>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00e      	beq.n	8004916 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00b      	beq.n	8004916 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	e007      	b.n	8004916 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004906:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800490a:	3301      	adds	r3, #1
 800490c:	b2db      	uxtb	r3, r3
 800490e:	b25a      	sxtb	r2, r3
 8004910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004916:	2301      	movs	r3, #1
 8004918:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800491a:	e001      	b.n	8004920 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800491c:	2300      	movs	r3, #0
 800491e:	637b      	str	r3, [r7, #52]	; 0x34
 8004920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004922:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800492a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800492c:	4618      	mov	r0, r3
 800492e:	3738      	adds	r7, #56	; 0x38
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	; 0x30
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004940:	2300      	movs	r3, #0
 8004942:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494a:	2b00      	cmp	r3, #0
 800494c:	d109      	bne.n	8004962 <xQueueReceive+0x2e>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	623b      	str	r3, [r7, #32]
 8004960:	e7fe      	b.n	8004960 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d103      	bne.n	8004970 <xQueueReceive+0x3c>
 8004968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <xQueueReceive+0x40>
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <xQueueReceive+0x42>
 8004974:	2300      	movs	r3, #0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d109      	bne.n	800498e <xQueueReceive+0x5a>
 800497a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	61fb      	str	r3, [r7, #28]
 800498c:	e7fe      	b.n	800498c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800498e:	f001 f821 	bl	80059d4 <xTaskGetSchedulerState>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d102      	bne.n	800499e <xQueueReceive+0x6a>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <xQueueReceive+0x6e>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <xQueueReceive+0x70>
 80049a2:	2300      	movs	r3, #0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d109      	bne.n	80049bc <xQueueReceive+0x88>
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61bb      	str	r3, [r7, #24]
 80049ba:	e7fe      	b.n	80049ba <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049bc:	f7ff fa3e 	bl	8003e3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d01f      	beq.n	8004a0c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049cc:	68b9      	ldr	r1, [r7, #8]
 80049ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049d0:	f000 f8f6 	bl	8004bc0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	1e5a      	subs	r2, r3, #1
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00f      	beq.n	8004a04 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	3310      	adds	r3, #16
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 fe3d 	bl	8005668 <xTaskRemoveFromEventList>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d007      	beq.n	8004a04 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049f4:	4b3c      	ldr	r3, [pc, #240]	; (8004ae8 <xQueueReceive+0x1b4>)
 80049f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049fa:	601a      	str	r2, [r3, #0]
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a04:	f7ff fa48 	bl	8003e98 <vPortExitCritical>
				return pdPASS;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e069      	b.n	8004ae0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d103      	bne.n	8004a1a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a12:	f7ff fa41 	bl	8003e98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a16:	2300      	movs	r3, #0
 8004a18:	e062      	b.n	8004ae0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a20:	f107 0310 	add.w	r3, r7, #16
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fe81 	bl	800572c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a2e:	f7ff fa33 	bl	8003e98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a32:	f000 fbfd 	bl	8005230 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a36:	f7ff fa01 	bl	8003e3c <vPortEnterCritical>
 8004a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a40:	b25b      	sxtb	r3, r3
 8004a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a46:	d103      	bne.n	8004a50 <xQueueReceive+0x11c>
 8004a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a56:	b25b      	sxtb	r3, r3
 8004a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5c:	d103      	bne.n	8004a66 <xQueueReceive+0x132>
 8004a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a66:	f7ff fa17 	bl	8003e98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a6a:	1d3a      	adds	r2, r7, #4
 8004a6c:	f107 0310 	add.w	r3, r7, #16
 8004a70:	4611      	mov	r1, r2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fe70 	bl	8005758 <xTaskCheckForTimeOut>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d123      	bne.n	8004ac6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a80:	f000 f916 	bl	8004cb0 <prvIsQueueEmpty>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d017      	beq.n	8004aba <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8c:	3324      	adds	r3, #36	; 0x24
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	4611      	mov	r1, r2
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fd9a 	bl	80055cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a9a:	f000 f8b7 	bl	8004c0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a9e:	f000 fbd5 	bl	800524c <xTaskResumeAll>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d189      	bne.n	80049bc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004aa8:	4b0f      	ldr	r3, [pc, #60]	; (8004ae8 <xQueueReceive+0x1b4>)
 8004aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	e780      	b.n	80049bc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004aba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004abc:	f000 f8a6 	bl	8004c0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ac0:	f000 fbc4 	bl	800524c <xTaskResumeAll>
 8004ac4:	e77a      	b.n	80049bc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ac6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ac8:	f000 f8a0 	bl	8004c0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004acc:	f000 fbbe 	bl	800524c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ad0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ad2:	f000 f8ed 	bl	8004cb0 <prvIsQueueEmpty>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f43f af6f 	beq.w	80049bc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ade:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3730      	adds	r7, #48	; 0x30
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004af8:	2300      	movs	r3, #0
 8004afa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10d      	bne.n	8004b26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d14d      	bne.n	8004bae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 ff7a 	bl	8005a10 <xTaskPriorityDisinherit>
 8004b1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	609a      	str	r2, [r3, #8]
 8004b24:	e043      	b.n	8004bae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d119      	bne.n	8004b60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6858      	ldr	r0, [r3, #4]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	461a      	mov	r2, r3
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	f003 fc27 	bl	800838a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b44:	441a      	add	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d32b      	bcc.n	8004bae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	e026      	b.n	8004bae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	68d8      	ldr	r0, [r3, #12]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	461a      	mov	r2, r3
 8004b6a:	68b9      	ldr	r1, [r7, #8]
 8004b6c:	f003 fc0d 	bl	800838a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b78:	425b      	negs	r3, r3
 8004b7a:	441a      	add	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68da      	ldr	r2, [r3, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d207      	bcs.n	8004b9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	689a      	ldr	r2, [r3, #8]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b94:	425b      	negs	r3, r3
 8004b96:	441a      	add	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d105      	bne.n	8004bae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d002      	beq.n	8004bae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004bb6:	697b      	ldr	r3, [r7, #20]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d018      	beq.n	8004c04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	441a      	add	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68da      	ldr	r2, [r3, #12]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d303      	bcc.n	8004bf4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68d9      	ldr	r1, [r3, #12]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	6838      	ldr	r0, [r7, #0]
 8004c00:	f003 fbc3 	bl	800838a <memcpy>
	}
}
 8004c04:	bf00      	nop
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c14:	f7ff f912 	bl	8003e3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c20:	e011      	b.n	8004c46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d012      	beq.n	8004c50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3324      	adds	r3, #36	; 0x24
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f000 fd1a 	bl	8005668 <xTaskRemoveFromEventList>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c3a:	f000 fded 	bl	8005818 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	dce9      	bgt.n	8004c22 <prvUnlockQueue+0x16>
 8004c4e:	e000      	b.n	8004c52 <prvUnlockQueue+0x46>
					break;
 8004c50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	22ff      	movs	r2, #255	; 0xff
 8004c56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004c5a:	f7ff f91d 	bl	8003e98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c5e:	f7ff f8ed 	bl	8003e3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c6a:	e011      	b.n	8004c90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d012      	beq.n	8004c9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3310      	adds	r3, #16
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 fcf5 	bl	8005668 <xTaskRemoveFromEventList>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004c84:	f000 fdc8 	bl	8005818 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004c88:	7bbb      	ldrb	r3, [r7, #14]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	dce9      	bgt.n	8004c6c <prvUnlockQueue+0x60>
 8004c98:	e000      	b.n	8004c9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	22ff      	movs	r2, #255	; 0xff
 8004ca0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004ca4:	f7ff f8f8 	bl	8003e98 <vPortExitCritical>
}
 8004ca8:	bf00      	nop
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cb8:	f7ff f8c0 	bl	8003e3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d102      	bne.n	8004cca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	e001      	b.n	8004cce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cce:	f7ff f8e3 	bl	8003e98 <vPortExitCritical>

	return xReturn;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ce4:	f7ff f8aa 	bl	8003e3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d102      	bne.n	8004cfa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	e001      	b.n	8004cfe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cfe:	f7ff f8cb 	bl	8003e98 <vPortExitCritical>

	return xReturn;
 8004d02:	68fb      	ldr	r3, [r7, #12]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d16:	2300      	movs	r3, #0
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	e014      	b.n	8004d46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d1c:	4a0e      	ldr	r2, [pc, #56]	; (8004d58 <vQueueAddToRegistry+0x4c>)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10b      	bne.n	8004d40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d28:	490b      	ldr	r1, [pc, #44]	; (8004d58 <vQueueAddToRegistry+0x4c>)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d32:	4a09      	ldr	r2, [pc, #36]	; (8004d58 <vQueueAddToRegistry+0x4c>)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	4413      	add	r3, r2
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d3e:	e005      	b.n	8004d4c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3301      	adds	r3, #1
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2b07      	cmp	r3, #7
 8004d4a:	d9e7      	bls.n	8004d1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d4c:	bf00      	nop
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	2000a12c 	.word	0x2000a12c

08004d5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004d6c:	f7ff f866 	bl	8003e3c <vPortEnterCritical>
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d76:	b25b      	sxtb	r3, r3
 8004d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7c:	d103      	bne.n	8004d86 <vQueueWaitForMessageRestricted+0x2a>
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d8c:	b25b      	sxtb	r3, r3
 8004d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d92:	d103      	bne.n	8004d9c <vQueueWaitForMessageRestricted+0x40>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d9c:	f7ff f87c 	bl	8003e98 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	3324      	adds	r3, #36	; 0x24
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	68b9      	ldr	r1, [r7, #8]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fc2f 	bl	8005614 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004db6:	6978      	ldr	r0, [r7, #20]
 8004db8:	f7ff ff28 	bl	8004c0c <prvUnlockQueue>
	}
 8004dbc:	bf00      	nop
 8004dbe:	3718      	adds	r7, #24
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b08e      	sub	sp, #56	; 0x38
 8004dc8:	af04      	add	r7, sp, #16
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d109      	bne.n	8004dec <xTaskCreateStatic+0x28>
 8004dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	623b      	str	r3, [r7, #32]
 8004dea:	e7fe      	b.n	8004dea <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d109      	bne.n	8004e06 <xTaskCreateStatic+0x42>
 8004df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	e7fe      	b.n	8004e04 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e06:	235c      	movs	r3, #92	; 0x5c
 8004e08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	2b5c      	cmp	r3, #92	; 0x5c
 8004e0e:	d009      	beq.n	8004e24 <xTaskCreateStatic+0x60>
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	61bb      	str	r3, [r7, #24]
 8004e22:	e7fe      	b.n	8004e22 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e24:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d01e      	beq.n	8004e6a <xTaskCreateStatic+0xa6>
 8004e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d01b      	beq.n	8004e6a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e3a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e44:	2300      	movs	r3, #0
 8004e46:	9303      	str	r3, [sp, #12]
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	9302      	str	r3, [sp, #8]
 8004e4c:	f107 0314 	add.w	r3, r7, #20
 8004e50:	9301      	str	r3, [sp, #4]
 8004e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	68b9      	ldr	r1, [r7, #8]
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f850 	bl	8004f02 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e64:	f000 f8dc 	bl	8005020 <prvAddNewTaskToReadyList>
 8004e68:	e001      	b.n	8004e6e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e6e:	697b      	ldr	r3, [r7, #20]
	}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3728      	adds	r7, #40	; 0x28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08c      	sub	sp, #48	; 0x30
 8004e7c:	af04      	add	r7, sp, #16
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	603b      	str	r3, [r7, #0]
 8004e84:	4613      	mov	r3, r2
 8004e86:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e88:	88fb      	ldrh	r3, [r7, #6]
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f7ff f8ef 	bl	8004070 <pvPortMalloc>
 8004e92:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00e      	beq.n	8004eb8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e9a:	205c      	movs	r0, #92	; 0x5c
 8004e9c:	f7ff f8e8 	bl	8004070 <pvPortMalloc>
 8004ea0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	631a      	str	r2, [r3, #48]	; 0x30
 8004eae:	e005      	b.n	8004ebc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004eb0:	6978      	ldr	r0, [r7, #20]
 8004eb2:	f7ff f99f 	bl	80041f4 <vPortFree>
 8004eb6:	e001      	b.n	8004ebc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d017      	beq.n	8004ef2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004eca:	88fa      	ldrh	r2, [r7, #6]
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9303      	str	r3, [sp, #12]
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	9302      	str	r3, [sp, #8]
 8004ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed6:	9301      	str	r3, [sp, #4]
 8004ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f000 f80e 	bl	8004f02 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ee6:	69f8      	ldr	r0, [r7, #28]
 8004ee8:	f000 f89a 	bl	8005020 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004eec:	2301      	movs	r3, #1
 8004eee:	61bb      	str	r3, [r7, #24]
 8004ef0:	e002      	b.n	8004ef8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
	}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3720      	adds	r7, #32
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b088      	sub	sp, #32
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	60f8      	str	r0, [r7, #12]
 8004f0a:	60b9      	str	r1, [r7, #8]
 8004f0c:	607a      	str	r2, [r7, #4]
 8004f0e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	461a      	mov	r2, r3
 8004f1a:	21a5      	movs	r1, #165	; 0xa5
 8004f1c:	f003 fa40 	bl	80083a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	f023 0307 	bic.w	r3, r3, #7
 8004f38:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d009      	beq.n	8004f58 <prvInitialiseNewTask+0x56>
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	617b      	str	r3, [r7, #20]
 8004f56:	e7fe      	b.n	8004f56 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d01f      	beq.n	8004f9e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	e012      	b.n	8004f8a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	4413      	add	r3, r2
 8004f6a:	7819      	ldrb	r1, [r3, #0]
 8004f6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	4413      	add	r3, r2
 8004f72:	3334      	adds	r3, #52	; 0x34
 8004f74:	460a      	mov	r2, r1
 8004f76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d006      	beq.n	8004f92 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	3301      	adds	r3, #1
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	2b0f      	cmp	r3, #15
 8004f8e:	d9e9      	bls.n	8004f64 <prvInitialiseNewTask+0x62>
 8004f90:	e000      	b.n	8004f94 <prvInitialiseNewTask+0x92>
			{
				break;
 8004f92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f9c:	e003      	b.n	8004fa6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa8:	2b37      	cmp	r3, #55	; 0x37
 8004faa:	d901      	bls.n	8004fb0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004fac:	2337      	movs	r3, #55	; 0x37
 8004fae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fba:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe fd7e 	bl	8003ac8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	3318      	adds	r3, #24
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7fe fd79 	bl	8003ac8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fde:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fee:	2200      	movs	r2, #0
 8004ff0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	68f9      	ldr	r1, [r7, #12]
 8004ffe:	69b8      	ldr	r0, [r7, #24]
 8005000:	f7fe fdf6 	bl	8003bf0 <pxPortInitialiseStack>
 8005004:	4602      	mov	r2, r0
 8005006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005008:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800500a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005016:	bf00      	nop
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
	...

08005020 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005028:	f7fe ff08 	bl	8003e3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800502c:	4b2d      	ldr	r3, [pc, #180]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3301      	adds	r3, #1
 8005032:	4a2c      	ldr	r2, [pc, #176]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 8005034:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005036:	4b2c      	ldr	r3, [pc, #176]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d109      	bne.n	8005052 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800503e:	4a2a      	ldr	r2, [pc, #168]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005044:	4b27      	ldr	r3, [pc, #156]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d110      	bne.n	800506e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800504c:	f000 fc08 	bl	8005860 <prvInitialiseTaskLists>
 8005050:	e00d      	b.n	800506e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005052:	4b26      	ldr	r3, [pc, #152]	; (80050ec <prvAddNewTaskToReadyList+0xcc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800505a:	4b23      	ldr	r3, [pc, #140]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	429a      	cmp	r2, r3
 8005066:	d802      	bhi.n	800506e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005068:	4a1f      	ldr	r2, [pc, #124]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800506e:	4b20      	ldr	r3, [pc, #128]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 8005076:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005078:	4b1d      	ldr	r3, [pc, #116]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005084:	4b1b      	ldr	r3, [pc, #108]	; (80050f4 <prvAddNewTaskToReadyList+0xd4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d903      	bls.n	8005094 <prvAddNewTaskToReadyList+0x74>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005090:	4a18      	ldr	r2, [pc, #96]	; (80050f4 <prvAddNewTaskToReadyList+0xd4>)
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4a15      	ldr	r2, [pc, #84]	; (80050f8 <prvAddNewTaskToReadyList+0xd8>)
 80050a2:	441a      	add	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	4619      	mov	r1, r3
 80050aa:	4610      	mov	r0, r2
 80050ac:	f7fe fd19 	bl	8003ae2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050b0:	f7fe fef2 	bl	8003e98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050b4:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <prvAddNewTaskToReadyList+0xcc>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00e      	beq.n	80050da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050bc:	4b0a      	ldr	r3, [pc, #40]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d207      	bcs.n	80050da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80050ca:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <prvAddNewTaskToReadyList+0xdc>)
 80050cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050da:	bf00      	nop
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	200089f8 	.word	0x200089f8
 80050e8:	20008524 	.word	0x20008524
 80050ec:	20008a04 	.word	0x20008a04
 80050f0:	20008a14 	.word	0x20008a14
 80050f4:	20008a00 	.word	0x20008a00
 80050f8:	20008528 	.word	0x20008528
 80050fc:	e000ed04 	.word	0xe000ed04

08005100 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d016      	beq.n	8005140 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005112:	4b13      	ldr	r3, [pc, #76]	; (8005160 <vTaskDelay+0x60>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d009      	beq.n	800512e <vTaskDelay+0x2e>
 800511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	60bb      	str	r3, [r7, #8]
 800512c:	e7fe      	b.n	800512c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800512e:	f000 f87f 	bl	8005230 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005132:	2100      	movs	r1, #0
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fcd7 	bl	8005ae8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800513a:	f000 f887 	bl	800524c <xTaskResumeAll>
 800513e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d107      	bne.n	8005156 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005146:	4b07      	ldr	r3, [pc, #28]	; (8005164 <vTaskDelay+0x64>)
 8005148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	f3bf 8f4f 	dsb	sy
 8005152:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005156:	bf00      	nop
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	20008a20 	.word	0x20008a20
 8005164:	e000ed04 	.word	0xe000ed04

08005168 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	; 0x28
 800516c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005176:	463a      	mov	r2, r7
 8005178:	1d39      	adds	r1, r7, #4
 800517a:	f107 0308 	add.w	r3, r7, #8
 800517e:	4618      	mov	r0, r3
 8005180:	f7fe fc4e 	bl	8003a20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005184:	6839      	ldr	r1, [r7, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	9202      	str	r2, [sp, #8]
 800518c:	9301      	str	r3, [sp, #4]
 800518e:	2300      	movs	r3, #0
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	2300      	movs	r3, #0
 8005194:	460a      	mov	r2, r1
 8005196:	4920      	ldr	r1, [pc, #128]	; (8005218 <vTaskStartScheduler+0xb0>)
 8005198:	4820      	ldr	r0, [pc, #128]	; (800521c <vTaskStartScheduler+0xb4>)
 800519a:	f7ff fe13 	bl	8004dc4 <xTaskCreateStatic>
 800519e:	4602      	mov	r2, r0
 80051a0:	4b1f      	ldr	r3, [pc, #124]	; (8005220 <vTaskStartScheduler+0xb8>)
 80051a2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80051a4:	4b1e      	ldr	r3, [pc, #120]	; (8005220 <vTaskStartScheduler+0xb8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80051ac:	2301      	movs	r3, #1
 80051ae:	617b      	str	r3, [r7, #20]
 80051b0:	e001      	b.n	80051b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80051b2:	2300      	movs	r3, #0
 80051b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d102      	bne.n	80051c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80051bc:	f000 fce8 	bl	8005b90 <xTimerCreateTimerTask>
 80051c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d115      	bne.n	80051f4 <vTaskStartScheduler+0x8c>
 80051c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80051da:	4b12      	ldr	r3, [pc, #72]	; (8005224 <vTaskStartScheduler+0xbc>)
 80051dc:	f04f 32ff 	mov.w	r2, #4294967295
 80051e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80051e2:	4b11      	ldr	r3, [pc, #68]	; (8005228 <vTaskStartScheduler+0xc0>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80051e8:	4b10      	ldr	r3, [pc, #64]	; (800522c <vTaskStartScheduler+0xc4>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80051ee:	f7fe fd87 	bl	8003d00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051f2:	e00d      	b.n	8005210 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fa:	d109      	bne.n	8005210 <vTaskStartScheduler+0xa8>
 80051fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	60fb      	str	r3, [r7, #12]
 800520e:	e7fe      	b.n	800520e <vTaskStartScheduler+0xa6>
}
 8005210:	bf00      	nop
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	08009db4 	.word	0x08009db4
 800521c:	08005831 	.word	0x08005831
 8005220:	20008a1c 	.word	0x20008a1c
 8005224:	20008a18 	.word	0x20008a18
 8005228:	20008a04 	.word	0x20008a04
 800522c:	200089fc 	.word	0x200089fc

08005230 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005230:	b480      	push	{r7}
 8005232:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005234:	4b04      	ldr	r3, [pc, #16]	; (8005248 <vTaskSuspendAll+0x18>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3301      	adds	r3, #1
 800523a:	4a03      	ldr	r2, [pc, #12]	; (8005248 <vTaskSuspendAll+0x18>)
 800523c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800523e:	bf00      	nop
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	20008a20 	.word	0x20008a20

0800524c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005256:	2300      	movs	r3, #0
 8005258:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800525a:	4b41      	ldr	r3, [pc, #260]	; (8005360 <xTaskResumeAll+0x114>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <xTaskResumeAll+0x2a>
 8005262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005266:	f383 8811 	msr	BASEPRI, r3
 800526a:	f3bf 8f6f 	isb	sy
 800526e:	f3bf 8f4f 	dsb	sy
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	e7fe      	b.n	8005274 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005276:	f7fe fde1 	bl	8003e3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800527a:	4b39      	ldr	r3, [pc, #228]	; (8005360 <xTaskResumeAll+0x114>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3b01      	subs	r3, #1
 8005280:	4a37      	ldr	r2, [pc, #220]	; (8005360 <xTaskResumeAll+0x114>)
 8005282:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005284:	4b36      	ldr	r3, [pc, #216]	; (8005360 <xTaskResumeAll+0x114>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d162      	bne.n	8005352 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800528c:	4b35      	ldr	r3, [pc, #212]	; (8005364 <xTaskResumeAll+0x118>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d05e      	beq.n	8005352 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005294:	e02f      	b.n	80052f6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005296:	4b34      	ldr	r3, [pc, #208]	; (8005368 <xTaskResumeAll+0x11c>)
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3318      	adds	r3, #24
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe fc7a 	bl	8003b9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	3304      	adds	r3, #4
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7fe fc75 	bl	8003b9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b6:	4b2d      	ldr	r3, [pc, #180]	; (800536c <xTaskResumeAll+0x120>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d903      	bls.n	80052c6 <xTaskResumeAll+0x7a>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c2:	4a2a      	ldr	r2, [pc, #168]	; (800536c <xTaskResumeAll+0x120>)
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ca:	4613      	mov	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4a27      	ldr	r2, [pc, #156]	; (8005370 <xTaskResumeAll+0x124>)
 80052d4:	441a      	add	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	3304      	adds	r3, #4
 80052da:	4619      	mov	r1, r3
 80052dc:	4610      	mov	r0, r2
 80052de:	f7fe fc00 	bl	8003ae2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e6:	4b23      	ldr	r3, [pc, #140]	; (8005374 <xTaskResumeAll+0x128>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d302      	bcc.n	80052f6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80052f0:	4b21      	ldr	r3, [pc, #132]	; (8005378 <xTaskResumeAll+0x12c>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052f6:	4b1c      	ldr	r3, [pc, #112]	; (8005368 <xTaskResumeAll+0x11c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1cb      	bne.n	8005296 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005304:	f000 fb46 	bl	8005994 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005308:	4b1c      	ldr	r3, [pc, #112]	; (800537c <xTaskResumeAll+0x130>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d010      	beq.n	8005336 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005314:	f000 f846 	bl	80053a4 <xTaskIncrementTick>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d002      	beq.n	8005324 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800531e:	4b16      	ldr	r3, [pc, #88]	; (8005378 <xTaskResumeAll+0x12c>)
 8005320:	2201      	movs	r2, #1
 8005322:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3b01      	subs	r3, #1
 8005328:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1f1      	bne.n	8005314 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005330:	4b12      	ldr	r3, [pc, #72]	; (800537c <xTaskResumeAll+0x130>)
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005336:	4b10      	ldr	r3, [pc, #64]	; (8005378 <xTaskResumeAll+0x12c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800533e:	2301      	movs	r3, #1
 8005340:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005342:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <xTaskResumeAll+0x134>)
 8005344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005352:	f7fe fda1 	bl	8003e98 <vPortExitCritical>

	return xAlreadyYielded;
 8005356:	68bb      	ldr	r3, [r7, #8]
}
 8005358:	4618      	mov	r0, r3
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	20008a20 	.word	0x20008a20
 8005364:	200089f8 	.word	0x200089f8
 8005368:	200089b8 	.word	0x200089b8
 800536c:	20008a00 	.word	0x20008a00
 8005370:	20008528 	.word	0x20008528
 8005374:	20008524 	.word	0x20008524
 8005378:	20008a0c 	.word	0x20008a0c
 800537c:	20008a08 	.word	0x20008a08
 8005380:	e000ed04 	.word	0xe000ed04

08005384 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800538a:	4b05      	ldr	r3, [pc, #20]	; (80053a0 <xTaskGetTickCount+0x1c>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005390:	687b      	ldr	r3, [r7, #4]
}
 8005392:	4618      	mov	r0, r3
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	200089fc 	.word	0x200089fc

080053a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053ae:	4b4e      	ldr	r3, [pc, #312]	; (80054e8 <xTaskIncrementTick+0x144>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f040 8088 	bne.w	80054c8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80053b8:	4b4c      	ldr	r3, [pc, #304]	; (80054ec <xTaskIncrementTick+0x148>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3301      	adds	r3, #1
 80053be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80053c0:	4a4a      	ldr	r2, [pc, #296]	; (80054ec <xTaskIncrementTick+0x148>)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d11f      	bne.n	800540c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80053cc:	4b48      	ldr	r3, [pc, #288]	; (80054f0 <xTaskIncrementTick+0x14c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d009      	beq.n	80053ea <xTaskIncrementTick+0x46>
 80053d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	e7fe      	b.n	80053e8 <xTaskIncrementTick+0x44>
 80053ea:	4b41      	ldr	r3, [pc, #260]	; (80054f0 <xTaskIncrementTick+0x14c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	4b40      	ldr	r3, [pc, #256]	; (80054f4 <xTaskIncrementTick+0x150>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a3e      	ldr	r2, [pc, #248]	; (80054f0 <xTaskIncrementTick+0x14c>)
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	4a3e      	ldr	r2, [pc, #248]	; (80054f4 <xTaskIncrementTick+0x150>)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	4b3e      	ldr	r3, [pc, #248]	; (80054f8 <xTaskIncrementTick+0x154>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	3301      	adds	r3, #1
 8005404:	4a3c      	ldr	r2, [pc, #240]	; (80054f8 <xTaskIncrementTick+0x154>)
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	f000 fac4 	bl	8005994 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800540c:	4b3b      	ldr	r3, [pc, #236]	; (80054fc <xTaskIncrementTick+0x158>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	429a      	cmp	r2, r3
 8005414:	d349      	bcc.n	80054aa <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005416:	4b36      	ldr	r3, [pc, #216]	; (80054f0 <xTaskIncrementTick+0x14c>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d104      	bne.n	800542a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005420:	4b36      	ldr	r3, [pc, #216]	; (80054fc <xTaskIncrementTick+0x158>)
 8005422:	f04f 32ff 	mov.w	r2, #4294967295
 8005426:	601a      	str	r2, [r3, #0]
					break;
 8005428:	e03f      	b.n	80054aa <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800542a:	4b31      	ldr	r3, [pc, #196]	; (80054f0 <xTaskIncrementTick+0x14c>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	429a      	cmp	r2, r3
 8005440:	d203      	bcs.n	800544a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005442:	4a2e      	ldr	r2, [pc, #184]	; (80054fc <xTaskIncrementTick+0x158>)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005448:	e02f      	b.n	80054aa <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	3304      	adds	r3, #4
 800544e:	4618      	mov	r0, r3
 8005450:	f7fe fba4 	bl	8003b9c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	2b00      	cmp	r3, #0
 800545a:	d004      	beq.n	8005466 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	3318      	adds	r3, #24
 8005460:	4618      	mov	r0, r3
 8005462:	f7fe fb9b 	bl	8003b9c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546a:	4b25      	ldr	r3, [pc, #148]	; (8005500 <xTaskIncrementTick+0x15c>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	429a      	cmp	r2, r3
 8005470:	d903      	bls.n	800547a <xTaskIncrementTick+0xd6>
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005476:	4a22      	ldr	r2, [pc, #136]	; (8005500 <xTaskIncrementTick+0x15c>)
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547e:	4613      	mov	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4a1f      	ldr	r2, [pc, #124]	; (8005504 <xTaskIncrementTick+0x160>)
 8005488:	441a      	add	r2, r3
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	3304      	adds	r3, #4
 800548e:	4619      	mov	r1, r3
 8005490:	4610      	mov	r0, r2
 8005492:	f7fe fb26 	bl	8003ae2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549a:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <xTaskIncrementTick+0x164>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d3b8      	bcc.n	8005416 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80054a4:	2301      	movs	r3, #1
 80054a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054a8:	e7b5      	b.n	8005416 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80054aa:	4b17      	ldr	r3, [pc, #92]	; (8005508 <xTaskIncrementTick+0x164>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b0:	4914      	ldr	r1, [pc, #80]	; (8005504 <xTaskIncrementTick+0x160>)
 80054b2:	4613      	mov	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	440b      	add	r3, r1
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d907      	bls.n	80054d2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80054c2:	2301      	movs	r3, #1
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	e004      	b.n	80054d2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80054c8:	4b10      	ldr	r3, [pc, #64]	; (800550c <xTaskIncrementTick+0x168>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3301      	adds	r3, #1
 80054ce:	4a0f      	ldr	r2, [pc, #60]	; (800550c <xTaskIncrementTick+0x168>)
 80054d0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80054d2:	4b0f      	ldr	r3, [pc, #60]	; (8005510 <xTaskIncrementTick+0x16c>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80054da:	2301      	movs	r3, #1
 80054dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80054de:	697b      	ldr	r3, [r7, #20]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3718      	adds	r7, #24
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	20008a20 	.word	0x20008a20
 80054ec:	200089fc 	.word	0x200089fc
 80054f0:	200089b0 	.word	0x200089b0
 80054f4:	200089b4 	.word	0x200089b4
 80054f8:	20008a10 	.word	0x20008a10
 80054fc:	20008a18 	.word	0x20008a18
 8005500:	20008a00 	.word	0x20008a00
 8005504:	20008528 	.word	0x20008528
 8005508:	20008524 	.word	0x20008524
 800550c:	20008a08 	.word	0x20008a08
 8005510:	20008a0c 	.word	0x20008a0c

08005514 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800551a:	4b27      	ldr	r3, [pc, #156]	; (80055b8 <vTaskSwitchContext+0xa4>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005522:	4b26      	ldr	r3, [pc, #152]	; (80055bc <vTaskSwitchContext+0xa8>)
 8005524:	2201      	movs	r2, #1
 8005526:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005528:	e040      	b.n	80055ac <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800552a:	4b24      	ldr	r3, [pc, #144]	; (80055bc <vTaskSwitchContext+0xa8>)
 800552c:	2200      	movs	r2, #0
 800552e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005530:	4b23      	ldr	r3, [pc, #140]	; (80055c0 <vTaskSwitchContext+0xac>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	e00f      	b.n	8005558 <vTaskSwitchContext+0x44>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d109      	bne.n	8005552 <vTaskSwitchContext+0x3e>
 800553e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	607b      	str	r3, [r7, #4]
 8005550:	e7fe      	b.n	8005550 <vTaskSwitchContext+0x3c>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3b01      	subs	r3, #1
 8005556:	60fb      	str	r3, [r7, #12]
 8005558:	491a      	ldr	r1, [pc, #104]	; (80055c4 <vTaskSwitchContext+0xb0>)
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4613      	mov	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	440b      	add	r3, r1
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0e5      	beq.n	8005538 <vTaskSwitchContext+0x24>
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4a13      	ldr	r2, [pc, #76]	; (80055c4 <vTaskSwitchContext+0xb0>)
 8005578:	4413      	add	r3, r2
 800557a:	60bb      	str	r3, [r7, #8]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	605a      	str	r2, [r3, #4]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	3308      	adds	r3, #8
 800558e:	429a      	cmp	r2, r3
 8005590:	d104      	bne.n	800559c <vTaskSwitchContext+0x88>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	605a      	str	r2, [r3, #4]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	4a09      	ldr	r2, [pc, #36]	; (80055c8 <vTaskSwitchContext+0xb4>)
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	4a06      	ldr	r2, [pc, #24]	; (80055c0 <vTaskSwitchContext+0xac>)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6013      	str	r3, [r2, #0]
}
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	20008a20 	.word	0x20008a20
 80055bc:	20008a0c 	.word	0x20008a0c
 80055c0:	20008a00 	.word	0x20008a00
 80055c4:	20008528 	.word	0x20008528
 80055c8:	20008524 	.word	0x20008524

080055cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d109      	bne.n	80055f0 <vTaskPlaceOnEventList+0x24>
 80055dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e0:	f383 8811 	msr	BASEPRI, r3
 80055e4:	f3bf 8f6f 	isb	sy
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	60fb      	str	r3, [r7, #12]
 80055ee:	e7fe      	b.n	80055ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055f0:	4b07      	ldr	r3, [pc, #28]	; (8005610 <vTaskPlaceOnEventList+0x44>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3318      	adds	r3, #24
 80055f6:	4619      	mov	r1, r3
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7fe fa96 	bl	8003b2a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055fe:	2101      	movs	r1, #1
 8005600:	6838      	ldr	r0, [r7, #0]
 8005602:	f000 fa71 	bl	8005ae8 <prvAddCurrentTaskToDelayedList>
}
 8005606:	bf00      	nop
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20008524 	.word	0x20008524

08005614 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d109      	bne.n	800563a <vTaskPlaceOnEventListRestricted+0x26>
 8005626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800562a:	f383 8811 	msr	BASEPRI, r3
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	e7fe      	b.n	8005638 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800563a:	4b0a      	ldr	r3, [pc, #40]	; (8005664 <vTaskPlaceOnEventListRestricted+0x50>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3318      	adds	r3, #24
 8005640:	4619      	mov	r1, r3
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f7fe fa4d 	bl	8003ae2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d002      	beq.n	8005654 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800564e:	f04f 33ff 	mov.w	r3, #4294967295
 8005652:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	68b8      	ldr	r0, [r7, #8]
 8005658:	f000 fa46 	bl	8005ae8 <prvAddCurrentTaskToDelayedList>
	}
 800565c:	bf00      	nop
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	20008524 	.word	0x20008524

08005668 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d109      	bne.n	8005692 <xTaskRemoveFromEventList+0x2a>
 800567e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	e7fe      	b.n	8005690 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	3318      	adds	r3, #24
 8005696:	4618      	mov	r0, r3
 8005698:	f7fe fa80 	bl	8003b9c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800569c:	4b1d      	ldr	r3, [pc, #116]	; (8005714 <xTaskRemoveFromEventList+0xac>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d11d      	bne.n	80056e0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fe fa77 	bl	8003b9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b2:	4b19      	ldr	r3, [pc, #100]	; (8005718 <xTaskRemoveFromEventList+0xb0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d903      	bls.n	80056c2 <xTaskRemoveFromEventList+0x5a>
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056be:	4a16      	ldr	r2, [pc, #88]	; (8005718 <xTaskRemoveFromEventList+0xb0>)
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c6:	4613      	mov	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4a13      	ldr	r2, [pc, #76]	; (800571c <xTaskRemoveFromEventList+0xb4>)
 80056d0:	441a      	add	r2, r3
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	3304      	adds	r3, #4
 80056d6:	4619      	mov	r1, r3
 80056d8:	4610      	mov	r0, r2
 80056da:	f7fe fa02 	bl	8003ae2 <vListInsertEnd>
 80056de:	e005      	b.n	80056ec <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	3318      	adds	r3, #24
 80056e4:	4619      	mov	r1, r3
 80056e6:	480e      	ldr	r0, [pc, #56]	; (8005720 <xTaskRemoveFromEventList+0xb8>)
 80056e8:	f7fe f9fb 	bl	8003ae2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f0:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <xTaskRemoveFromEventList+0xbc>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d905      	bls.n	8005706 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80056fa:	2301      	movs	r3, #1
 80056fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80056fe:	4b0a      	ldr	r3, [pc, #40]	; (8005728 <xTaskRemoveFromEventList+0xc0>)
 8005700:	2201      	movs	r2, #1
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	e001      	b.n	800570a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800570a:	697b      	ldr	r3, [r7, #20]
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	20008a20 	.word	0x20008a20
 8005718:	20008a00 	.word	0x20008a00
 800571c:	20008528 	.word	0x20008528
 8005720:	200089b8 	.word	0x200089b8
 8005724:	20008524 	.word	0x20008524
 8005728:	20008a0c 	.word	0x20008a0c

0800572c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005734:	4b06      	ldr	r3, [pc, #24]	; (8005750 <vTaskInternalSetTimeOutState+0x24>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <vTaskInternalSetTimeOutState+0x28>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	605a      	str	r2, [r3, #4]
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	20008a10 	.word	0x20008a10
 8005754:	200089fc 	.word	0x200089fc

08005758 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b088      	sub	sp, #32
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d109      	bne.n	800577c <xTaskCheckForTimeOut+0x24>
 8005768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	613b      	str	r3, [r7, #16]
 800577a:	e7fe      	b.n	800577a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d109      	bne.n	8005796 <xTaskCheckForTimeOut+0x3e>
 8005782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	60fb      	str	r3, [r7, #12]
 8005794:	e7fe      	b.n	8005794 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005796:	f7fe fb51 	bl	8003e3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800579a:	4b1d      	ldr	r3, [pc, #116]	; (8005810 <xTaskCheckForTimeOut+0xb8>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b2:	d102      	bne.n	80057ba <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61fb      	str	r3, [r7, #28]
 80057b8:	e023      	b.n	8005802 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b15      	ldr	r3, [pc, #84]	; (8005814 <xTaskCheckForTimeOut+0xbc>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d007      	beq.n	80057d6 <xTaskCheckForTimeOut+0x7e>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d802      	bhi.n	80057d6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80057d0:	2301      	movs	r3, #1
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	e015      	b.n	8005802 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d90b      	bls.n	80057f8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	1ad2      	subs	r2, r2, r3
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7ff ff9d 	bl	800572c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80057f2:	2300      	movs	r3, #0
 80057f4:	61fb      	str	r3, [r7, #28]
 80057f6:	e004      	b.n	8005802 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80057fe:	2301      	movs	r3, #1
 8005800:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005802:	f7fe fb49 	bl	8003e98 <vPortExitCritical>

	return xReturn;
 8005806:	69fb      	ldr	r3, [r7, #28]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3720      	adds	r7, #32
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	200089fc 	.word	0x200089fc
 8005814:	20008a10 	.word	0x20008a10

08005818 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800581c:	4b03      	ldr	r3, [pc, #12]	; (800582c <vTaskMissedYield+0x14>)
 800581e:	2201      	movs	r2, #1
 8005820:	601a      	str	r2, [r3, #0]
}
 8005822:	bf00      	nop
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr
 800582c:	20008a0c 	.word	0x20008a0c

08005830 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005838:	f000 f852 	bl	80058e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800583c:	4b06      	ldr	r3, [pc, #24]	; (8005858 <prvIdleTask+0x28>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d9f9      	bls.n	8005838 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005844:	4b05      	ldr	r3, [pc, #20]	; (800585c <prvIdleTask+0x2c>)
 8005846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005854:	e7f0      	b.n	8005838 <prvIdleTask+0x8>
 8005856:	bf00      	nop
 8005858:	20008528 	.word	0x20008528
 800585c:	e000ed04 	.word	0xe000ed04

08005860 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005866:	2300      	movs	r3, #0
 8005868:	607b      	str	r3, [r7, #4]
 800586a:	e00c      	b.n	8005886 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	4413      	add	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4a12      	ldr	r2, [pc, #72]	; (80058c0 <prvInitialiseTaskLists+0x60>)
 8005878:	4413      	add	r3, r2
 800587a:	4618      	mov	r0, r3
 800587c:	f7fe f904 	bl	8003a88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3301      	adds	r3, #1
 8005884:	607b      	str	r3, [r7, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b37      	cmp	r3, #55	; 0x37
 800588a:	d9ef      	bls.n	800586c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800588c:	480d      	ldr	r0, [pc, #52]	; (80058c4 <prvInitialiseTaskLists+0x64>)
 800588e:	f7fe f8fb 	bl	8003a88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005892:	480d      	ldr	r0, [pc, #52]	; (80058c8 <prvInitialiseTaskLists+0x68>)
 8005894:	f7fe f8f8 	bl	8003a88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005898:	480c      	ldr	r0, [pc, #48]	; (80058cc <prvInitialiseTaskLists+0x6c>)
 800589a:	f7fe f8f5 	bl	8003a88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800589e:	480c      	ldr	r0, [pc, #48]	; (80058d0 <prvInitialiseTaskLists+0x70>)
 80058a0:	f7fe f8f2 	bl	8003a88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80058a4:	480b      	ldr	r0, [pc, #44]	; (80058d4 <prvInitialiseTaskLists+0x74>)
 80058a6:	f7fe f8ef 	bl	8003a88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80058aa:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <prvInitialiseTaskLists+0x78>)
 80058ac:	4a05      	ldr	r2, [pc, #20]	; (80058c4 <prvInitialiseTaskLists+0x64>)
 80058ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80058b0:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <prvInitialiseTaskLists+0x7c>)
 80058b2:	4a05      	ldr	r2, [pc, #20]	; (80058c8 <prvInitialiseTaskLists+0x68>)
 80058b4:	601a      	str	r2, [r3, #0]
}
 80058b6:	bf00      	nop
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	20008528 	.word	0x20008528
 80058c4:	20008988 	.word	0x20008988
 80058c8:	2000899c 	.word	0x2000899c
 80058cc:	200089b8 	.word	0x200089b8
 80058d0:	200089cc 	.word	0x200089cc
 80058d4:	200089e4 	.word	0x200089e4
 80058d8:	200089b0 	.word	0x200089b0
 80058dc:	200089b4 	.word	0x200089b4

080058e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058e6:	e019      	b.n	800591c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80058e8:	f7fe faa8 	bl	8003e3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058ec:	4b0f      	ldr	r3, [pc, #60]	; (800592c <prvCheckTasksWaitingTermination+0x4c>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3304      	adds	r3, #4
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fe f94f 	bl	8003b9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80058fe:	4b0c      	ldr	r3, [pc, #48]	; (8005930 <prvCheckTasksWaitingTermination+0x50>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3b01      	subs	r3, #1
 8005904:	4a0a      	ldr	r2, [pc, #40]	; (8005930 <prvCheckTasksWaitingTermination+0x50>)
 8005906:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005908:	4b0a      	ldr	r3, [pc, #40]	; (8005934 <prvCheckTasksWaitingTermination+0x54>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3b01      	subs	r3, #1
 800590e:	4a09      	ldr	r2, [pc, #36]	; (8005934 <prvCheckTasksWaitingTermination+0x54>)
 8005910:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005912:	f7fe fac1 	bl	8003e98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f80e 	bl	8005938 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800591c:	4b05      	ldr	r3, [pc, #20]	; (8005934 <prvCheckTasksWaitingTermination+0x54>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1e1      	bne.n	80058e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005924:	bf00      	nop
 8005926:	3708      	adds	r7, #8
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	200089cc 	.word	0x200089cc
 8005930:	200089f8 	.word	0x200089f8
 8005934:	200089e0 	.word	0x200089e0

08005938 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005946:	2b00      	cmp	r3, #0
 8005948:	d108      	bne.n	800595c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594e:	4618      	mov	r0, r3
 8005950:	f7fe fc50 	bl	80041f4 <vPortFree>
				vPortFree( pxTCB );
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7fe fc4d 	bl	80041f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800595a:	e017      	b.n	800598c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005962:	2b01      	cmp	r3, #1
 8005964:	d103      	bne.n	800596e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fe fc44 	bl	80041f4 <vPortFree>
	}
 800596c:	e00e      	b.n	800598c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005974:	2b02      	cmp	r3, #2
 8005976:	d009      	beq.n	800598c <prvDeleteTCB+0x54>
 8005978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597c:	f383 8811 	msr	BASEPRI, r3
 8005980:	f3bf 8f6f 	isb	sy
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	60fb      	str	r3, [r7, #12]
 800598a:	e7fe      	b.n	800598a <prvDeleteTCB+0x52>
	}
 800598c:	bf00      	nop
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800599a:	4b0c      	ldr	r3, [pc, #48]	; (80059cc <prvResetNextTaskUnblockTime+0x38>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d104      	bne.n	80059ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80059a4:	4b0a      	ldr	r3, [pc, #40]	; (80059d0 <prvResetNextTaskUnblockTime+0x3c>)
 80059a6:	f04f 32ff 	mov.w	r2, #4294967295
 80059aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80059ac:	e008      	b.n	80059c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059ae:	4b07      	ldr	r3, [pc, #28]	; (80059cc <prvResetNextTaskUnblockTime+0x38>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	4a04      	ldr	r2, [pc, #16]	; (80059d0 <prvResetNextTaskUnblockTime+0x3c>)
 80059be:	6013      	str	r3, [r2, #0]
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	200089b0 	.word	0x200089b0
 80059d0:	20008a18 	.word	0x20008a18

080059d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80059da:	4b0b      	ldr	r3, [pc, #44]	; (8005a08 <xTaskGetSchedulerState+0x34>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d102      	bne.n	80059e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80059e2:	2301      	movs	r3, #1
 80059e4:	607b      	str	r3, [r7, #4]
 80059e6:	e008      	b.n	80059fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059e8:	4b08      	ldr	r3, [pc, #32]	; (8005a0c <xTaskGetSchedulerState+0x38>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d102      	bne.n	80059f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80059f0:	2302      	movs	r3, #2
 80059f2:	607b      	str	r3, [r7, #4]
 80059f4:	e001      	b.n	80059fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80059f6:	2300      	movs	r3, #0
 80059f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80059fa:	687b      	ldr	r3, [r7, #4]
	}
 80059fc:	4618      	mov	r0, r3
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr
 8005a08:	20008a04 	.word	0x20008a04
 8005a0c:	20008a20 	.word	0x20008a20

08005a10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d054      	beq.n	8005ad0 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a26:	4b2d      	ldr	r3, [pc, #180]	; (8005adc <xTaskPriorityDisinherit+0xcc>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d009      	beq.n	8005a44 <xTaskPriorityDisinherit+0x34>
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	60fb      	str	r3, [r7, #12]
 8005a42:	e7fe      	b.n	8005a42 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d109      	bne.n	8005a60 <xTaskPriorityDisinherit+0x50>
 8005a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	60bb      	str	r3, [r7, #8]
 8005a5e:	e7fe      	b.n	8005a5e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a64:	1e5a      	subs	r2, r3, #1
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d02c      	beq.n	8005ad0 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d128      	bne.n	8005ad0 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	3304      	adds	r3, #4
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fe f88a 	bl	8003b9c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a94:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa0:	4b0f      	ldr	r3, [pc, #60]	; (8005ae0 <xTaskPriorityDisinherit+0xd0>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d903      	bls.n	8005ab0 <xTaskPriorityDisinherit+0xa0>
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4a0c      	ldr	r2, [pc, #48]	; (8005ae0 <xTaskPriorityDisinherit+0xd0>)
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4413      	add	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4a09      	ldr	r2, [pc, #36]	; (8005ae4 <xTaskPriorityDisinherit+0xd4>)
 8005abe:	441a      	add	r2, r3
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	3304      	adds	r3, #4
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	f7fe f80b 	bl	8003ae2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005acc:	2301      	movs	r3, #1
 8005ace:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ad0:	697b      	ldr	r3, [r7, #20]
	}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	20008524 	.word	0x20008524
 8005ae0:	20008a00 	.word	0x20008a00
 8005ae4:	20008528 	.word	0x20008528

08005ae8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005af2:	4b21      	ldr	r3, [pc, #132]	; (8005b78 <prvAddCurrentTaskToDelayedList+0x90>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005af8:	4b20      	ldr	r3, [pc, #128]	; (8005b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3304      	adds	r3, #4
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fe f84c 	bl	8003b9c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0a:	d10a      	bne.n	8005b22 <prvAddCurrentTaskToDelayedList+0x3a>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d007      	beq.n	8005b22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b12:	4b1a      	ldr	r3, [pc, #104]	; (8005b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3304      	adds	r3, #4
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4819      	ldr	r0, [pc, #100]	; (8005b80 <prvAddCurrentTaskToDelayedList+0x98>)
 8005b1c:	f7fd ffe1 	bl	8003ae2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b20:	e026      	b.n	8005b70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4413      	add	r3, r2
 8005b28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b2a:	4b14      	ldr	r3, [pc, #80]	; (8005b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d209      	bcs.n	8005b4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b3a:	4b12      	ldr	r3, [pc, #72]	; (8005b84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	4b0f      	ldr	r3, [pc, #60]	; (8005b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3304      	adds	r3, #4
 8005b44:	4619      	mov	r1, r3
 8005b46:	4610      	mov	r0, r2
 8005b48:	f7fd ffef 	bl	8003b2a <vListInsert>
}
 8005b4c:	e010      	b.n	8005b70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b4e:	4b0e      	ldr	r3, [pc, #56]	; (8005b88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	4b0a      	ldr	r3, [pc, #40]	; (8005b7c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3304      	adds	r3, #4
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4610      	mov	r0, r2
 8005b5c:	f7fd ffe5 	bl	8003b2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b60:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68ba      	ldr	r2, [r7, #8]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d202      	bcs.n	8005b70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b6a:	4a08      	ldr	r2, [pc, #32]	; (8005b8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	6013      	str	r3, [r2, #0]
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	200089fc 	.word	0x200089fc
 8005b7c:	20008524 	.word	0x20008524
 8005b80:	200089e4 	.word	0x200089e4
 8005b84:	200089b4 	.word	0x200089b4
 8005b88:	200089b0 	.word	0x200089b0
 8005b8c:	20008a18 	.word	0x20008a18

08005b90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b08a      	sub	sp, #40	; 0x28
 8005b94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b96:	2300      	movs	r3, #0
 8005b98:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b9a:	f000 faff 	bl	800619c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b9e:	4b1c      	ldr	r3, [pc, #112]	; (8005c10 <xTimerCreateTimerTask+0x80>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d021      	beq.n	8005bea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005baa:	2300      	movs	r3, #0
 8005bac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005bae:	1d3a      	adds	r2, r7, #4
 8005bb0:	f107 0108 	add.w	r1, r7, #8
 8005bb4:	f107 030c 	add.w	r3, r7, #12
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7fd ff4b 	bl	8003a54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005bbe:	6879      	ldr	r1, [r7, #4]
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	9202      	str	r2, [sp, #8]
 8005bc6:	9301      	str	r3, [sp, #4]
 8005bc8:	2302      	movs	r3, #2
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	2300      	movs	r3, #0
 8005bce:	460a      	mov	r2, r1
 8005bd0:	4910      	ldr	r1, [pc, #64]	; (8005c14 <xTimerCreateTimerTask+0x84>)
 8005bd2:	4811      	ldr	r0, [pc, #68]	; (8005c18 <xTimerCreateTimerTask+0x88>)
 8005bd4:	f7ff f8f6 	bl	8004dc4 <xTaskCreateStatic>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b10      	ldr	r3, [pc, #64]	; (8005c1c <xTimerCreateTimerTask+0x8c>)
 8005bdc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005bde:	4b0f      	ldr	r3, [pc, #60]	; (8005c1c <xTimerCreateTimerTask+0x8c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005be6:	2301      	movs	r3, #1
 8005be8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d109      	bne.n	8005c04 <xTimerCreateTimerTask+0x74>
 8005bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	613b      	str	r3, [r7, #16]
 8005c02:	e7fe      	b.n	8005c02 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005c04:	697b      	ldr	r3, [r7, #20]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20008a54 	.word	0x20008a54
 8005c14:	08009dbc 	.word	0x08009dbc
 8005c18:	08005d51 	.word	0x08005d51
 8005c1c:	20008a58 	.word	0x20008a58

08005c20 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	; 0x28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d109      	bne.n	8005c4c <xTimerGenericCommand+0x2c>
 8005c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	623b      	str	r3, [r7, #32]
 8005c4a:	e7fe      	b.n	8005c4a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c4c:	4b19      	ldr	r3, [pc, #100]	; (8005cb4 <xTimerGenericCommand+0x94>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d02a      	beq.n	8005caa <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	2b05      	cmp	r3, #5
 8005c64:	dc18      	bgt.n	8005c98 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c66:	f7ff feb5 	bl	80059d4 <xTaskGetSchedulerState>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d109      	bne.n	8005c84 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c70:	4b10      	ldr	r3, [pc, #64]	; (8005cb4 <xTimerGenericCommand+0x94>)
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	f107 0110 	add.w	r1, r7, #16
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c7c:	f7fe fccc 	bl	8004618 <xQueueGenericSend>
 8005c80:	6278      	str	r0, [r7, #36]	; 0x24
 8005c82:	e012      	b.n	8005caa <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c84:	4b0b      	ldr	r3, [pc, #44]	; (8005cb4 <xTimerGenericCommand+0x94>)
 8005c86:	6818      	ldr	r0, [r3, #0]
 8005c88:	f107 0110 	add.w	r1, r7, #16
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f7fe fcc2 	bl	8004618 <xQueueGenericSend>
 8005c94:	6278      	str	r0, [r7, #36]	; 0x24
 8005c96:	e008      	b.n	8005caa <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c98:	4b06      	ldr	r3, [pc, #24]	; (8005cb4 <xTimerGenericCommand+0x94>)
 8005c9a:	6818      	ldr	r0, [r3, #0]
 8005c9c:	f107 0110 	add.w	r1, r7, #16
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	683a      	ldr	r2, [r7, #0]
 8005ca4:	f7fe fdb2 	bl	800480c <xQueueGenericSendFromISR>
 8005ca8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3728      	adds	r7, #40	; 0x28
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	20008a54 	.word	0x20008a54

08005cb8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af02      	add	r7, sp, #8
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cc2:	4b22      	ldr	r3, [pc, #136]	; (8005d4c <prvProcessExpiredTimer+0x94>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	3304      	adds	r3, #4
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fd ff63 	bl	8003b9c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005cdc:	f003 0304 	and.w	r3, r3, #4
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d021      	beq.n	8005d28 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	699a      	ldr	r2, [r3, #24]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	18d1      	adds	r1, r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	6978      	ldr	r0, [r7, #20]
 8005cf2:	f000 f8d1 	bl	8005e98 <prvInsertTimerInActiveList>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d01e      	beq.n	8005d3a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	2300      	movs	r3, #0
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	2100      	movs	r1, #0
 8005d06:	6978      	ldr	r0, [r7, #20]
 8005d08:	f7ff ff8a 	bl	8005c20 <xTimerGenericCommand>
 8005d0c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d112      	bne.n	8005d3a <prvProcessExpiredTimer+0x82>
 8005d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60fb      	str	r3, [r7, #12]
 8005d26:	e7fe      	b.n	8005d26 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d2e:	f023 0301 	bic.w	r3, r3, #1
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	6978      	ldr	r0, [r7, #20]
 8005d40:	4798      	blx	r3
}
 8005d42:	bf00      	nop
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20008a4c 	.word	0x20008a4c

08005d50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d58:	f107 0308 	add.w	r3, r7, #8
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 f857 	bl	8005e10 <prvGetNextExpireTime>
 8005d62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	4619      	mov	r1, r3
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f000 f803 	bl	8005d74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d6e:	f000 f8d5 	bl	8005f1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d72:	e7f1      	b.n	8005d58 <prvTimerTask+0x8>

08005d74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d7e:	f7ff fa57 	bl	8005230 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d82:	f107 0308 	add.w	r3, r7, #8
 8005d86:	4618      	mov	r0, r3
 8005d88:	f000 f866 	bl	8005e58 <prvSampleTimeNow>
 8005d8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d130      	bne.n	8005df6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10a      	bne.n	8005db0 <prvProcessTimerOrBlockTask+0x3c>
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d806      	bhi.n	8005db0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005da2:	f7ff fa53 	bl	800524c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005da6:	68f9      	ldr	r1, [r7, #12]
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff ff85 	bl	8005cb8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005dae:	e024      	b.n	8005dfa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d008      	beq.n	8005dc8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005db6:	4b13      	ldr	r3, [pc, #76]	; (8005e04 <prvProcessTimerOrBlockTask+0x90>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <prvProcessTimerOrBlockTask+0x50>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e000      	b.n	8005dc6 <prvProcessTimerOrBlockTask+0x52>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005dc8:	4b0f      	ldr	r3, [pc, #60]	; (8005e08 <prvProcessTimerOrBlockTask+0x94>)
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	f7fe ffc1 	bl	8004d5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005dda:	f7ff fa37 	bl	800524c <xTaskResumeAll>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d10a      	bne.n	8005dfa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005de4:	4b09      	ldr	r3, [pc, #36]	; (8005e0c <prvProcessTimerOrBlockTask+0x98>)
 8005de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	f3bf 8f6f 	isb	sy
}
 8005df4:	e001      	b.n	8005dfa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005df6:	f7ff fa29 	bl	800524c <xTaskResumeAll>
}
 8005dfa:	bf00      	nop
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	20008a50 	.word	0x20008a50
 8005e08:	20008a54 	.word	0x20008a54
 8005e0c:	e000ed04 	.word	0xe000ed04

08005e10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e18:	4b0e      	ldr	r3, [pc, #56]	; (8005e54 <prvGetNextExpireTime+0x44>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <prvGetNextExpireTime+0x16>
 8005e22:	2201      	movs	r2, #1
 8005e24:	e000      	b.n	8005e28 <prvGetNextExpireTime+0x18>
 8005e26:	2200      	movs	r2, #0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d105      	bne.n	8005e40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e34:	4b07      	ldr	r3, [pc, #28]	; (8005e54 <prvGetNextExpireTime+0x44>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	e001      	b.n	8005e44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e44:	68fb      	ldr	r3, [r7, #12]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3714      	adds	r7, #20
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	20008a4c 	.word	0x20008a4c

08005e58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e60:	f7ff fa90 	bl	8005384 <xTaskGetTickCount>
 8005e64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e66:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <prvSampleTimeNow+0x3c>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d205      	bcs.n	8005e7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e70:	f000 f930 	bl	80060d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	e002      	b.n	8005e82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e82:	4a04      	ldr	r2, [pc, #16]	; (8005e94 <prvSampleTimeNow+0x3c>)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e88:	68fb      	ldr	r3, [r7, #12]
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	20008a5c 	.word	0x20008a5c

08005e98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d812      	bhi.n	8005ee4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	1ad2      	subs	r2, r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d302      	bcc.n	8005ed2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	e01b      	b.n	8005f0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ed2:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <prvInsertTimerInActiveList+0x7c>)
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	3304      	adds	r3, #4
 8005eda:	4619      	mov	r1, r3
 8005edc:	4610      	mov	r0, r2
 8005ede:	f7fd fe24 	bl	8003b2a <vListInsert>
 8005ee2:	e012      	b.n	8005f0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d206      	bcs.n	8005efa <prvInsertTimerInActiveList+0x62>
 8005eec:	68ba      	ldr	r2, [r7, #8]
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d302      	bcc.n	8005efa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	e007      	b.n	8005f0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005efa:	4b07      	ldr	r3, [pc, #28]	; (8005f18 <prvInsertTimerInActiveList+0x80>)
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3304      	adds	r3, #4
 8005f02:	4619      	mov	r1, r3
 8005f04:	4610      	mov	r0, r2
 8005f06:	f7fd fe10 	bl	8003b2a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f0a:	697b      	ldr	r3, [r7, #20]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3718      	adds	r7, #24
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	20008a50 	.word	0x20008a50
 8005f18:	20008a4c 	.word	0x20008a4c

08005f1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08e      	sub	sp, #56	; 0x38
 8005f20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f22:	e0c6      	b.n	80060b2 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	da17      	bge.n	8005f5a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f2a:	1d3b      	adds	r3, r7, #4
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d109      	bne.n	8005f4a <prvProcessReceivedCommands+0x2e>
 8005f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	61fb      	str	r3, [r7, #28]
 8005f48:	e7fe      	b.n	8005f48 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f50:	6850      	ldr	r0, [r2, #4]
 8005f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f54:	6892      	ldr	r2, [r2, #8]
 8005f56:	4611      	mov	r1, r2
 8005f58:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f2c0 80a8 	blt.w	80060b2 <prvProcessReceivedCommands+0x196>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d004      	beq.n	8005f78 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f70:	3304      	adds	r3, #4
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7fd fe12 	bl	8003b9c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f78:	463b      	mov	r3, r7
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff ff6c 	bl	8005e58 <prvSampleTimeNow>
 8005f80:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2b09      	cmp	r3, #9
 8005f86:	f200 8093 	bhi.w	80060b0 <prvProcessReceivedCommands+0x194>
 8005f8a:	a201      	add	r2, pc, #4	; (adr r2, 8005f90 <prvProcessReceivedCommands+0x74>)
 8005f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f90:	08005fb9 	.word	0x08005fb9
 8005f94:	08005fb9 	.word	0x08005fb9
 8005f98:	08005fb9 	.word	0x08005fb9
 8005f9c:	0800602b 	.word	0x0800602b
 8005fa0:	0800603f 	.word	0x0800603f
 8005fa4:	08006087 	.word	0x08006087
 8005fa8:	08005fb9 	.word	0x08005fb9
 8005fac:	08005fb9 	.word	0x08005fb9
 8005fb0:	0800602b 	.word	0x0800602b
 8005fb4:	0800603f 	.word	0x0800603f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fbe:	f043 0301 	orr.w	r3, r3, #1
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	18d1      	adds	r1, r2, r3
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fd8:	f7ff ff5e 	bl	8005e98 <prvInsertTimerInActiveList>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d067      	beq.n	80060b2 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fe8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ff0:	f003 0304 	and.w	r3, r3, #4
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d05c      	beq.n	80060b2 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	441a      	add	r2, r3
 8006000:	2300      	movs	r3, #0
 8006002:	9300      	str	r3, [sp, #0]
 8006004:	2300      	movs	r3, #0
 8006006:	2100      	movs	r1, #0
 8006008:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800600a:	f7ff fe09 	bl	8005c20 <xTimerGenericCommand>
 800600e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d14d      	bne.n	80060b2 <prvProcessReceivedCommands+0x196>
 8006016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800601a:	f383 8811 	msr	BASEPRI, r3
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	61bb      	str	r3, [r7, #24]
 8006028:	e7fe      	b.n	8006028 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800602a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006030:	f023 0301 	bic.w	r3, r3, #1
 8006034:	b2da      	uxtb	r2, r3
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800603c:	e039      	b.n	80060b2 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800603e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006040:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006044:	f043 0301 	orr.w	r3, r3, #1
 8006048:	b2da      	uxtb	r2, r3
 800604a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006054:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d109      	bne.n	8006072 <prvProcessReceivedCommands+0x156>
 800605e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006062:	f383 8811 	msr	BASEPRI, r3
 8006066:	f3bf 8f6f 	isb	sy
 800606a:	f3bf 8f4f 	dsb	sy
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	e7fe      	b.n	8006070 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006078:	18d1      	adds	r1, r2, r3
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800607e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006080:	f7ff ff0a 	bl	8005e98 <prvInsertTimerInActiveList>
					break;
 8006084:	e015      	b.n	80060b2 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800608c:	f003 0302 	and.w	r3, r3, #2
 8006090:	2b00      	cmp	r3, #0
 8006092:	d103      	bne.n	800609c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8006094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006096:	f7fe f8ad 	bl	80041f4 <vPortFree>
 800609a:	e00a      	b.n	80060b2 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800609c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060a2:	f023 0301 	bic.w	r3, r3, #1
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80060ae:	e000      	b.n	80060b2 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
 80060b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060b2:	4b07      	ldr	r3, [pc, #28]	; (80060d0 <prvProcessReceivedCommands+0x1b4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	1d39      	adds	r1, r7, #4
 80060b8:	2200      	movs	r2, #0
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fe fc3a 	bl	8004934 <xQueueReceive>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f47f af2e 	bne.w	8005f24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80060c8:	bf00      	nop
 80060ca:	3730      	adds	r7, #48	; 0x30
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	20008a54 	.word	0x20008a54

080060d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b088      	sub	sp, #32
 80060d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060da:	e047      	b.n	800616c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060dc:	4b2d      	ldr	r3, [pc, #180]	; (8006194 <prvSwitchTimerLists+0xc0>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060e6:	4b2b      	ldr	r3, [pc, #172]	; (8006194 <prvSwitchTimerLists+0xc0>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	3304      	adds	r3, #4
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7fd fd51 	bl	8003b9c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	6938      	ldr	r0, [r7, #16]
 8006100:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006108:	f003 0304 	and.w	r3, r3, #4
 800610c:	2b00      	cmp	r3, #0
 800610e:	d02d      	beq.n	800616c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	699a      	ldr	r2, [r3, #24]
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	4413      	add	r3, r2
 8006118:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	429a      	cmp	r2, r3
 8006120:	d90e      	bls.n	8006140 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800612e:	4b19      	ldr	r3, [pc, #100]	; (8006194 <prvSwitchTimerLists+0xc0>)
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	3304      	adds	r3, #4
 8006136:	4619      	mov	r1, r3
 8006138:	4610      	mov	r0, r2
 800613a:	f7fd fcf6 	bl	8003b2a <vListInsert>
 800613e:	e015      	b.n	800616c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006140:	2300      	movs	r3, #0
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	2300      	movs	r3, #0
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	2100      	movs	r1, #0
 800614a:	6938      	ldr	r0, [r7, #16]
 800614c:	f7ff fd68 	bl	8005c20 <xTimerGenericCommand>
 8006150:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d109      	bne.n	800616c <prvSwitchTimerLists+0x98>
 8006158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	603b      	str	r3, [r7, #0]
 800616a:	e7fe      	b.n	800616a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800616c:	4b09      	ldr	r3, [pc, #36]	; (8006194 <prvSwitchTimerLists+0xc0>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1b2      	bne.n	80060dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006176:	4b07      	ldr	r3, [pc, #28]	; (8006194 <prvSwitchTimerLists+0xc0>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <prvSwitchTimerLists+0xc4>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a04      	ldr	r2, [pc, #16]	; (8006194 <prvSwitchTimerLists+0xc0>)
 8006182:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006184:	4a04      	ldr	r2, [pc, #16]	; (8006198 <prvSwitchTimerLists+0xc4>)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6013      	str	r3, [r2, #0]
}
 800618a:	bf00      	nop
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20008a4c 	.word	0x20008a4c
 8006198:	20008a50 	.word	0x20008a50

0800619c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80061a2:	f7fd fe4b 	bl	8003e3c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80061a6:	4b15      	ldr	r3, [pc, #84]	; (80061fc <prvCheckForValidListAndQueue+0x60>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d120      	bne.n	80061f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80061ae:	4814      	ldr	r0, [pc, #80]	; (8006200 <prvCheckForValidListAndQueue+0x64>)
 80061b0:	f7fd fc6a 	bl	8003a88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80061b4:	4813      	ldr	r0, [pc, #76]	; (8006204 <prvCheckForValidListAndQueue+0x68>)
 80061b6:	f7fd fc67 	bl	8003a88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061ba:	4b13      	ldr	r3, [pc, #76]	; (8006208 <prvCheckForValidListAndQueue+0x6c>)
 80061bc:	4a10      	ldr	r2, [pc, #64]	; (8006200 <prvCheckForValidListAndQueue+0x64>)
 80061be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061c0:	4b12      	ldr	r3, [pc, #72]	; (800620c <prvCheckForValidListAndQueue+0x70>)
 80061c2:	4a10      	ldr	r2, [pc, #64]	; (8006204 <prvCheckForValidListAndQueue+0x68>)
 80061c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061c6:	2300      	movs	r3, #0
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	4b11      	ldr	r3, [pc, #68]	; (8006210 <prvCheckForValidListAndQueue+0x74>)
 80061cc:	4a11      	ldr	r2, [pc, #68]	; (8006214 <prvCheckForValidListAndQueue+0x78>)
 80061ce:	2110      	movs	r1, #16
 80061d0:	200a      	movs	r0, #10
 80061d2:	f7fe f98b 	bl	80044ec <xQueueGenericCreateStatic>
 80061d6:	4602      	mov	r2, r0
 80061d8:	4b08      	ldr	r3, [pc, #32]	; (80061fc <prvCheckForValidListAndQueue+0x60>)
 80061da:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061dc:	4b07      	ldr	r3, [pc, #28]	; (80061fc <prvCheckForValidListAndQueue+0x60>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061e4:	4b05      	ldr	r3, [pc, #20]	; (80061fc <prvCheckForValidListAndQueue+0x60>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	490b      	ldr	r1, [pc, #44]	; (8006218 <prvCheckForValidListAndQueue+0x7c>)
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe fd8e 	bl	8004d0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061f0:	f7fd fe52 	bl	8003e98 <vPortExitCritical>
}
 80061f4:	bf00      	nop
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20008a54 	.word	0x20008a54
 8006200:	20008a24 	.word	0x20008a24
 8006204:	20008a38 	.word	0x20008a38
 8006208:	20008a4c 	.word	0x20008a4c
 800620c:	20008a50 	.word	0x20008a50
 8006210:	20008b00 	.word	0x20008b00
 8006214:	20008a60 	.word	0x20008a60
 8006218:	08009dc4 	.word	0x08009dc4

0800621c <Get_OutValue>:
#include "task.h"

static uint16_t out_value = 0;

uint16_t Get_OutValue()
{
 800621c:	b480      	push	{r7}
 800621e:	af00      	add	r7, sp, #0
	return out_value;
 8006220:	4b03      	ldr	r3, [pc, #12]	; (8006230 <Get_OutValue+0x14>)
 8006222:	881b      	ldrh	r3, [r3, #0]
}
 8006224:	4618      	mov	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	20008b50 	.word	0x20008b50

08006234 <update_info_from_json>:

void update_info_from_json(char* buff, struct OUTPUTS* out, uint16_t out_n)
{
 8006234:	b590      	push	{r4, r7, lr}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	4613      	mov	r3, r2
 8006240:	80fb      	strh	r3, [r7, #6]
	out[out_n].branch_n = -1;
 8006242:	88fb      	ldrh	r3, [r7, #6]
 8006244:	f640 1284 	movw	r2, #2436	; 0x984
 8006248:	fb02 f303 	mul.w	r3, r2, r3
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	4413      	add	r3, r2
 8006250:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006254:	f8a3 2980 	strh.w	r2, [r3, #2432]	; 0x980
	out[out_n].branch_n = json_get_op(buff, out[out_n].par, out[out_n].root_par, out[out_n].tim);
 8006258:	88fb      	ldrh	r3, [r7, #6]
 800625a:	f640 1284 	movw	r2, #2436	; 0x984
 800625e:	fb02 f303 	mul.w	r3, r2, r3
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	18d4      	adds	r4, r2, r3
 8006266:	88fb      	ldrh	r3, [r7, #6]
 8006268:	f640 1284 	movw	r2, #2436	; 0x984
 800626c:	fb02 f303 	mul.w	r3, r2, r3
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	4413      	add	r3, r2
 8006274:	f503 7110 	add.w	r1, r3, #576	; 0x240
 8006278:	88fb      	ldrh	r3, [r7, #6]
 800627a:	f640 1284 	movw	r2, #2436	; 0x984
 800627e:	fb02 f303 	mul.w	r3, r2, r3
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	4413      	add	r3, r2
 8006286:	f503 6004 	add.w	r0, r3, #2112	; 0x840
 800628a:	88fb      	ldrh	r3, [r7, #6]
 800628c:	f640 1284 	movw	r2, #2436	; 0x984
 8006290:	fb02 f303 	mul.w	r3, r2, r3
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	4413      	add	r3, r2
 8006298:	4602      	mov	r2, r0
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f7fa ffd4 	bl	8001248 <json_get_op>
 80062a0:	4603      	mov	r3, r0
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	f8a4 3980 	strh.w	r3, [r4, #2432]	; 0x980
	map_op_on_root(out[out_n].par, out[out_n].root_par, out[out_n].branch_n);
 80062a8:	88fb      	ldrh	r3, [r7, #6]
 80062aa:	f640 1284 	movw	r2, #2436	; 0x984
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 7010 	add.w	r0, r3, #576	; 0x240
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	f640 1284 	movw	r2, #2436	; 0x984
 80062c0:	fb02 f303 	mul.w	r3, r2, r3
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6104 	add.w	r1, r3, #2112	; 0x840
 80062cc:	88fb      	ldrh	r3, [r7, #6]
 80062ce:	f640 1284 	movw	r2, #2436	; 0x984
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	4413      	add	r3, r2
 80062da:	f8b3 3980 	ldrh.w	r3, [r3, #2432]	; 0x980
 80062de:	461a      	mov	r2, r3
 80062e0:	f7fa fa10 	bl	8000704 <map_op_on_root>
}
 80062e4:	bf00      	nop
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd90      	pop	{r4, r7, pc}

080062ec <clear_info>:

void clear_info(struct OUTPUTS* out, uint16_t out_n)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	460b      	mov	r3, r1
 80062f6:	807b      	strh	r3, [r7, #2]
	out[out_n].branch_n = 0;
 80062f8:	887b      	ldrh	r3, [r7, #2]
 80062fa:	f640 1284 	movw	r2, #2436	; 0x984
 80062fe:	fb02 f303 	mul.w	r3, r2, r3
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	4413      	add	r3, r2
 8006306:	2200      	movs	r2, #0
 8006308:	f8a3 2980 	strh.w	r2, [r3, #2432]	; 0x980
	memset(out[out_n].par, 0, sizeof(struct OP));
 800630c:	887b      	ldrh	r3, [r7, #2]
 800630e:	f640 1284 	movw	r2, #2436	; 0x984
 8006312:	fb02 f303 	mul.w	r3, r2, r3
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	4413      	add	r3, r2
 800631a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800631e:	220c      	movs	r2, #12
 8006320:	2100      	movs	r1, #0
 8006322:	4618      	mov	r0, r3
 8006324:	f002 f83c 	bl	80083a0 <memset>
	memset(out[out_n].tim, 0, sizeof(struct TM));
 8006328:	887b      	ldrh	r3, [r7, #2]
 800632a:	f640 1284 	movw	r2, #2436	; 0x984
 800632e:	fb02 f303 	mul.w	r3, r2, r3
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	4413      	add	r3, r2
 8006336:	2248      	movs	r2, #72	; 0x48
 8006338:	2100      	movs	r1, #0
 800633a:	4618      	mov	r0, r3
 800633c:	f002 f830 	bl	80083a0 <memset>
	memset(out[out_n].root_par, 0, sizeof(struct OP_ROOT));
 8006340:	887b      	ldrh	r3, [r7, #2]
 8006342:	f640 1284 	movw	r2, #2436	; 0x984
 8006346:	fb02 f303 	mul.w	r3, r2, r3
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 8006352:	2214      	movs	r2, #20
 8006354:	2100      	movs	r1, #0
 8006356:	4618      	mov	r0, r3
 8006358:	f002 f822 	bl	80083a0 <memset>
}
 800635c:	bf00      	nop
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <BitEngine_task>:

void BitEngine_task( void * pvParameters )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d009      	beq.n	8006386 <BitEngine_task+0x22>
 8006372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006376:	f383 8811 	msr	BASEPRI, r3
 800637a:	f3bf 8f6f 	isb	sy
 800637e:	f3bf 8f4f 	dsb	sy
 8006382:	60bb      	str	r3, [r7, #8]
 8006384:	e7fe      	b.n	8006384 <BitEngine_task+0x20>

    INO_Init();
 8006386:	f000 f979 	bl	800667c <INO_Init>

    for (uint8_t out_n = 0; out_n < 16; ++out_n)
 800638a:	2300      	movs	r3, #0
 800638c:	73fb      	strb	r3, [r7, #15]
 800638e:	e008      	b.n	80063a2 <BitEngine_task+0x3e>
    {
    	clear_info(outputs, out_n);
 8006390:	7bfb      	ldrb	r3, [r7, #15]
 8006392:	b29b      	uxth	r3, r3
 8006394:	4619      	mov	r1, r3
 8006396:	4833      	ldr	r0, [pc, #204]	; (8006464 <BitEngine_task+0x100>)
 8006398:	f7ff ffa8 	bl	80062ec <clear_info>
    for (uint8_t out_n = 0; out_n < 16; ++out_n)
 800639c:	7bfb      	ldrb	r3, [r7, #15]
 800639e:	3301      	adds	r3, #1
 80063a0:	73fb      	strb	r3, [r7, #15]
 80063a2:	7bfb      	ldrb	r3, [r7, #15]
 80063a4:	2b0f      	cmp	r3, #15
 80063a6:	d9f3      	bls.n	8006390 <BitEngine_task+0x2c>
    }

    while(1)
    {
    	for (uint8_t i = 0; i < 16; ++i)
 80063a8:	2300      	movs	r3, #0
 80063aa:	73bb      	strb	r3, [r7, #14]
 80063ac:	e052      	b.n	8006454 <BitEngine_task+0xf0>
    	{
			if (outputs[i].branch_n == 0 || outputs[i].branch_n > 1024)
 80063ae:	7bbb      	ldrb	r3, [r7, #14]
 80063b0:	4a2c      	ldr	r2, [pc, #176]	; (8006464 <BitEngine_task+0x100>)
 80063b2:	f640 1184 	movw	r1, #2436	; 0x984
 80063b6:	fb01 f303 	mul.w	r3, r1, r3
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 80063c0:	881b      	ldrh	r3, [r3, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d042      	beq.n	800644c <BitEngine_task+0xe8>
 80063c6:	7bbb      	ldrb	r3, [r7, #14]
 80063c8:	4a26      	ldr	r2, [pc, #152]	; (8006464 <BitEngine_task+0x100>)
 80063ca:	f640 1184 	movw	r1, #2436	; 0x984
 80063ce:	fb01 f303 	mul.w	r3, r1, r3
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063de:	d835      	bhi.n	800644c <BitEngine_task+0xe8>
			{
				continue;
			}
			start_bit_engine(outputs[i].root_par, outputs[i].branch_n, out_value);
 80063e0:	7bbb      	ldrb	r3, [r7, #14]
 80063e2:	f640 1284 	movw	r2, #2436	; 0x984
 80063e6:	fb02 f303 	mul.w	r3, r2, r3
 80063ea:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 80063ee:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <BitEngine_task+0x100>)
 80063f0:	1898      	adds	r0, r3, r2
 80063f2:	7bbb      	ldrb	r3, [r7, #14]
 80063f4:	4a1b      	ldr	r2, [pc, #108]	; (8006464 <BitEngine_task+0x100>)
 80063f6:	f640 1184 	movw	r1, #2436	; 0x984
 80063fa:	fb01 f303 	mul.w	r3, r1, r3
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 8006404:	8819      	ldrh	r1, [r3, #0]
 8006406:	4b18      	ldr	r3, [pc, #96]	; (8006468 <BitEngine_task+0x104>)
 8006408:	881b      	ldrh	r3, [r3, #0]
 800640a:	461a      	mov	r2, r3
 800640c:	f7fa f9d0 	bl	80007b0 <start_bit_engine>

			if(outputs[i].root_par[0].result) {
 8006410:	7bbb      	ldrb	r3, [r7, #14]
 8006412:	4a14      	ldr	r2, [pc, #80]	; (8006464 <BitEngine_task+0x100>)
 8006414:	f640 1184 	movw	r1, #2436	; 0x984
 8006418:	fb01 f303 	mul.w	r3, r1, r3
 800641c:	4413      	add	r3, r2
 800641e:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00d      	beq.n	8006444 <BitEngine_task+0xe0>
				out_value |= 1 << i;
 8006428:	7bbb      	ldrb	r3, [r7, #14]
 800642a:	2201      	movs	r2, #1
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	b21a      	sxth	r2, r3
 8006432:	4b0d      	ldr	r3, [pc, #52]	; (8006468 <BitEngine_task+0x104>)
 8006434:	881b      	ldrh	r3, [r3, #0]
 8006436:	b21b      	sxth	r3, r3
 8006438:	4313      	orrs	r3, r2
 800643a:	b21b      	sxth	r3, r3
 800643c:	b29a      	uxth	r2, r3
 800643e:	4b0a      	ldr	r3, [pc, #40]	; (8006468 <BitEngine_task+0x104>)
 8006440:	801a      	strh	r2, [r3, #0]
 8006442:	e004      	b.n	800644e <BitEngine_task+0xea>
			} else {
				out_value &= 0 << i;
 8006444:	4b08      	ldr	r3, [pc, #32]	; (8006468 <BitEngine_task+0x104>)
 8006446:	2200      	movs	r2, #0
 8006448:	801a      	strh	r2, [r3, #0]
 800644a:	e000      	b.n	800644e <BitEngine_task+0xea>
				continue;
 800644c:	bf00      	nop
    	for (uint8_t i = 0; i < 16; ++i)
 800644e:	7bbb      	ldrb	r3, [r7, #14]
 8006450:	3301      	adds	r3, #1
 8006452:	73bb      	strb	r3, [r7, #14]
 8006454:	7bbb      	ldrb	r3, [r7, #14]
 8006456:	2b0f      	cmp	r3, #15
 8006458:	d9a9      	bls.n	80063ae <BitEngine_task+0x4a>
			}
		}

    	vTaskDelay(pdMS_TO_TICKS(50));
 800645a:	2032      	movs	r0, #50	; 0x32
 800645c:	f7fe fe50 	bl	8005100 <vTaskDelay>
    	for (uint8_t i = 0; i < 16; ++i)
 8006460:	e7a2      	b.n	80063a8 <BitEngine_task+0x44>
 8006462:	bf00      	nop
 8006464:	2000a16c 	.word	0x2000a16c
 8006468:	20008b50 	.word	0x20008b50

0800646c <BitEngine_TaskInit>:
    }
}


void BitEngine_TaskInit( void )
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af02      	add	r7, sp, #8
	TaskHandle_t xHandle = NULL;
 8006472:	2300      	movs	r3, #0
 8006474:	607b      	str	r3, [r7, #4]
	xTaskCreate(
 8006476:	1d3b      	adds	r3, r7, #4
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	2304      	movs	r3, #4
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	2301      	movs	r3, #1
 8006480:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006484:	4903      	ldr	r1, [pc, #12]	; (8006494 <BitEngine_TaskInit+0x28>)
 8006486:	4804      	ldr	r0, [pc, #16]	; (8006498 <BitEngine_TaskInit+0x2c>)
 8006488:	f7fe fcf6 	bl	8004e78 <xTaskCreate>
					4096,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */

}
 800648c:	bf00      	nop
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	08009dcc 	.word	0x08009dcc
 8006498:	08006365 	.word	0x08006365

0800649c <ESP_GetJson>:
#include "task.h"

const char url_t[] = "192.168.1.210";

void ESP_GetJson()
{
 800649c:	b5b0      	push	{r4, r5, r7, lr}
 800649e:	b094      	sub	sp, #80	; 0x50
 80064a0:	af02      	add	r7, sp, #8
	const char get_t[] = "GET http://192.168.1.210/test HTTP/1.1\r\nHost: 192.168.1.210\r\n\r\n";
 80064a2:	4b1a      	ldr	r3, [pc, #104]	; (800650c <ESP_GetJson+0x70>)
 80064a4:	1d3c      	adds	r4, r7, #4
 80064a6:	461d      	mov	r5, r3
 80064a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80064b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ESP_SendData(url_t, 5002, get_t, sizeof(get_t) - 1, 1);
 80064bc:	1d3a      	adds	r2, r7, #4
 80064be:	2301      	movs	r3, #1
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	233f      	movs	r3, #63	; 0x3f
 80064c4:	f241 318a 	movw	r1, #5002	; 0x138a
 80064c8:	4811      	ldr	r0, [pc, #68]	; (8006510 <ESP_GetJson+0x74>)
 80064ca:	f7fb fc59 	bl	8001d80 <ESP_SendData>
	vTaskDelay(pdMS_TO_TICKS(1000));
 80064ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064d2:	f7fe fe15 	bl	8005100 <vTaskDelay>

	char* ptr = NULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	647b      	str	r3, [r7, #68]	; 0x44
	if( (ptr = strstr(ESP_GetRxData(), "{")) != NULL )
 80064da:	f7fb fba3 	bl	8001c24 <ESP_GetRxData>
 80064de:	4603      	mov	r3, r0
 80064e0:	217b      	movs	r1, #123	; 0x7b
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 ff88 	bl	80083f8 <strchr>
 80064e8:	6478      	str	r0, [r7, #68]	; 0x44
 80064ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d008      	beq.n	8006502 <ESP_GetJson+0x66>
	{
		clear_info(outputs, 0);
 80064f0:	2100      	movs	r1, #0
 80064f2:	4808      	ldr	r0, [pc, #32]	; (8006514 <ESP_GetJson+0x78>)
 80064f4:	f7ff fefa 	bl	80062ec <clear_info>
		update_info_from_json(ptr, outputs, 0);
 80064f8:	2200      	movs	r2, #0
 80064fa:	4906      	ldr	r1, [pc, #24]	; (8006514 <ESP_GetJson+0x78>)
 80064fc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80064fe:	f7ff fe99 	bl	8006234 <update_info_from_json>
	}
}
 8006502:	bf00      	nop
 8006504:	3748      	adds	r7, #72	; 0x48
 8006506:	46bd      	mov	sp, r7
 8006508:	bdb0      	pop	{r4, r5, r7, pc}
 800650a:	bf00      	nop
 800650c:	08009ddc 	.word	0x08009ddc
 8006510:	08009f64 	.word	0x08009f64
 8006514:	2000a16c 	.word	0x2000a16c

08006518 <ESP_UpdateTime>:

void ESP_UpdateTime()
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b0a0      	sub	sp, #128	; 0x80
 800651c:	af02      	add	r7, sp, #8
	const char get_t[] = "GET http://192.168.1.210/timestamp HTTP/1.1\r\nHost: 192.168.1.210\r\n\r\n";
 800651e:	4a2b      	ldr	r2, [pc, #172]	; (80065cc <ESP_UpdateTime+0xb4>)
 8006520:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006524:	4611      	mov	r1, r2
 8006526:	2245      	movs	r2, #69	; 0x45
 8006528:	4618      	mov	r0, r3
 800652a:	f001 ff2e 	bl	800838a <memcpy>
	ESP_SendData(url_t, 5002, get_t, sizeof(get_t) - 1, 1);
 800652e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006532:	2301      	movs	r3, #1
 8006534:	9300      	str	r3, [sp, #0]
 8006536:	2344      	movs	r3, #68	; 0x44
 8006538:	f241 318a 	movw	r1, #5002	; 0x138a
 800653c:	4824      	ldr	r0, [pc, #144]	; (80065d0 <ESP_UpdateTime+0xb8>)
 800653e:	f7fb fc1f 	bl	8001d80 <ESP_SendData>
	vTaskDelay(pdMS_TO_TICKS(1000));
 8006542:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006546:	f7fe fddb 	bl	8005100 <vTaskDelay>

	char* ptr_tm = NULL;
 800654a:	2300      	movs	r3, #0
 800654c:	677b      	str	r3, [r7, #116]	; 0x74
	char* ptr_tz = NULL;
 800654e:	2300      	movs	r3, #0
 8006550:	673b      	str	r3, [r7, #112]	; 0x70
	if( (ptr_tm = strstr(ESP_GetRxData(), "\"tm:")) != NULL
 8006552:	f7fb fb67 	bl	8001c24 <ESP_GetRxData>
 8006556:	4603      	mov	r3, r0
 8006558:	491e      	ldr	r1, [pc, #120]	; (80065d4 <ESP_UpdateTime+0xbc>)
 800655a:	4618      	mov	r0, r3
 800655c:	f001 ff74 	bl	8008448 <strstr>
 8006560:	6778      	str	r0, [r7, #116]	; 0x74
 8006562:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006564:	2b00      	cmp	r3, #0
 8006566:	d02d      	beq.n	80065c4 <ESP_UpdateTime+0xac>
	 && (ptr_tz = strstr(ESP_GetRxData(),  ",tz:")) != NULL )
 8006568:	f7fb fb5c 	bl	8001c24 <ESP_GetRxData>
 800656c:	4603      	mov	r3, r0
 800656e:	491a      	ldr	r1, [pc, #104]	; (80065d8 <ESP_UpdateTime+0xc0>)
 8006570:	4618      	mov	r0, r3
 8006572:	f001 ff69 	bl	8008448 <strstr>
 8006576:	6738      	str	r0, [r7, #112]	; 0x70
 8006578:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800657a:	2b00      	cmp	r3, #0
 800657c:	d022      	beq.n	80065c4 <ESP_UpdateTime+0xac>
	{
		struct tm tmp;
		long tm = strtol(ptr_tm + 4, NULL, 10);
 800657e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006580:	3304      	adds	r3, #4
 8006582:	220a      	movs	r2, #10
 8006584:	2100      	movs	r1, #0
 8006586:	4618      	mov	r0, r3
 8006588:	f002 f80c 	bl	80085a4 <strtol>
 800658c:	4603      	mov	r3, r0
 800658e:	627b      	str	r3, [r7, #36]	; 0x24
		int8_t tz = strtol(ptr_tz + 4, NULL, 10);
 8006590:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006592:	3304      	adds	r3, #4
 8006594:	220a      	movs	r2, #10
 8006596:	2100      	movs	r1, #0
 8006598:	4618      	mov	r0, r3
 800659a:	f002 f803 	bl	80085a4 <strtol>
 800659e:	4603      	mov	r3, r0
 80065a0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		(void) localtime_r((time_t *)&tm, &tmp);
 80065a4:	463a      	mov	r2, r7
 80065a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065aa:	4611      	mov	r1, r2
 80065ac:	4618      	mov	r0, r3
 80065ae:	f001 fdf9 	bl	80081a4 <localtime_r>
		tmp.tm_hour += tz;
 80065b2:	68ba      	ldr	r2, [r7, #8]
 80065b4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80065b8:	4413      	add	r3, r2
 80065ba:	60bb      	str	r3, [r7, #8]
		RTC_SetTime(&tmp);
 80065bc:	463b      	mov	r3, r7
 80065be:	4618      	mov	r0, r3
 80065c0:	f001 fc3c 	bl	8007e3c <RTC_SetTime>
	}
}
 80065c4:	bf00      	nop
 80065c6:	3778      	adds	r7, #120	; 0x78
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	08009e2c 	.word	0x08009e2c
 80065d0:	08009f64 	.word	0x08009f64
 80065d4:	08009e1c 	.word	0x08009e1c
 80065d8:	08009e24 	.word	0x08009e24

080065dc <ESP_Task>:

	ESP_SendData(url_t, 5002, buff, sizeof(buff) - 1, 1);
}

void ESP_Task( void * pvParameters )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d009      	beq.n	80065fe <ESP_Task+0x22>
 80065ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ee:	f383 8811 	msr	BASEPRI, r3
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	f3bf 8f4f 	dsb	sy
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	e7fe      	b.n	80065fc <ESP_Task+0x20>

    ESP_Init(vTaskDelay);
 80065fe:	480a      	ldr	r0, [pc, #40]	; (8006628 <ESP_Task+0x4c>)
 8006600:	f7fb fa94 	bl	8001b2c <ESP_Init>

    ESP_SetMode(ESP_MODE_BOTH);
 8006604:	2003      	movs	r0, #3
 8006606:	f7fb fb17 	bl	8001c38 <ESP_SetMode>
    ESP_SetCipmuxZero();
 800660a:	f7fb fb55 	bl	8001cb8 <ESP_SetCipmuxZero>
    ESP_SetParamsSoftAP("DontTouchAnything", "save_809");
 800660e:	4907      	ldr	r1, [pc, #28]	; (800662c <ESP_Task+0x50>)
 8006610:	4807      	ldr	r0, [pc, #28]	; (8006630 <ESP_Task+0x54>)
 8006612:	f7fb fb7f 	bl	8001d14 <ESP_SetParamsSoftAP>

    ESP_UpdateTime();
 8006616:	f7ff ff7f 	bl	8006518 <ESP_UpdateTime>

    while(1)
    {
    	ESP_GetJson();
 800661a:	f7ff ff3f 	bl	800649c <ESP_GetJson>
    	vTaskDelay(pdMS_TO_TICKS(1000));
 800661e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006622:	f7fe fd6d 	bl	8005100 <vTaskDelay>
    	ESP_GetJson();
 8006626:	e7f8      	b.n	800661a <ESP_Task+0x3e>
 8006628:	08005101 	.word	0x08005101
 800662c:	08009eec 	.word	0x08009eec
 8006630:	08009ef8 	.word	0x08009ef8

08006634 <ESP_TaskInit>:
    }
}

void ESP_TaskInit( void )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af02      	add	r7, sp, #8
	TaskHandle_t xHandle = NULL;
 800663a:	2300      	movs	r3, #0
 800663c:	607b      	str	r3, [r7, #4]
    xTaskCreate(
 800663e:	1d3b      	adds	r3, r7, #4
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	2304      	movs	r3, #4
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	2301      	movs	r3, #1
 8006648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800664c:	4903      	ldr	r1, [pc, #12]	; (800665c <ESP_TaskInit+0x28>)
 800664e:	4804      	ldr	r0, [pc, #16]	; (8006660 <ESP_TaskInit+0x2c>)
 8006650:	f7fe fc12 	bl	8004e78 <xTaskCreate>
                    "ESP_Task",    				 /* Text name for the task. */
					2048,	 					 /* Stack size in words, not bytes. */
                    ( void * ) 1,     		 	 /* Parameter passed into the task. */
                    4,				 			 /* Priority at which the task is created. */
                    &xHandle );   		   	     /* Used to pass out the created task's handle. */
}
 8006654:	bf00      	nop
 8006656:	3708      	adds	r7, #8
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	08009f0c 	.word	0x08009f0c
 8006660:	080065dd 	.word	0x080065dd

08006664 <LL_GPIO_ReadInputPort>:
  * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	691b      	ldr	r3, [r3, #16]
}
 8006670:	4618      	mov	r0, r3
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <INO_Init>:
/*
 * INO - PE8-PE15 inputs pins
 */

void INO_Init()
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b086      	sub	sp, #24
 8006680:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006682:	463b      	mov	r3, r7
 8006684:	2200      	movs	r2, #0
 8006686:	601a      	str	r2, [r3, #0]
 8006688:	605a      	str	r2, [r3, #4]
 800668a:	609a      	str	r2, [r3, #8]
 800668c:	60da      	str	r2, [r3, #12]
 800668e:	611a      	str	r2, [r3, #16]
 8006690:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_8 || LL_GPIO_PIN_9 || LL_GPIO_PIN_10 || LL_GPIO_PIN_11
 8006692:	2301      	movs	r3, #1
 8006694:	603b      	str	r3, [r7, #0]
					 || LL_GPIO_PIN_12 || LL_GPIO_PIN_13 || LL_GPIO_PIN_14 || LL_GPIO_PIN_15;
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006696:	2300      	movs	r3, #0
 8006698:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800669a:	2302      	movs	r3, #2
 800669c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800669e:	463b      	mov	r3, r7
 80066a0:	4619      	mov	r1, r3
 80066a2:	4803      	ldr	r0, [pc, #12]	; (80066b0 <INO_Init+0x34>)
 80066a4:	f7fc f8e5 	bl	8002872 <LL_GPIO_Init>
}
 80066a8:	bf00      	nop
 80066aa:	3718      	adds	r7, #24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	40021000 	.word	0x40021000

080066b4 <INO_GetValue>:

uint8_t INO_GetValue(uint8_t pin)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	4603      	mov	r3, r0
 80066bc:	71fb      	strb	r3, [r7, #7]
	return LL_GPIO_ReadInputPort(GPIOE) & (1 << pin);
 80066be:	4808      	ldr	r0, [pc, #32]	; (80066e0 <INO_GetValue+0x2c>)
 80066c0:	f7ff ffd0 	bl	8006664 <LL_GPIO_ReadInputPort>
 80066c4:	4603      	mov	r3, r0
 80066c6:	b2da      	uxtb	r2, r3
 80066c8:	79fb      	ldrb	r3, [r7, #7]
 80066ca:	2101      	movs	r1, #1
 80066cc:	fa01 f303 	lsl.w	r3, r1, r3
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	4013      	ands	r3, r2
 80066d4:	b2db      	uxtb	r3, r3
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	40021000 	.word	0x40021000

080066e4 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	619a      	str	r2, [r3, #24]
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	041a      	lsls	r2, r3, #16
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	619a      	str	r2, [r3, #24]
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
	...

08006720 <BoardLED_Init>:
#include "FreeRTOSConfig.h"
#include "FreeRTOS.h"
#include "task.h"

static void BoardLED_Init()
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006726:	463b      	mov	r3, r7
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
 800672c:	605a      	str	r2, [r3, #4]
 800672e:	609a      	str	r2, [r3, #8]
 8006730:	60da      	str	r2, [r3, #12]
 8006732:	611a      	str	r2, [r3, #16]
 8006734:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8006736:	2302      	movs	r3, #2
 8006738:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800673a:	2301      	movs	r3, #1
 800673c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800673e:	2302      	movs	r3, #2
 8006740:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8006742:	2301      	movs	r3, #1
 8006744:	60fb      	str	r3, [r7, #12]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006746:	463b      	mov	r3, r7
 8006748:	4619      	mov	r1, r3
 800674a:	4803      	ldr	r0, [pc, #12]	; (8006758 <BoardLED_Init+0x38>)
 800674c:	f7fc f891 	bl	8002872 <LL_GPIO_Init>
}
 8006750:	bf00      	nop
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40020000 	.word	0x40020000

0800675c <BoardLED_Set>:

static void BoardLED_Set(uint8_t val)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	4603      	mov	r3, r0
 8006764:	71fb      	strb	r3, [r7, #7]
	if(val) {
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d004      	beq.n	8006776 <BoardLED_Set+0x1a>
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 800676c:	2102      	movs	r1, #2
 800676e:	4806      	ldr	r0, [pc, #24]	; (8006788 <BoardLED_Set+0x2c>)
 8006770:	f7ff ffb8 	bl	80066e4 <LL_GPIO_SetOutputPin>
	} else {
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
	}
}
 8006774:	e003      	b.n	800677e <BoardLED_Set+0x22>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 8006776:	2102      	movs	r1, #2
 8006778:	4803      	ldr	r0, [pc, #12]	; (8006788 <BoardLED_Set+0x2c>)
 800677a:	f7ff ffc1 	bl	8006700 <LL_GPIO_ResetOutputPin>
}
 800677e:	bf00      	nop
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	40020000 	.word	0x40020000

0800678c <Led_Task>:

void Led_Task( void * pvParameters )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d009      	beq.n	80067ae <Led_Task+0x22>
 800679a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	e7fe      	b.n	80067ac <Led_Task+0x20>

    BoardLED_Init();
 80067ae:	f7ff ffb7 	bl	8006720 <BoardLED_Init>
    while(1)
    {
    	BoardLED_Set(1);
 80067b2:	2001      	movs	r0, #1
 80067b4:	f7ff ffd2 	bl	800675c <BoardLED_Set>
    	vTaskDelay(pdMS_TO_TICKS(500));
 80067b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80067bc:	f7fe fca0 	bl	8005100 <vTaskDelay>
    	BoardLED_Set(0);
 80067c0:	2000      	movs	r0, #0
 80067c2:	f7ff ffcb 	bl	800675c <BoardLED_Set>
    	vTaskDelay(pdMS_TO_TICKS(500));
 80067c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80067ca:	f7fe fc99 	bl	8005100 <vTaskDelay>
    	BoardLED_Set(1);
 80067ce:	e7f0      	b.n	80067b2 <Led_Task+0x26>

080067d0 <Led_TaskInit>:
    }
}

void Led_TaskInit( void )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 80067d6:	2300      	movs	r3, #0
 80067d8:	607b      	str	r3, [r7, #4]

    //xReturned =
	xTaskCreate(
 80067da:	1d3b      	adds	r3, r7, #4
 80067dc:	9301      	str	r3, [sp, #4]
 80067de:	2304      	movs	r3, #4
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	2301      	movs	r3, #1
 80067e4:	2280      	movs	r2, #128	; 0x80
 80067e6:	4904      	ldr	r1, [pc, #16]	; (80067f8 <Led_TaskInit+0x28>)
 80067e8:	4804      	ldr	r0, [pc, #16]	; (80067fc <Led_TaskInit+0x2c>)
 80067ea:	f7fe fb45 	bl	8004e78 <xTaskCreate>
                    "Led_Task",    				 /* Text name for the task. */
					128,	 					 /* Stack size in words, not bytes. */
                    ( void * ) 1,     		 	 /* Parameter passed into the task. */
                    4,				 			 /* Priority at which the task is created. */
                    &xHandle );   		   	     /* Used to pass out the created task's handle. */
}
 80067ee:	bf00      	nop
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	08009f18 	.word	0x08009f18
 80067fc:	0800678d 	.word	0x0800678d

08006800 <LL_SPI_Enable>:
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <LL_SPI_SetStandard>:
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f023 0210 	bic.w	r2, r3, #16
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	431a      	orrs	r2, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	605a      	str	r2, [r3, #4]
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8006846:	b480      	push	{r7}
 8006848:	b085      	sub	sp, #20
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
 800684e:	460b      	mov	r3, r1
 8006850:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	330c      	adds	r3, #12
 8006856:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	78fa      	ldrb	r2, [r7, #3]
 800685c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800685e:	bf00      	nop
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <LL_GPIO_SetOutputPin>:
{
 800686a:	b480      	push	{r7}
 800686c:	b083      	sub	sp, #12
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
 8006872:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	619a      	str	r2, [r3, #24]
}
 800687a:	bf00      	nop
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <LL_GPIO_ResetOutputPin>:
{
 8006886:	b480      	push	{r7}
 8006888:	b083      	sub	sp, #12
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
 800688e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	041a      	lsls	r2, r3, #16
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	619a      	str	r2, [r3, #24]
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <SPI2_Init>:
#include "FreeRTOS.h"
#include "task.h"


void SPI2_Init(void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b090      	sub	sp, #64	; 0x40
 80068a8:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80068aa:	f107 0318 	add.w	r3, r7, #24
 80068ae:	2228      	movs	r2, #40	; 0x28
 80068b0:	2100      	movs	r1, #0
 80068b2:	4618      	mov	r0, r3
 80068b4:	f001 fd74 	bl	80083a0 <memset>
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068b8:	463b      	mov	r3, r7
 80068ba:	2200      	movs	r2, #0
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	605a      	str	r2, [r3, #4]
 80068c0:	609a      	str	r2, [r3, #8]
 80068c2:	60da      	str	r2, [r3, #12]
 80068c4:	611a      	str	r2, [r3, #16]
 80068c6:	615a      	str	r2, [r3, #20]
	/**SPI2 GPIO Configuration
	PC2   ------> SPI2_MISO
	PC3   ------> SPI2_MOSI
	PB13  ------> SPI2_SCK
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80068c8:	230c      	movs	r3, #12
 80068ca:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80068cc:	2302      	movs	r3, #2
 80068ce:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80068d0:	2303      	movs	r3, #3
 80068d2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80068d8:	2300      	movs	r3, #0
 80068da:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80068dc:	2305      	movs	r3, #5
 80068de:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80068e0:	463b      	mov	r3, r7
 80068e2:	4619      	mov	r1, r3
 80068e4:	481d      	ldr	r0, [pc, #116]	; (800695c <SPI2_Init+0xb8>)
 80068e6:	f7fb ffc4 	bl	8002872 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80068ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80068ee:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80068f0:	2302      	movs	r3, #2
 80068f2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80068f4:	2303      	movs	r3, #3
 80068f6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80068fc:	2300      	movs	r3, #0
 80068fe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8006900:	2305      	movs	r3, #5
 8006902:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006904:	463b      	mov	r3, r7
 8006906:	4619      	mov	r1, r3
 8006908:	4815      	ldr	r0, [pc, #84]	; (8006960 <SPI2_Init+0xbc>)
 800690a:	f7fb ffb2 	bl	8002872 <LL_GPIO_Init>

	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800690e:	2300      	movs	r3, #0
 8006910:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8006912:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006916:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8006918:	2300      	movs	r3, #0
 800691a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800691c:	2300      	movs	r3, #0
 800691e:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8006920:	2300      	movs	r3, #0
 8006922:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8006924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 800692a:	2310      	movs	r3, #16
 800692c:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800692e:	2300      	movs	r3, #0
 8006930:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8006932:	2300      	movs	r3, #0
 8006934:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8006936:	230a      	movs	r3, #10
 8006938:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(SPI2, &SPI_InitStruct);
 800693a:	f107 0318 	add.w	r3, r7, #24
 800693e:	4619      	mov	r1, r3
 8006940:	4808      	ldr	r0, [pc, #32]	; (8006964 <SPI2_Init+0xc0>)
 8006942:	f7fc fc94 	bl	800326e <LL_SPI_Init>
	LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8006946:	2100      	movs	r1, #0
 8006948:	4806      	ldr	r0, [pc, #24]	; (8006964 <SPI2_Init+0xc0>)
 800694a:	f7ff ff69 	bl	8006820 <LL_SPI_SetStandard>
	LL_SPI_Enable(SPI2);
 800694e:	4805      	ldr	r0, [pc, #20]	; (8006964 <SPI2_Init+0xc0>)
 8006950:	f7ff ff56 	bl	8006800 <LL_SPI_Enable>
}
 8006954:	bf00      	nop
 8006956:	3740      	adds	r7, #64	; 0x40
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	40020800 	.word	0x40020800
 8006960:	40020400 	.word	0x40020400
 8006964:	40003800 	.word	0x40003800

08006968 <SPI2_SendByte>:

static void SPI2_SendByte(uint8_t byte)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	4603      	mov	r3, r0
 8006970:	71fb      	strb	r3, [r7, #7]
	while (!(SPI2->SR & SPI_SR_TXE));
 8006972:	bf00      	nop
 8006974:	4b0a      	ldr	r3, [pc, #40]	; (80069a0 <SPI2_SendByte+0x38>)
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	f003 0302 	and.w	r3, r3, #2
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0f9      	beq.n	8006974 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(SPI2, byte);
 8006980:	79fb      	ldrb	r3, [r7, #7]
 8006982:	4619      	mov	r1, r3
 8006984:	4806      	ldr	r0, [pc, #24]	; (80069a0 <SPI2_SendByte+0x38>)
 8006986:	f7ff ff5e 	bl	8006846 <LL_SPI_TransmitData8>
	while (SPI2->SR & SPI_SR_BSY);
 800698a:	bf00      	nop
 800698c:	4b04      	ldr	r3, [pc, #16]	; (80069a0 <SPI2_SendByte+0x38>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1f9      	bne.n	800698c <SPI2_SendByte+0x24>
}
 8006998:	bf00      	nop
 800699a:	3708      	adds	r7, #8
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	40003800 	.word	0x40003800

080069a4 <GPIO_Init>:

static void GPIO_Init()
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b086      	sub	sp, #24
 80069a8:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069aa:	463b      	mov	r3, r7
 80069ac:	2200      	movs	r2, #0
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	605a      	str	r2, [r3, #4]
 80069b2:	609a      	str	r2, [r3, #8]
 80069b4:	60da      	str	r2, [r3, #12]
 80069b6:	611a      	str	r2, [r3, #16]
 80069b8:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_1; //ST_CP latchPin
 80069ba:	2302      	movs	r3, #2
 80069bc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80069be:	2301      	movs	r3, #1
 80069c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80069c2:	2302      	movs	r3, #2
 80069c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80069c6:	2301      	movs	r3, #1
 80069c8:	60fb      	str	r3, [r7, #12]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069ca:	463b      	mov	r3, r7
 80069cc:	4619      	mov	r1, r3
 80069ce:	4803      	ldr	r0, [pc, #12]	; (80069dc <GPIO_Init+0x38>)
 80069d0:	f7fb ff4f 	bl	8002872 <LL_GPIO_Init>
}
 80069d4:	bf00      	nop
 80069d6:	3718      	adds	r7, #24
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	40020800 	.word	0x40020800

080069e0 <LATCH_Set>:

static void LATCH_Set(uint8_t val)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	4603      	mov	r3, r0
 80069e8:	71fb      	strb	r3, [r7, #7]
	if(val) {
 80069ea:	79fb      	ldrb	r3, [r7, #7]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d004      	beq.n	80069fa <LATCH_Set+0x1a>
		LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_1);
 80069f0:	2102      	movs	r1, #2
 80069f2:	4806      	ldr	r0, [pc, #24]	; (8006a0c <LATCH_Set+0x2c>)
 80069f4:	f7ff ff39 	bl	800686a <LL_GPIO_SetOutputPin>
	} else {
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
	}
}
 80069f8:	e003      	b.n	8006a02 <LATCH_Set+0x22>
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 80069fa:	2102      	movs	r1, #2
 80069fc:	4803      	ldr	r0, [pc, #12]	; (8006a0c <LATCH_Set+0x2c>)
 80069fe:	f7ff ff42 	bl	8006886 <LL_GPIO_ResetOutputPin>
}
 8006a02:	bf00      	nop
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40020800 	.word	0x40020800

08006a10 <Relay_Task>:

void Relay_Task( void * pvParameters )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d009      	beq.n	8006a32 <Relay_Task+0x22>
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	60bb      	str	r3, [r7, #8]
 8006a30:	e7fe      	b.n	8006a30 <Relay_Task+0x20>

    uint16_t out_value = 0;
 8006a32:	2300      	movs	r3, #0
 8006a34:	81bb      	strh	r3, [r7, #12]
    uint16_t prev_value = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	81fb      	strh	r3, [r7, #14]

    SPI2_Init();
 8006a3a:	f7ff ff33 	bl	80068a4 <SPI2_Init>
    GPIO_Init();
 8006a3e:	f7ff ffb1 	bl	80069a4 <GPIO_Init>

    while(1)
    {
    	out_value = Get_OutValue();
 8006a42:	f7ff fbeb 	bl	800621c <Get_OutValue>
 8006a46:	4603      	mov	r3, r0
 8006a48:	81bb      	strh	r3, [r7, #12]
    	if(prev_value != out_value)
 8006a4a:	89fa      	ldrh	r2, [r7, #14]
 8006a4c:	89bb      	ldrh	r3, [r7, #12]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d013      	beq.n	8006a7a <Relay_Task+0x6a>
    	{
    		prev_value = out_value;
 8006a52:	89bb      	ldrh	r3, [r7, #12]
 8006a54:	81fb      	strh	r3, [r7, #14]
    		LATCH_Set(0);
 8006a56:	2000      	movs	r0, #0
 8006a58:	f7ff ffc2 	bl	80069e0 <LATCH_Set>
    		SPI2_SendByte((uint8_t)(out_value >> 8));
 8006a5c:	89bb      	ldrh	r3, [r7, #12]
 8006a5e:	0a1b      	lsrs	r3, r3, #8
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff ff7f 	bl	8006968 <SPI2_SendByte>
    		SPI2_SendByte((uint8_t)(out_value & 0xFF));
 8006a6a:	89bb      	ldrh	r3, [r7, #12]
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7ff ff7a 	bl	8006968 <SPI2_SendByte>
    		LATCH_Set(1);
 8006a74:	2001      	movs	r0, #1
 8006a76:	f7ff ffb3 	bl	80069e0 <LATCH_Set>
    	}

    	vTaskDelay(pdMS_TO_TICKS(70));
 8006a7a:	2046      	movs	r0, #70	; 0x46
 8006a7c:	f7fe fb40 	bl	8005100 <vTaskDelay>
    	out_value = Get_OutValue();
 8006a80:	e7df      	b.n	8006a42 <Relay_Task+0x32>
	...

08006a84 <Relay_TaskInit>:
    }
}

void Relay_TaskInit( void )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]

    //xReturned =
	xTaskCreate(
 8006a8e:	1d3b      	adds	r3, r7, #4
 8006a90:	9301      	str	r3, [sp, #4]
 8006a92:	2304      	movs	r3, #4
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	2301      	movs	r3, #1
 8006a98:	2280      	movs	r2, #128	; 0x80
 8006a9a:	4904      	ldr	r1, [pc, #16]	; (8006aac <Relay_TaskInit+0x28>)
 8006a9c:	4804      	ldr	r0, [pc, #16]	; (8006ab0 <Relay_TaskInit+0x2c>)
 8006a9e:	f7fe f9eb 	bl	8004e78 <xTaskCreate>
                    "Relay_Task",    				 /* Text name for the task. */
					128,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */
}
 8006aa2:	bf00      	nop
 8006aa4:	3708      	adds	r7, #8
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	08009f24 	.word	0x08009f24
 8006ab0:	08006a11 	.word	0x08006a11

08006ab4 <Sensor_ClearList>:
static uint8_t sensor_counter = 0;
static char buff[16] = { 0 };
static f_ptr delay;

void Sensor_ClearList()
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
	sensor_counter = 0;
 8006ab8:	4b05      	ldr	r3, [pc, #20]	; (8006ad0 <Sensor_ClearList+0x1c>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	701a      	strb	r2, [r3, #0]
	memset(sensor_list, 0, sizeof(struct SENSOR) * SENSOR_MAX);
 8006abe:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	4803      	ldr	r0, [pc, #12]	; (8006ad4 <Sensor_ClearList+0x20>)
 8006ac6:	f001 fc6b 	bl	80083a0 <memset>
}
 8006aca:	bf00      	nop
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	20008b52 	.word	0x20008b52
 8006ad4:	20008ba4 	.word	0x20008ba4

08006ad8 <Sensor_Init>:

void Sensor_Init(f_ptr delay_function)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
	UART3_Init(&UART3_rx_data);
 8006ae0:	4806      	ldr	r0, [pc, #24]	; (8006afc <Sensor_Init+0x24>)
 8006ae2:	f000 fcad 	bl	8007440 <UART3_Init>
	Sensor_UpdateGpioInit();
 8006ae6:	f000 fd11 	bl	800750c <Sensor_UpdateGpioInit>
	Sensor_ClearList();
 8006aea:	f7ff ffe3 	bl	8006ab4 <Sensor_ClearList>
	delay = delay_function;
 8006aee:	4a04      	ldr	r2, [pc, #16]	; (8006b00 <Sensor_Init+0x28>)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6013      	str	r3, [r2, #0]
}
 8006af4:	bf00      	nop
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	200139ac 	.word	0x200139ac
 8006b00:	20008b64 	.word	0x20008b64

08006b04 <Sensor_GPIOUpdateList>:

uint8_t Sensor_GPIOUpdateList()
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0
	return Sensor_GpioValue();
 8006b08:	f000 fd1c 	bl	8007544 <Sensor_GpioValue>
 8006b0c:	4603      	mov	r3, r0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <Sensor_UpdateList>:

void Sensor_UpdateList()
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
	Sensor_ClearList();
 8006b1a:	f7ff ffcb 	bl	8006ab4 <Sensor_ClearList>

	for(uint32_t addr = 0; addr <= 0xFFFF; ++addr)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	607b      	str	r3, [r7, #4]
 8006b22:	e04f      	b.n	8006bc4 <Sensor_UpdateList+0xb0>
	{
		RingBuffClear(&UART3_rx_data);
 8006b24:	482b      	ldr	r0, [pc, #172]	; (8006bd4 <Sensor_UpdateList+0xc0>)
 8006b26:	f7fb f9d2 	bl	8001ece <RingBuffClear>

		sprintf(buff, "%04" PRIx16 "t", (uint16_t)addr);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	461a      	mov	r2, r3
 8006b30:	4929      	ldr	r1, [pc, #164]	; (8006bd8 <Sensor_UpdateList+0xc4>)
 8006b32:	482a      	ldr	r0, [pc, #168]	; (8006bdc <Sensor_UpdateList+0xc8>)
 8006b34:	f001 fc3c 	bl	80083b0 <siprintf>
		UART3_SendData(buff, 5);
 8006b38:	2105      	movs	r1, #5
 8006b3a:	4828      	ldr	r0, [pc, #160]	; (8006bdc <Sensor_UpdateList+0xc8>)
 8006b3c:	f000 fd28 	bl	8007590 <UART3_SendData>

		delay(1);
 8006b40:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <Sensor_UpdateList+0xcc>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2001      	movs	r0, #1
 8006b46:	4798      	blx	r3
		char* ptr = NULL;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	603b      	str	r3, [r7, #0]
		if( (ptr = strstr(RingBuffGetArray(&UART3_rx_data), "/")) != NULL )
 8006b4c:	4821      	ldr	r0, [pc, #132]	; (8006bd4 <Sensor_UpdateList+0xc0>)
 8006b4e:	f7fb f9d8 	bl	8001f02 <RingBuffGetArray>
 8006b52:	4603      	mov	r3, r0
 8006b54:	212f      	movs	r1, #47	; 0x2f
 8006b56:	4618      	mov	r0, r3
 8006b58:	f001 fc4e 	bl	80083f8 <strchr>
 8006b5c:	6038      	str	r0, [r7, #0]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d029      	beq.n	8006bb8 <Sensor_UpdateList+0xa4>
		{
			sensor_list[sensor_counter].addr = addr;
 8006b64:	4b1f      	ldr	r3, [pc, #124]	; (8006be4 <Sensor_UpdateList+0xd0>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	4619      	mov	r1, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	b298      	uxth	r0, r3
 8006b6e:	4a1e      	ldr	r2, [pc, #120]	; (8006be8 <Sensor_UpdateList+0xd4>)
 8006b70:	460b      	mov	r3, r1
 8006b72:	005b      	lsls	r3, r3, #1
 8006b74:	440b      	add	r3, r1
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	3302      	adds	r3, #2
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	801a      	strh	r2, [r3, #0]
			sensor_list[sensor_counter].type = (enum SENSOR_TYPE) *(ptr + 1);
 8006b80:	4b18      	ldr	r3, [pc, #96]	; (8006be4 <Sensor_UpdateList+0xd0>)
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	4619      	mov	r1, r3
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	7818      	ldrb	r0, [r3, #0]
 8006b8c:	4a16      	ldr	r2, [pc, #88]	; (8006be8 <Sensor_UpdateList+0xd4>)
 8006b8e:	460b      	mov	r3, r1
 8006b90:	005b      	lsls	r3, r3, #1
 8006b92:	440b      	add	r3, r1
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	4602      	mov	r2, r0
 8006b9a:	701a      	strb	r2, [r3, #0]
			sensor_counter++;
 8006b9c:	4b11      	ldr	r3, [pc, #68]	; (8006be4 <Sensor_UpdateList+0xd0>)
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	4b0f      	ldr	r3, [pc, #60]	; (8006be4 <Sensor_UpdateList+0xd0>)
 8006ba6:	701a      	strb	r2, [r3, #0]
			if(sensor_counter >= 16)
 8006ba8:	4b0e      	ldr	r3, [pc, #56]	; (8006be4 <Sensor_UpdateList+0xd0>)
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	2b0f      	cmp	r3, #15
 8006bae:	d903      	bls.n	8006bb8 <Sensor_UpdateList+0xa4>
			{
				UART3_SendData_byte('/');
 8006bb0:	202f      	movs	r0, #47	; 0x2f
 8006bb2:	f000 fcd5 	bl	8007560 <UART3_SendData_byte>
				return;
 8006bb6:	e009      	b.n	8006bcc <Sensor_UpdateList+0xb8>
			}
		}
		UART3_SendData_byte('/');
 8006bb8:	202f      	movs	r0, #47	; 0x2f
 8006bba:	f000 fcd1 	bl	8007560 <UART3_SendData_byte>
	for(uint32_t addr = 0; addr <= 0xFFFF; ++addr)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	607b      	str	r3, [r7, #4]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bca:	d3ab      	bcc.n	8006b24 <Sensor_UpdateList+0x10>
	}
}
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	200139ac 	.word	0x200139ac
 8006bd8:	08009f30 	.word	0x08009f30
 8006bdc:	20008b54 	.word	0x20008b54
 8006be0:	20008b64 	.word	0x20008b64
 8006be4:	20008b52 	.word	0x20008b52
 8006be8:	20008ba4 	.word	0x20008ba4

08006bec <Sensor_UpdateValue>:

void Sensor_UpdateValue()
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	71fb      	strb	r3, [r7, #7]
 8006bf6:	e08a      	b.n	8006d0e <Sensor_UpdateValue+0x122>
	{
		if(sensor_list[i].addr == 0) {
 8006bf8:	79fa      	ldrb	r2, [r7, #7]
 8006bfa:	4949      	ldr	r1, [pc, #292]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	4413      	add	r3, r2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	440b      	add	r3, r1
 8006c06:	3302      	adds	r3, #2
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d07b      	beq.n	8006d06 <Sensor_UpdateValue+0x11a>
			continue;
		}

		RingBuffClear(&UART3_rx_data);
 8006c0e:	4845      	ldr	r0, [pc, #276]	; (8006d24 <Sensor_UpdateValue+0x138>)
 8006c10:	f7fb f95d 	bl	8001ece <RingBuffClear>

		sprintf(buff, "%04" PRIx16 "v", sensor_list[i].addr);
 8006c14:	79fa      	ldrb	r2, [r7, #7]
 8006c16:	4942      	ldr	r1, [pc, #264]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006c18:	4613      	mov	r3, r2
 8006c1a:	005b      	lsls	r3, r3, #1
 8006c1c:	4413      	add	r3, r2
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	440b      	add	r3, r1
 8006c22:	3302      	adds	r3, #2
 8006c24:	881b      	ldrh	r3, [r3, #0]
 8006c26:	461a      	mov	r2, r3
 8006c28:	493f      	ldr	r1, [pc, #252]	; (8006d28 <Sensor_UpdateValue+0x13c>)
 8006c2a:	4840      	ldr	r0, [pc, #256]	; (8006d2c <Sensor_UpdateValue+0x140>)
 8006c2c:	f001 fbc0 	bl	80083b0 <siprintf>
		UART3_SendData(buff, 5);
 8006c30:	2105      	movs	r1, #5
 8006c32:	483e      	ldr	r0, [pc, #248]	; (8006d2c <Sensor_UpdateValue+0x140>)
 8006c34:	f000 fcac 	bl	8007590 <UART3_SendData>

		delay(5);
 8006c38:	4b3d      	ldr	r3, [pc, #244]	; (8006d30 <Sensor_UpdateValue+0x144>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2005      	movs	r0, #5
 8006c3e:	4798      	blx	r3
		char* ptr = NULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	603b      	str	r3, [r7, #0]
		if( (ptr = strstr(RingBuffGetArray(&UART3_rx_data), "/")) != NULL )
 8006c44:	4837      	ldr	r0, [pc, #220]	; (8006d24 <Sensor_UpdateValue+0x138>)
 8006c46:	f7fb f95c 	bl	8001f02 <RingBuffGetArray>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	212f      	movs	r1, #47	; 0x2f
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 fbd2 	bl	80083f8 <strchr>
 8006c54:	6038      	str	r0, [r7, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d01c      	beq.n	8006c96 <Sensor_UpdateValue+0xaa>
		{
			sensor_list[i].value = *(ptr + 1) << 24 | *(ptr + 2) << 16 | *(ptr + 3) << 8 | *(ptr + 4);
 8006c5c:	79fa      	ldrb	r2, [r7, #7]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	0619      	lsls	r1, r3, #24
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	3302      	adds	r3, #2
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	041b      	lsls	r3, r3, #16
 8006c6e:	4319      	orrs	r1, r3
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	3303      	adds	r3, #3
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	021b      	lsls	r3, r3, #8
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	6839      	ldr	r1, [r7, #0]
 8006c7c:	3104      	adds	r1, #4
 8006c7e:	7809      	ldrb	r1, [r1, #0]
 8006c80:	430b      	orrs	r3, r1
 8006c82:	4618      	mov	r0, r3
 8006c84:	4926      	ldr	r1, [pc, #152]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006c86:	4613      	mov	r3, r2
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	440b      	add	r3, r1
 8006c90:	3304      	adds	r3, #4
 8006c92:	6018      	str	r0, [r3, #0]
 8006c94:	e033      	b.n	8006cfe <Sensor_UpdateValue+0x112>
		} else {
			if(sensor_list[i].error_counter > REQ_TO_DISABLE)
 8006c96:	79fa      	ldrb	r2, [r7, #7]
 8006c98:	4921      	ldr	r1, [pc, #132]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	4413      	add	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	440b      	add	r3, r1
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	2b10      	cmp	r3, #16
 8006caa:	d90a      	bls.n	8006cc2 <Sensor_UpdateValue+0xd6>
			{
				sensor_list[i].addr = 0;
 8006cac:	79fa      	ldrb	r2, [r7, #7]
 8006cae:	491c      	ldr	r1, [pc, #112]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	005b      	lsls	r3, r3, #1
 8006cb4:	4413      	add	r3, r2
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	440b      	add	r3, r1
 8006cba:	3302      	adds	r3, #2
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	801a      	strh	r2, [r3, #0]
 8006cc0:	e01d      	b.n	8006cfe <Sensor_UpdateValue+0x112>
			} else {
				sensor_list[i].value = 0;
 8006cc2:	79fa      	ldrb	r2, [r7, #7]
 8006cc4:	4916      	ldr	r1, [pc, #88]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	440b      	add	r3, r1
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	601a      	str	r2, [r3, #0]
				sensor_list[i].error_counter++;
 8006cd6:	79fa      	ldrb	r2, [r7, #7]
 8006cd8:	4911      	ldr	r1, [pc, #68]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006cda:	4613      	mov	r3, r2
 8006cdc:	005b      	lsls	r3, r3, #1
 8006cde:	4413      	add	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	440b      	add	r3, r1
 8006ce4:	3308      	adds	r3, #8
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	b2d8      	uxtb	r0, r3
 8006cec:	490c      	ldr	r1, [pc, #48]	; (8006d20 <Sensor_UpdateValue+0x134>)
 8006cee:	4613      	mov	r3, r2
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	4413      	add	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	440b      	add	r3, r1
 8006cf8:	3308      	adds	r3, #8
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	701a      	strb	r2, [r3, #0]
			}
		}

		UART3_SendData_byte('/');
 8006cfe:	202f      	movs	r0, #47	; 0x2f
 8006d00:	f000 fc2e 	bl	8007560 <UART3_SendData_byte>
 8006d04:	e000      	b.n	8006d08 <Sensor_UpdateValue+0x11c>
			continue;
 8006d06:	bf00      	nop
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006d08:	79fb      	ldrb	r3, [r7, #7]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	71fb      	strb	r3, [r7, #7]
 8006d0e:	79fb      	ldrb	r3, [r7, #7]
 8006d10:	2b1f      	cmp	r3, #31
 8006d12:	f67f af71 	bls.w	8006bf8 <Sensor_UpdateValue+0xc>
	}
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	20008ba4 	.word	0x20008ba4
 8006d24:	200139ac 	.word	0x200139ac
 8006d28:	08009f38 	.word	0x08009f38
 8006d2c:	20008b54 	.word	0x20008b54
 8006d30:	20008b64 	.word	0x20008b64

08006d34 <Sensor_CheckValue>:

uint8_t Sensor_CheckValue(uint16_t sen_addr, uint32_t value)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	6039      	str	r1, [r7, #0]
 8006d3e:	80fb      	strh	r3, [r7, #6]
	if(sen_addr == 0xFFFE) {
 8006d40:	88fb      	ldrh	r3, [r7, #6]
 8006d42:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d101      	bne.n	8006d4e <Sensor_CheckValue+0x1a>
		return 0;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	e02c      	b.n	8006da8 <Sensor_CheckValue+0x74>
	}

	if(sen_addr == 0xFFFF) {
 8006d4e:	88fb      	ldrh	r3, [r7, #6]
 8006d50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d101      	bne.n	8006d5c <Sensor_CheckValue+0x28>
		return 1;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e025      	b.n	8006da8 <Sensor_CheckValue+0x74>
	}

	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	73fb      	strb	r3, [r7, #15]
 8006d60:	e01e      	b.n	8006da0 <Sensor_CheckValue+0x6c>
	{
		if(sensor_list[i].addr == sen_addr)
 8006d62:	7bfa      	ldrb	r2, [r7, #15]
 8006d64:	4913      	ldr	r1, [pc, #76]	; (8006db4 <Sensor_CheckValue+0x80>)
 8006d66:	4613      	mov	r3, r2
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	440b      	add	r3, r1
 8006d70:	3302      	adds	r3, #2
 8006d72:	881b      	ldrh	r3, [r3, #0]
 8006d74:	88fa      	ldrh	r2, [r7, #6]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d10f      	bne.n	8006d9a <Sensor_CheckValue+0x66>
		{
			return sensor_list[i].value >= value ? 1 : 0;
 8006d7a:	7bfa      	ldrb	r2, [r7, #15]
 8006d7c:	490d      	ldr	r1, [pc, #52]	; (8006db4 <Sensor_CheckValue+0x80>)
 8006d7e:	4613      	mov	r3, r2
 8006d80:	005b      	lsls	r3, r3, #1
 8006d82:	4413      	add	r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	440b      	add	r3, r1
 8006d88:	3304      	adds	r3, #4
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	bf2c      	ite	cs
 8006d92:	2301      	movcs	r3, #1
 8006d94:	2300      	movcc	r3, #0
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	e006      	b.n	8006da8 <Sensor_CheckValue+0x74>
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	73fb      	strb	r3, [r7, #15]
 8006da0:	7bfb      	ldrb	r3, [r7, #15]
 8006da2:	2b1f      	cmp	r3, #31
 8006da4:	d9dd      	bls.n	8006d62 <Sensor_CheckValue+0x2e>
		}
	}
	return 0;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	20008ba4 	.word	0x20008ba4

08006db8 <Sensor_task>:
#include "FreeRTOS.h"
#include "task.h"


void Sensor_task( void * pvParameters )
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d009      	beq.n	8006dda <Sensor_task+0x22>
 8006dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	60fb      	str	r3, [r7, #12]
 8006dd8:	e7fe      	b.n	8006dd8 <Sensor_task+0x20>

	Sensor_Init(vTaskDelay);
 8006dda:	4809      	ldr	r0, [pc, #36]	; (8006e00 <Sensor_task+0x48>)
 8006ddc:	f7ff fe7c 	bl	8006ad8 <Sensor_Init>
	Sensor_UpdateList();
 8006de0:	f7ff fe98 	bl	8006b14 <Sensor_UpdateList>

	while(1)
	{
		if(Sensor_GPIOUpdateList())
 8006de4:	f7ff fe8e 	bl	8006b04 <Sensor_GPIOUpdateList>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <Sensor_task+0x3a>
		{
			Sensor_UpdateList();
 8006dee:	f7ff fe91 	bl	8006b14 <Sensor_UpdateList>
		}

		Sensor_UpdateValue();
 8006df2:	f7ff fefb 	bl	8006bec <Sensor_UpdateValue>

		vTaskDelay(pdMS_TO_TICKS(70));
 8006df6:	2046      	movs	r0, #70	; 0x46
 8006df8:	f7fe f982 	bl	8005100 <vTaskDelay>
		if(Sensor_GPIOUpdateList())
 8006dfc:	e7f2      	b.n	8006de4 <Sensor_task+0x2c>
 8006dfe:	bf00      	nop
 8006e00:	08005101 	.word	0x08005101

08006e04 <Sensor_TaskInit>:
	}
}

void Sensor_TaskInit( void )
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af02      	add	r7, sp, #8
	TaskHandle_t xHandle = NULL;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	603b      	str	r3, [r7, #0]

	BaseType_t xReturned =
 8006e0e:	463b      	mov	r3, r7
 8006e10:	9301      	str	r3, [sp, #4]
 8006e12:	2304      	movs	r3, #4
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	2301      	movs	r3, #1
 8006e18:	2280      	movs	r2, #128	; 0x80
 8006e1a:	4904      	ldr	r1, [pc, #16]	; (8006e2c <Sensor_TaskInit+0x28>)
 8006e1c:	4804      	ldr	r0, [pc, #16]	; (8006e30 <Sensor_TaskInit+0x2c>)
 8006e1e:	f7fe f82b 	bl	8004e78 <xTaskCreate>
 8006e22:	6078      	str	r0, [r7, #4]
					128,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */

}
 8006e24:	bf00      	nop
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	08009f40 	.word	0x08009f40
 8006e30:	08006db9 	.word	0x08006db9

08006e34 <__NVIC_GetPriorityGrouping>:
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e38:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <__NVIC_GetPriorityGrouping+0x18>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	0a1b      	lsrs	r3, r3, #8
 8006e3e:	f003 0307 	and.w	r3, r3, #7
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	e000ed00 	.word	0xe000ed00

08006e50 <__NVIC_EnableIRQ>:
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	db0b      	blt.n	8006e7a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e62:	4909      	ldr	r1, [pc, #36]	; (8006e88 <__NVIC_EnableIRQ+0x38>)
 8006e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e68:	095b      	lsrs	r3, r3, #5
 8006e6a:	79fa      	ldrb	r2, [r7, #7]
 8006e6c:	f002 021f 	and.w	r2, r2, #31
 8006e70:	2001      	movs	r0, #1
 8006e72:	fa00 f202 	lsl.w	r2, r0, r2
 8006e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	e000e100 	.word	0xe000e100

08006e8c <__NVIC_SetPriority>:
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	4603      	mov	r3, r0
 8006e94:	6039      	str	r1, [r7, #0]
 8006e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	db0a      	blt.n	8006eb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ea0:	490d      	ldr	r1, [pc, #52]	; (8006ed8 <__NVIC_SetPriority+0x4c>)
 8006ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	b2d2      	uxtb	r2, r2
 8006eaa:	0112      	lsls	r2, r2, #4
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	440b      	add	r3, r1
 8006eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006eb4:	e00a      	b.n	8006ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb6:	4909      	ldr	r1, [pc, #36]	; (8006edc <__NVIC_SetPriority+0x50>)
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	3b04      	subs	r3, #4
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	b2d2      	uxtb	r2, r2
 8006ec4:	0112      	lsls	r2, r2, #4
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	440b      	add	r3, r1
 8006eca:	761a      	strb	r2, [r3, #24]
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr
 8006ed8:	e000e100 	.word	0xe000e100
 8006edc:	e000ed00 	.word	0xe000ed00

08006ee0 <NVIC_EncodePriority>:
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b089      	sub	sp, #36	; 0x24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 0307 	and.w	r3, r3, #7
 8006ef2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f1c3 0307 	rsb	r3, r3, #7
 8006efa:	2b04      	cmp	r3, #4
 8006efc:	bf28      	it	cs
 8006efe:	2304      	movcs	r3, #4
 8006f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	3304      	adds	r3, #4
 8006f06:	2b06      	cmp	r3, #6
 8006f08:	d902      	bls.n	8006f10 <NVIC_EncodePriority+0x30>
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	3b03      	subs	r3, #3
 8006f0e:	e000      	b.n	8006f12 <NVIC_EncodePriority+0x32>
 8006f10:	2300      	movs	r3, #0
 8006f12:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f14:	2201      	movs	r2, #1
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1c:	1e5a      	subs	r2, r3, #1
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	401a      	ands	r2, r3
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f26:	2101      	movs	r1, #1
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f2e:	1e59      	subs	r1, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f34:	4313      	orrs	r3, r2
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3724      	adds	r7, #36	; 0x24
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <LL_USART_Enable>:
{
 8006f42:	b480      	push	{r7}
 8006f44:	b083      	sub	sp, #12
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	60da      	str	r2, [r3, #12]
}
 8006f56:	bf00      	nop
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b083      	sub	sp, #12
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	615a      	str	r2, [r3, #20]
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b083      	sub	sp, #12
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0320 	and.w	r3, r3, #32
 8006f9e:	2b20      	cmp	r3, #32
 8006fa0:	bf0c      	ite	eq
 8006fa2:	2301      	moveq	r3, #1
 8006fa4:	2300      	movne	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc4:	2b40      	cmp	r3, #64	; 0x40
 8006fc6:	bf0c      	ite	eq
 8006fc8:	2301      	moveq	r3, #1
 8006fca:	2300      	movne	r3, #0
 8006fcc:	b2db      	uxtb	r3, r3
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <LL_USART_ClearFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_ClearFlag_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_RXNE(USART_TypeDef *USARTx)
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f06f 0220 	mvn.w	r2, #32
 8006fe8:	601a      	str	r2, [r3, #0]
}
 8006fea:	bf00      	nop
 8006fec:	370c      	adds	r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	f043 0220 	orr.w	r2, r3, #32
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	60da      	str	r2, [r3, #12]
}
 800700a:	bf00      	nop
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr

08007016 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	b2db      	uxtb	r3, r3
}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	460b      	mov	r3, r1
 800703a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800703c:	78fa      	ldrb	r2, [r7, #3]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	605a      	str	r2, [r3, #4]
}
 8007042:	bf00      	nop
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
	...

08007050 <UART2_Init>:
#include "stm32f4xx_ll_utils.h"

static struct ring_buffer_struct* UART_rx_data;

void UART2_Init(struct ring_buffer_struct* rx_data)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b090      	sub	sp, #64	; 0x40
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
	LL_USART_InitTypeDef USART_InitStruct = {0};
 8007058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	605a      	str	r2, [r3, #4]
 8007062:	609a      	str	r2, [r3, #8]
 8007064:	60da      	str	r2, [r3, #12]
 8007066:	611a      	str	r2, [r3, #16]
 8007068:	615a      	str	r2, [r3, #20]
 800706a:	619a      	str	r2, [r3, #24]
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800706c:	f107 030c 	add.w	r3, r7, #12
 8007070:	2200      	movs	r2, #0
 8007072:	601a      	str	r2, [r3, #0]
 8007074:	605a      	str	r2, [r3, #4]
 8007076:	609a      	str	r2, [r3, #8]
 8007078:	60da      	str	r2, [r3, #12]
 800707a:	611a      	str	r2, [r3, #16]
 800707c:	615a      	str	r2, [r3, #20]

	/**USART2 GPIO Configuration
	PA3   ------> USART2_RX
	PD5   ------> USART2_TX
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800707e:	2308      	movs	r3, #8
 8007080:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007082:	2302      	movs	r3, #2
 8007084:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007086:	2303      	movs	r3, #3
 8007088:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800708a:	2300      	movs	r3, #0
 800708c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800708e:	2300      	movs	r3, #0
 8007090:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8007092:	2307      	movs	r3, #7
 8007094:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007096:	f107 030c 	add.w	r3, r7, #12
 800709a:	4619      	mov	r1, r3
 800709c:	4824      	ldr	r0, [pc, #144]	; (8007130 <UART2_Init+0xe0>)
 800709e:	f7fb fbe8 	bl	8002872 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80070a2:	2320      	movs	r3, #32
 80070a4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80070a6:	2302      	movs	r3, #2
 80070a8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80070aa:	2303      	movs	r3, #3
 80070ac:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070b2:	2300      	movs	r3, #0
 80070b4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80070b6:	2307      	movs	r3, #7
 80070b8:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80070ba:	f107 030c 	add.w	r3, r7, #12
 80070be:	4619      	mov	r1, r3
 80070c0:	481c      	ldr	r0, [pc, #112]	; (8007134 <UART2_Init+0xe4>)
 80070c2:	f7fb fbd6 	bl	8002872 <LL_GPIO_Init>

	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070c6:	f7ff feb5 	bl	8006e34 <__NVIC_GetPriorityGrouping>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2200      	movs	r2, #0
 80070ce:	2100      	movs	r1, #0
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7ff ff05 	bl	8006ee0 <NVIC_EncodePriority>
 80070d6:	4603      	mov	r3, r0
 80070d8:	4619      	mov	r1, r3
 80070da:	2026      	movs	r0, #38	; 0x26
 80070dc:	f7ff fed6 	bl	8006e8c <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 80070e0:	2026      	movs	r0, #38	; 0x26
 80070e2:	f7ff feb5 	bl	8006e50 <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 115200;
 80070e6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80070ea:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80070ec:	2300      	movs	r3, #0
 80070ee:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80070f0:	2300      	movs	r3, #0
 80070f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80070f4:	2300      	movs	r3, #0
 80070f6:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80070f8:	230c      	movs	r3, #12
 80070fa:	637b      	str	r3, [r7, #52]	; 0x34
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80070fc:	2300      	movs	r3, #0
 80070fe:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8007100:	2300      	movs	r3, #0
 8007102:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_USART_Init(USART2, &USART_InitStruct);
 8007104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007108:	4619      	mov	r1, r3
 800710a:	480b      	ldr	r0, [pc, #44]	; (8007138 <UART2_Init+0xe8>)
 800710c:	f7fc fab2 	bl	8003674 <LL_USART_Init>
	LL_USART_EnableIT_RXNE(USART2);
 8007110:	4809      	ldr	r0, [pc, #36]	; (8007138 <UART2_Init+0xe8>)
 8007112:	f7ff ff70 	bl	8006ff6 <LL_USART_EnableIT_RXNE>
	LL_USART_ConfigAsyncMode(USART2);
 8007116:	4808      	ldr	r0, [pc, #32]	; (8007138 <UART2_Init+0xe8>)
 8007118:	f7ff ff23 	bl	8006f62 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 800711c:	4806      	ldr	r0, [pc, #24]	; (8007138 <UART2_Init+0xe8>)
 800711e:	f7ff ff10 	bl	8006f42 <LL_USART_Enable>

	UART_rx_data = rx_data;
 8007122:	4a06      	ldr	r2, [pc, #24]	; (800713c <UART2_Init+0xec>)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6013      	str	r3, [r2, #0]
}
 8007128:	bf00      	nop
 800712a:	3740      	adds	r7, #64	; 0x40
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	40020000 	.word	0x40020000
 8007134:	40020c00 	.word	0x40020c00
 8007138:	40004400 	.word	0x40004400
 800713c:	20008b68 	.word	0x20008b68

08007140 <UART2_SendData_byte>:

void UART2_SendData_byte(char data)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	4603      	mov	r3, r0
 8007148:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART2, data);
 800714a:	79fb      	ldrb	r3, [r7, #7]
 800714c:	4619      	mov	r1, r3
 800714e:	4807      	ldr	r0, [pc, #28]	; (800716c <UART2_SendData_byte+0x2c>)
 8007150:	f7ff ff6e 	bl	8007030 <LL_USART_TransmitData8>
	while (!LL_USART_IsActiveFlag_TC(USART2));
 8007154:	bf00      	nop
 8007156:	4805      	ldr	r0, [pc, #20]	; (800716c <UART2_SendData_byte+0x2c>)
 8007158:	f7ff ff2c 	bl	8006fb4 <LL_USART_IsActiveFlag_TC>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d0f9      	beq.n	8007156 <UART2_SendData_byte+0x16>
}
 8007162:	bf00      	nop
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	40004400 	.word	0x40004400

08007170 <UART2_SendData>:

void UART2_SendData(char* data, uint32_t data_length)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < data_length; ++i)
 800717a:	2300      	movs	r3, #0
 800717c:	60fb      	str	r3, [r7, #12]
 800717e:	e009      	b.n	8007194 <UART2_SendData+0x24>
	{
		UART2_SendData_byte(data[i]);
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4413      	add	r3, r2
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff ffd9 	bl	8007140 <UART2_SendData_byte>
	for(uint32_t i = 0; i < data_length; ++i)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	3301      	adds	r3, #1
 8007192:	60fb      	str	r3, [r7, #12]
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	429a      	cmp	r2, r3
 800719a:	d3f1      	bcc.n	8007180 <UART2_SendData+0x10>
	}
}
 800719c:	bf00      	nop
 800719e:	3710      	adds	r7, #16
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <UART2_CharReception_Callback>:

void UART2_CharReception_Callback(void)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
	__IO uint8_t received_char;
	received_char = LL_USART_ReceiveData8(USART2);
 80071aa:	4808      	ldr	r0, [pc, #32]	; (80071cc <UART2_CharReception_Callback+0x28>)
 80071ac:	f7ff ff33 	bl	8007016 <LL_USART_ReceiveData8>
 80071b0:	4603      	mov	r3, r0
 80071b2:	71fb      	strb	r3, [r7, #7]

	RingBuffPush(UART_rx_data, (char)received_char);
 80071b4:	4b06      	ldr	r3, [pc, #24]	; (80071d0 <UART2_CharReception_Callback+0x2c>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	79fa      	ldrb	r2, [r7, #7]
 80071ba:	b2d2      	uxtb	r2, r2
 80071bc:	4611      	mov	r1, r2
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fa fe67 	bl	8001e92 <RingBuffPush>
}
 80071c4:	bf00      	nop
 80071c6:	3708      	adds	r7, #8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	40004400 	.word	0x40004400
 80071d0:	20008b68 	.word	0x20008b68

080071d4 <Error_Callback>:

static void Error_Callback(void)
{
 80071d4:	b480      	push	{r7}
 80071d6:	af00      	add	r7, sp, #0
	//dummy
}
 80071d8:	bf00      	nop
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
	...

080071e4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)) {
 80071e8:	4807      	ldr	r0, [pc, #28]	; (8007208 <USART2_IRQHandler+0x24>)
 80071ea:	f7ff fed0 	bl	8006f8e <LL_USART_IsActiveFlag_RXNE>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d005      	beq.n	8007200 <USART2_IRQHandler+0x1c>
		UART2_CharReception_Callback();
 80071f4:	f7ff ffd6 	bl	80071a4 <UART2_CharReception_Callback>
		LL_USART_ClearFlag_RXNE(USART2);
 80071f8:	4803      	ldr	r0, [pc, #12]	; (8007208 <USART2_IRQHandler+0x24>)
 80071fa:	f7ff feee 	bl	8006fda <LL_USART_ClearFlag_RXNE>
	} else {
		Error_Callback();
	}
}
 80071fe:	e001      	b.n	8007204 <USART2_IRQHandler+0x20>
		Error_Callback();
 8007200:	f7ff ffe8 	bl	80071d4 <Error_Callback>
}
 8007204:	bf00      	nop
 8007206:	bd80      	pop	{r7, pc}
 8007208:	40004400 	.word	0x40004400

0800720c <__NVIC_GetPriorityGrouping>:
{
 800720c:	b480      	push	{r7}
 800720e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007210:	4b04      	ldr	r3, [pc, #16]	; (8007224 <__NVIC_GetPriorityGrouping+0x18>)
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	0a1b      	lsrs	r3, r3, #8
 8007216:	f003 0307 	and.w	r3, r3, #7
}
 800721a:	4618      	mov	r0, r3
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	e000ed00 	.word	0xe000ed00

08007228 <__NVIC_EnableIRQ>:
{
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	4603      	mov	r3, r0
 8007230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007236:	2b00      	cmp	r3, #0
 8007238:	db0b      	blt.n	8007252 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800723a:	4909      	ldr	r1, [pc, #36]	; (8007260 <__NVIC_EnableIRQ+0x38>)
 800723c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007240:	095b      	lsrs	r3, r3, #5
 8007242:	79fa      	ldrb	r2, [r7, #7]
 8007244:	f002 021f 	and.w	r2, r2, #31
 8007248:	2001      	movs	r0, #1
 800724a:	fa00 f202 	lsl.w	r2, r0, r2
 800724e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007252:	bf00      	nop
 8007254:	370c      	adds	r7, #12
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	e000e100 	.word	0xe000e100

08007264 <__NVIC_SetPriority>:
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	4603      	mov	r3, r0
 800726c:	6039      	str	r1, [r7, #0]
 800726e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007274:	2b00      	cmp	r3, #0
 8007276:	db0a      	blt.n	800728e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007278:	490d      	ldr	r1, [pc, #52]	; (80072b0 <__NVIC_SetPriority+0x4c>)
 800727a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	b2d2      	uxtb	r2, r2
 8007282:	0112      	lsls	r2, r2, #4
 8007284:	b2d2      	uxtb	r2, r2
 8007286:	440b      	add	r3, r1
 8007288:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800728c:	e00a      	b.n	80072a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800728e:	4909      	ldr	r1, [pc, #36]	; (80072b4 <__NVIC_SetPriority+0x50>)
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	f003 030f 	and.w	r3, r3, #15
 8007296:	3b04      	subs	r3, #4
 8007298:	683a      	ldr	r2, [r7, #0]
 800729a:	b2d2      	uxtb	r2, r2
 800729c:	0112      	lsls	r2, r2, #4
 800729e:	b2d2      	uxtb	r2, r2
 80072a0:	440b      	add	r3, r1
 80072a2:	761a      	strb	r2, [r3, #24]
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	e000e100 	.word	0xe000e100
 80072b4:	e000ed00 	.word	0xe000ed00

080072b8 <NVIC_EncodePriority>:
{
 80072b8:	b480      	push	{r7}
 80072ba:	b089      	sub	sp, #36	; 0x24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f003 0307 	and.w	r3, r3, #7
 80072ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	f1c3 0307 	rsb	r3, r3, #7
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	bf28      	it	cs
 80072d6:	2304      	movcs	r3, #4
 80072d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	3304      	adds	r3, #4
 80072de:	2b06      	cmp	r3, #6
 80072e0:	d902      	bls.n	80072e8 <NVIC_EncodePriority+0x30>
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	3b03      	subs	r3, #3
 80072e6:	e000      	b.n	80072ea <NVIC_EncodePriority+0x32>
 80072e8:	2300      	movs	r3, #0
 80072ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072ec:	2201      	movs	r2, #1
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	fa02 f303 	lsl.w	r3, r2, r3
 80072f4:	1e5a      	subs	r2, r3, #1
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	401a      	ands	r2, r3
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072fe:	2101      	movs	r1, #1
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	fa01 f303 	lsl.w	r3, r1, r3
 8007306:	1e59      	subs	r1, r3, #1
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800730c:	4313      	orrs	r3, r2
}
 800730e:	4618      	mov	r0, r3
 8007310:	3724      	adds	r7, #36	; 0x24
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <LL_GPIO_ReadInputPort>:
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
}
 8007326:	4618      	mov	r0, r3
 8007328:	370c      	adds	r7, #12
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr

08007332 <LL_USART_Enable>:
{
 8007332:	b480      	push	{r7}
 8007334:	b083      	sub	sp, #12
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	60da      	str	r2, [r3, #12]
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <LL_USART_ConfigAsyncMode>:
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	615a      	str	r2, [r3, #20]
}
 8007372:	bf00      	nop
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <LL_USART_IsActiveFlag_RXNE>:
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0320 	and.w	r3, r3, #32
 800738e:	2b20      	cmp	r3, #32
 8007390:	bf0c      	ite	eq
 8007392:	2301      	moveq	r3, #1
 8007394:	2300      	movne	r3, #0
 8007396:	b2db      	uxtb	r3, r3
}
 8007398:	4618      	mov	r0, r3
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <LL_USART_IsActiveFlag_TC>:
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b4:	2b40      	cmp	r3, #64	; 0x40
 80073b6:	bf0c      	ite	eq
 80073b8:	2301      	moveq	r3, #1
 80073ba:	2300      	movne	r3, #0
 80073bc:	b2db      	uxtb	r3, r3
}
 80073be:	4618      	mov	r0, r3
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr

080073ca <LL_USART_ClearFlag_RXNE>:
{
 80073ca:	b480      	push	{r7}
 80073cc:	b083      	sub	sp, #12
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f06f 0220 	mvn.w	r2, #32
 80073d8:	601a      	str	r2, [r3, #0]
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <LL_USART_EnableIT_RXNE>:
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	f043 0220 	orr.w	r2, r3, #32
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	60da      	str	r2, [r3, #12]
}
 80073fa:	bf00      	nop
 80073fc:	370c      	adds	r7, #12
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <LL_USART_ReceiveData8>:
{
 8007406:	b480      	push	{r7}
 8007408:	b083      	sub	sp, #12
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	b2db      	uxtb	r3, r3
}
 8007414:	4618      	mov	r0, r3
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <LL_USART_TransmitData8>:
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800742c:	78fa      	ldrb	r2, [r7, #3]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	605a      	str	r2, [r3, #4]
}
 8007432:	bf00      	nop
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
	...

08007440 <UART3_Init>:
#include "stm32f4xx_ll_utils.h"

static struct ring_buffer_struct* UART_rx_data;

void UART3_Init(struct ring_buffer_struct* rx_data)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b090      	sub	sp, #64	; 0x40
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
	LL_USART_InitTypeDef USART_InitStruct = {0};
 8007448:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800744c:	2200      	movs	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	605a      	str	r2, [r3, #4]
 8007452:	609a      	str	r2, [r3, #8]
 8007454:	60da      	str	r2, [r3, #12]
 8007456:	611a      	str	r2, [r3, #16]
 8007458:	615a      	str	r2, [r3, #20]
 800745a:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800745c:	f107 030c 	add.w	r3, r7, #12
 8007460:	2200      	movs	r2, #0
 8007462:	601a      	str	r2, [r3, #0]
 8007464:	605a      	str	r2, [r3, #4]
 8007466:	609a      	str	r2, [r3, #8]
 8007468:	60da      	str	r2, [r3, #12]
 800746a:	611a      	str	r2, [r3, #16]
 800746c:	615a      	str	r2, [r3, #20]

	/**USART3 GPIO Configuration
	PD8   ------> USART3_TX
	PD9   ------> USART3_RX
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 800746e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007472:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007474:	2302      	movs	r3, #2
 8007476:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007478:	2303      	movs	r3, #3
 800747a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800747c:	2300      	movs	r3, #0
 800747e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007480:	2300      	movs	r3, #0
 8007482:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8007484:	2307      	movs	r3, #7
 8007486:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007488:	f107 030c 	add.w	r3, r7, #12
 800748c:	4619      	mov	r1, r3
 800748e:	481c      	ldr	r0, [pc, #112]	; (8007500 <UART3_Init+0xc0>)
 8007490:	f7fb f9ef 	bl	8002872 <LL_GPIO_Init>

	NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007494:	f7ff feba 	bl	800720c <__NVIC_GetPriorityGrouping>
 8007498:	4603      	mov	r3, r0
 800749a:	2200      	movs	r2, #0
 800749c:	2100      	movs	r1, #0
 800749e:	4618      	mov	r0, r3
 80074a0:	f7ff ff0a 	bl	80072b8 <NVIC_EncodePriority>
 80074a4:	4603      	mov	r3, r0
 80074a6:	4619      	mov	r1, r3
 80074a8:	2027      	movs	r0, #39	; 0x27
 80074aa:	f7ff fedb 	bl	8007264 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART3_IRQn);
 80074ae:	2027      	movs	r0, #39	; 0x27
 80074b0:	f7ff feba 	bl	8007228 <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 115200;
 80074b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80074b8:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80074ba:	2300      	movs	r3, #0
 80074bc:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80074be:	2300      	movs	r3, #0
 80074c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80074c2:	2300      	movs	r3, #0
 80074c4:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80074c6:	230c      	movs	r3, #12
 80074c8:	637b      	str	r3, [r7, #52]	; 0x34
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80074ca:	2300      	movs	r3, #0
 80074cc:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80074ce:	2300      	movs	r3, #0
 80074d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_USART_Init(USART3, &USART_InitStruct);
 80074d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074d6:	4619      	mov	r1, r3
 80074d8:	480a      	ldr	r0, [pc, #40]	; (8007504 <UART3_Init+0xc4>)
 80074da:	f7fc f8cb 	bl	8003674 <LL_USART_Init>
	LL_USART_EnableIT_RXNE(USART3);
 80074de:	4809      	ldr	r0, [pc, #36]	; (8007504 <UART3_Init+0xc4>)
 80074e0:	f7ff ff81 	bl	80073e6 <LL_USART_EnableIT_RXNE>
	LL_USART_ConfigAsyncMode(USART3);
 80074e4:	4807      	ldr	r0, [pc, #28]	; (8007504 <UART3_Init+0xc4>)
 80074e6:	f7ff ff34 	bl	8007352 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART3);
 80074ea:	4806      	ldr	r0, [pc, #24]	; (8007504 <UART3_Init+0xc4>)
 80074ec:	f7ff ff21 	bl	8007332 <LL_USART_Enable>

	UART_rx_data = rx_data;
 80074f0:	4a05      	ldr	r2, [pc, #20]	; (8007508 <UART3_Init+0xc8>)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6013      	str	r3, [r2, #0]
}
 80074f6:	bf00      	nop
 80074f8:	3740      	adds	r7, #64	; 0x40
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	40020c00 	.word	0x40020c00
 8007504:	40004800 	.word	0x40004800
 8007508:	20008b6c 	.word	0x20008b6c

0800750c <Sensor_UpdateGpioInit>:

void Sensor_UpdateGpioInit()
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007512:	463b      	mov	r3, r7
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]
 8007518:	605a      	str	r2, [r3, #4]
 800751a:	609a      	str	r2, [r3, #8]
 800751c:	60da      	str	r2, [r3, #12]
 800751e:	611a      	str	r2, [r3, #16]
 8007520:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8007522:	2301      	movs	r3, #1
 8007524:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8007526:	2300      	movs	r3, #0
 8007528:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800752a:	2302      	movs	r3, #2
 800752c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800752e:	463b      	mov	r3, r7
 8007530:	4619      	mov	r1, r3
 8007532:	4803      	ldr	r0, [pc, #12]	; (8007540 <Sensor_UpdateGpioInit+0x34>)
 8007534:	f7fb f99d 	bl	8002872 <LL_GPIO_Init>
}
 8007538:	bf00      	nop
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	40020000 	.word	0x40020000

08007544 <Sensor_GpioValue>:

uint8_t Sensor_GpioValue()
{
 8007544:	b580      	push	{r7, lr}
 8007546:	af00      	add	r7, sp, #0
	return LL_GPIO_ReadInputPort(GPIOA) & LL_GPIO_PIN_0;
 8007548:	4804      	ldr	r0, [pc, #16]	; (800755c <Sensor_GpioValue+0x18>)
 800754a:	f7ff fee6 	bl	800731a <LL_GPIO_ReadInputPort>
 800754e:	4603      	mov	r3, r0
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	b2db      	uxtb	r3, r3
}
 8007558:	4618      	mov	r0, r3
 800755a:	bd80      	pop	{r7, pc}
 800755c:	40020000 	.word	0x40020000

08007560 <UART3_SendData_byte>:

void UART3_SendData_byte(char data)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
 8007566:	4603      	mov	r3, r0
 8007568:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART3, data);
 800756a:	79fb      	ldrb	r3, [r7, #7]
 800756c:	4619      	mov	r1, r3
 800756e:	4807      	ldr	r0, [pc, #28]	; (800758c <UART3_SendData_byte+0x2c>)
 8007570:	f7ff ff56 	bl	8007420 <LL_USART_TransmitData8>
	while (!LL_USART_IsActiveFlag_TC(USART3));
 8007574:	bf00      	nop
 8007576:	4805      	ldr	r0, [pc, #20]	; (800758c <UART3_SendData_byte+0x2c>)
 8007578:	f7ff ff14 	bl	80073a4 <LL_USART_IsActiveFlag_TC>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0f9      	beq.n	8007576 <UART3_SendData_byte+0x16>
}
 8007582:	bf00      	nop
 8007584:	3708      	adds	r7, #8
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	40004800 	.word	0x40004800

08007590 <UART3_SendData>:

void UART3_SendData(char* data, uint32_t data_length)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < data_length; ++i)
 800759a:	2300      	movs	r3, #0
 800759c:	60fb      	str	r3, [r7, #12]
 800759e:	e009      	b.n	80075b4 <UART3_SendData+0x24>
	{
		UART3_SendData_byte(data[i]);
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	4413      	add	r3, r2
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7ff ffd9 	bl	8007560 <UART3_SendData_byte>
	for(uint32_t i = 0; i < data_length; ++i)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3301      	adds	r3, #1
 80075b2:	60fb      	str	r3, [r7, #12]
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d3f1      	bcc.n	80075a0 <UART3_SendData+0x10>
	}
}
 80075bc:	bf00      	nop
 80075be:	3710      	adds	r7, #16
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <UART3_CharReception_Callback>:

void UART3_CharReception_Callback(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
	__IO uint8_t received_char;
	received_char = LL_USART_ReceiveData8(USART3);
 80075ca:	4808      	ldr	r0, [pc, #32]	; (80075ec <UART3_CharReception_Callback+0x28>)
 80075cc:	f7ff ff1b 	bl	8007406 <LL_USART_ReceiveData8>
 80075d0:	4603      	mov	r3, r0
 80075d2:	71fb      	strb	r3, [r7, #7]

	RingBuffPush(UART_rx_data, (char)received_char);
 80075d4:	4b06      	ldr	r3, [pc, #24]	; (80075f0 <UART3_CharReception_Callback+0x2c>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	79fa      	ldrb	r2, [r7, #7]
 80075da:	b2d2      	uxtb	r2, r2
 80075dc:	4611      	mov	r1, r2
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fa fc57 	bl	8001e92 <RingBuffPush>
}
 80075e4:	bf00      	nop
 80075e6:	3708      	adds	r7, #8
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	40004800 	.word	0x40004800
 80075f0:	20008b6c 	.word	0x20008b6c

080075f4 <Error_Callback>:

static void Error_Callback(void)
{
 80075f4:	b480      	push	{r7}
 80075f6:	af00      	add	r7, sp, #0
	//dummy
}
 80075f8:	bf00      	nop
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr
	...

08007604 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART3)) {
 8007608:	4807      	ldr	r0, [pc, #28]	; (8007628 <USART3_IRQHandler+0x24>)
 800760a:	f7ff feb8 	bl	800737e <LL_USART_IsActiveFlag_RXNE>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d005      	beq.n	8007620 <USART3_IRQHandler+0x1c>
		UART3_CharReception_Callback();
 8007614:	f7ff ffd6 	bl	80075c4 <UART3_CharReception_Callback>
		LL_USART_ClearFlag_RXNE(USART3);
 8007618:	4803      	ldr	r0, [pc, #12]	; (8007628 <USART3_IRQHandler+0x24>)
 800761a:	f7ff fed6 	bl	80073ca <LL_USART_ClearFlag_RXNE>
	} else {
		Error_Callback();
	}
}
 800761e:	e001      	b.n	8007624 <USART3_IRQHandler+0x20>
		Error_Callback();
 8007620:	f7ff ffe8 	bl	80075f4 <Error_Callback>
}
 8007624:	bf00      	nop
 8007626:	bd80      	pop	{r7, pc}
 8007628:	40004800 	.word	0x40004800

0800762c <MX_FREERTOS_Init>:

void StartDefaultTask(void *argument);
void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void MX_FREERTOS_Init(void)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	af00      	add	r7, sp, #0
	Led_TaskInit();
 8007630:	f7ff f8ce 	bl	80067d0 <Led_TaskInit>
	Relay_TaskInit();
 8007634:	f7ff fa26 	bl	8006a84 <Relay_TaskInit>

	ESP_TaskInit();
 8007638:	f7fe fffc 	bl	8006634 <ESP_TaskInit>

	BitEngine_TaskInit();
 800763c:	f7fe ff16 	bl	800646c <BitEngine_TaskInit>
	Sensor_TaskInit();
 8007640:	f7ff fbe0 	bl	8006e04 <Sensor_TaskInit>

	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8007644:	4a04      	ldr	r2, [pc, #16]	; (8007658 <MX_FREERTOS_Init+0x2c>)
 8007646:	2100      	movs	r1, #0
 8007648:	4804      	ldr	r0, [pc, #16]	; (800765c <MX_FREERTOS_Init+0x30>)
 800764a:	f7fc f915 	bl	8003878 <osThreadNew>
 800764e:	4602      	mov	r2, r0
 8007650:	4b03      	ldr	r3, [pc, #12]	; (8007660 <MX_FREERTOS_Init+0x34>)
 8007652:	601a      	str	r2, [r3, #0]
}
 8007654:	bf00      	nop
 8007656:	bd80      	pop	{r7, pc}
 8007658:	08009f74 	.word	0x08009f74
 800765c:	08007665 	.word	0x08007665
 8007660:	200149b0 	.word	0x200149b0

08007664 <StartDefaultTask>:

void StartDefaultTask(void *argument)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1);
 800766c:	2001      	movs	r0, #1
 800766e:	f7fc f9a9 	bl	80039c4 <osDelay>
 8007672:	e7fb      	b.n	800766c <StartDefaultTask+0x8>

08007674 <LL_RCC_HSI_Enable>:
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007678:	4a05      	ldr	r2, [pc, #20]	; (8007690 <LL_RCC_HSI_Enable+0x1c>)
 800767a:	4b05      	ldr	r3, [pc, #20]	; (8007690 <LL_RCC_HSI_Enable+0x1c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f043 0301 	orr.w	r3, r3, #1
 8007682:	6013      	str	r3, [r2, #0]
}
 8007684:	bf00      	nop
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	40023800 	.word	0x40023800

08007694 <LL_RCC_HSI_IsReady>:
{
 8007694:	b480      	push	{r7}
 8007696:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8007698:	4b06      	ldr	r3, [pc, #24]	; (80076b4 <LL_RCC_HSI_IsReady+0x20>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0302 	and.w	r3, r3, #2
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	bf0c      	ite	eq
 80076a4:	2301      	moveq	r3, #1
 80076a6:	2300      	movne	r3, #0
 80076a8:	b2db      	uxtb	r3, r3
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	40023800 	.word	0x40023800

080076b8 <LL_RCC_HSI_SetCalibTrimming>:
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80076c0:	4907      	ldr	r1, [pc, #28]	; (80076e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80076c2:	4b07      	ldr	r3, [pc, #28]	; (80076e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	00db      	lsls	r3, r3, #3
 80076ce:	4313      	orrs	r3, r2
 80076d0:	600b      	str	r3, [r1, #0]
}
 80076d2:	bf00      	nop
 80076d4:	370c      	adds	r7, #12
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
 80076de:	bf00      	nop
 80076e0:	40023800 	.word	0x40023800

080076e4 <LL_RCC_LSI_Enable>:
{
 80076e4:	b480      	push	{r7}
 80076e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80076e8:	4a05      	ldr	r2, [pc, #20]	; (8007700 <LL_RCC_LSI_Enable+0x1c>)
 80076ea:	4b05      	ldr	r3, [pc, #20]	; (8007700 <LL_RCC_LSI_Enable+0x1c>)
 80076ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076ee:	f043 0301 	orr.w	r3, r3, #1
 80076f2:	6753      	str	r3, [r2, #116]	; 0x74
}
 80076f4:	bf00      	nop
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	40023800 	.word	0x40023800

08007704 <LL_RCC_LSI_IsReady>:
{
 8007704:	b480      	push	{r7}
 8007706:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8007708:	4b06      	ldr	r3, [pc, #24]	; (8007724 <LL_RCC_LSI_IsReady+0x20>)
 800770a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b02      	cmp	r3, #2
 8007712:	bf0c      	ite	eq
 8007714:	2301      	moveq	r3, #1
 8007716:	2300      	movne	r3, #0
 8007718:	b2db      	uxtb	r3, r3
}
 800771a:	4618      	mov	r0, r3
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr
 8007724:	40023800 	.word	0x40023800

08007728 <LL_RCC_SetSysClkSource>:
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007730:	4906      	ldr	r1, [pc, #24]	; (800774c <LL_RCC_SetSysClkSource+0x24>)
 8007732:	4b06      	ldr	r3, [pc, #24]	; (800774c <LL_RCC_SetSysClkSource+0x24>)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f023 0203 	bic.w	r2, r3, #3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4313      	orrs	r3, r2
 800773e:	608b      	str	r3, [r1, #8]
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	40023800 	.word	0x40023800

08007750 <LL_RCC_GetSysClkSource>:
{
 8007750:	b480      	push	{r7}
 8007752:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007754:	4b04      	ldr	r3, [pc, #16]	; (8007768 <LL_RCC_GetSysClkSource+0x18>)
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f003 030c 	and.w	r3, r3, #12
}
 800775c:	4618      	mov	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	40023800 	.word	0x40023800

0800776c <LL_RCC_SetAHBPrescaler>:
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007774:	4906      	ldr	r1, [pc, #24]	; (8007790 <LL_RCC_SetAHBPrescaler+0x24>)
 8007776:	4b06      	ldr	r3, [pc, #24]	; (8007790 <LL_RCC_SetAHBPrescaler+0x24>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4313      	orrs	r3, r2
 8007782:	608b      	str	r3, [r1, #8]
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	40023800 	.word	0x40023800

08007794 <LL_RCC_SetAPB1Prescaler>:
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800779c:	4906      	ldr	r1, [pc, #24]	; (80077b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 800779e:	4b06      	ldr	r3, [pc, #24]	; (80077b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	608b      	str	r3, [r1, #8]
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr
 80077b8:	40023800 	.word	0x40023800

080077bc <LL_RCC_SetAPB2Prescaler>:
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80077c4:	4906      	ldr	r1, [pc, #24]	; (80077e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80077c6:	4b06      	ldr	r3, [pc, #24]	; (80077e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	608b      	str	r3, [r1, #8]
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	40023800 	.word	0x40023800

080077e4 <LL_RCC_SetRTCClockSource>:
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80077ec:	4906      	ldr	r1, [pc, #24]	; (8007808 <LL_RCC_SetRTCClockSource+0x24>)
 80077ee:	4b06      	ldr	r3, [pc, #24]	; (8007808 <LL_RCC_SetRTCClockSource+0x24>)
 80077f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	670b      	str	r3, [r1, #112]	; 0x70
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr
 8007808:	40023800 	.word	0x40023800

0800780c <LL_RCC_EnableRTC>:
{
 800780c:	b480      	push	{r7}
 800780e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8007810:	4a05      	ldr	r2, [pc, #20]	; (8007828 <LL_RCC_EnableRTC+0x1c>)
 8007812:	4b05      	ldr	r3, [pc, #20]	; (8007828 <LL_RCC_EnableRTC+0x1c>)
 8007814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007816:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800781a:	6713      	str	r3, [r2, #112]	; 0x70
}
 800781c:	bf00      	nop
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	40023800 	.word	0x40023800

0800782c <LL_RCC_ForceBackupDomainReset>:
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007830:	4a05      	ldr	r2, [pc, #20]	; (8007848 <LL_RCC_ForceBackupDomainReset+0x1c>)
 8007832:	4b05      	ldr	r3, [pc, #20]	; (8007848 <LL_RCC_ForceBackupDomainReset+0x1c>)
 8007834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800783a:	6713      	str	r3, [r2, #112]	; 0x70
}
 800783c:	bf00      	nop
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	40023800 	.word	0x40023800

0800784c <LL_RCC_ReleaseBackupDomainReset>:
{
 800784c:	b480      	push	{r7}
 800784e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007850:	4a05      	ldr	r2, [pc, #20]	; (8007868 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 8007852:	4b05      	ldr	r3, [pc, #20]	; (8007868 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 8007854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800785a:	6713      	str	r3, [r2, #112]	; 0x70
}
 800785c:	bf00      	nop
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop
 8007868:	40023800 	.word	0x40023800

0800786c <LL_RCC_PLL_Enable>:
{
 800786c:	b480      	push	{r7}
 800786e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007870:	4a05      	ldr	r2, [pc, #20]	; (8007888 <LL_RCC_PLL_Enable+0x1c>)
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <LL_RCC_PLL_Enable+0x1c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800787a:	6013      	str	r3, [r2, #0]
}
 800787c:	bf00      	nop
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	40023800 	.word	0x40023800

0800788c <LL_RCC_PLL_IsReady>:
{
 800788c:	b480      	push	{r7}
 800788e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8007890:	4b07      	ldr	r3, [pc, #28]	; (80078b0 <LL_RCC_PLL_IsReady+0x24>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007898:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800789c:	bf0c      	ite	eq
 800789e:	2301      	moveq	r3, #1
 80078a0:	2300      	movne	r3, #0
 80078a2:	b2db      	uxtb	r3, r3
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	40023800 	.word	0x40023800

080078b4 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
 80078c0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80078c2:	480d      	ldr	r0, [pc, #52]	; (80078f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80078c4:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	4b0c      	ldr	r3, [pc, #48]	; (80078fc <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80078ca:	4013      	ands	r3, r2
 80078cc:	68f9      	ldr	r1, [r7, #12]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	4311      	orrs	r1, r2
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	0192      	lsls	r2, r2, #6
 80078d6:	430a      	orrs	r2, r1
 80078d8:	4313      	orrs	r3, r2
 80078da:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80078dc:	4906      	ldr	r1, [pc, #24]	; (80078f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80078de:	4b06      	ldr	r3, [pc, #24]	; (80078f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	604b      	str	r3, [r1, #4]
}
 80078ec:	bf00      	nop
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	40023800 	.word	0x40023800
 80078fc:	ffbf8000 	.word	0xffbf8000

08007900 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007908:	4908      	ldr	r1, [pc, #32]	; (800792c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800790a:	4b08      	ldr	r3, [pc, #32]	; (800792c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800790c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4313      	orrs	r3, r2
 8007912:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007914:	4b05      	ldr	r3, [pc, #20]	; (800792c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007916:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4013      	ands	r3, r2
 800791c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800791e:	68fb      	ldr	r3, [r7, #12]
}
 8007920:	bf00      	nop
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	40023800 	.word	0x40023800

08007930 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8007938:	4908      	ldr	r1, [pc, #32]	; (800795c <LL_APB1_GRP1_EnableClock+0x2c>)
 800793a:	4b08      	ldr	r3, [pc, #32]	; (800795c <LL_APB1_GRP1_EnableClock+0x2c>)
 800793c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4313      	orrs	r3, r2
 8007942:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8007944:	4b05      	ldr	r3, [pc, #20]	; (800795c <LL_APB1_GRP1_EnableClock+0x2c>)
 8007946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4013      	ands	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800794e:	68fb      	ldr	r3, [r7, #12]
}
 8007950:	bf00      	nop
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	40023800 	.word	0x40023800

08007960 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8007968:	4906      	ldr	r1, [pc, #24]	; (8007984 <LL_FLASH_SetLatency+0x24>)
 800796a:	4b06      	ldr	r3, [pc, #24]	; (8007984 <LL_FLASH_SetLatency+0x24>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f023 020f 	bic.w	r2, r3, #15
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4313      	orrs	r3, r2
 8007976:	600b      	str	r3, [r1, #0]
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	40023c00 	.word	0x40023c00

08007988 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8007988:	b480      	push	{r7}
 800798a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800798c:	4b04      	ldr	r3, [pc, #16]	; (80079a0 <LL_FLASH_GetLatency+0x18>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 030f 	and.w	r3, r3, #15
}
 8007994:	4618      	mov	r0, r3
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	40023c00 	.word	0x40023c00

080079a4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80079ac:	4906      	ldr	r1, [pc, #24]	; (80079c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80079ae:	4b06      	ldr	r3, [pc, #24]	; (80079c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	600b      	str	r3, [r1, #0]
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	40007000 	.word	0x40007000

080079cc <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80079d0:	4a05      	ldr	r2, [pc, #20]	; (80079e8 <LL_PWR_EnableBkUpAccess+0x1c>)
 80079d2:	4b05      	ldr	r3, [pc, #20]	; (80079e8 <LL_PWR_EnableBkUpAccess+0x1c>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079da:	6013      	str	r3, [r2, #0]
}
 80079dc:	bf00      	nop
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	40007000 	.word	0x40007000

080079ec <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);

int main(void)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
	HAL_Init();
 80079f0:	f7fa fa94 	bl	8001f1c <HAL_Init>
	SystemClock_Config();
 80079f4:	f000 f824 	bl	8007a40 <SystemClock_Config>

	RTC_Init();
 80079f8:	f000 f954 	bl	8007ca4 <RTC_Init>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80079fc:	2004      	movs	r0, #4
 80079fe:	f7ff ff7f 	bl	8007900 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8007a02:	2080      	movs	r0, #128	; 0x80
 8007a04:	f7ff ff7c 	bl	8007900 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8007a08:	2001      	movs	r0, #1
 8007a0a:	f7ff ff79 	bl	8007900 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8007a0e:	2002      	movs	r0, #2
 8007a10:	f7ff ff76 	bl	8007900 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8007a14:	2008      	movs	r0, #8
 8007a16:	f7ff ff73 	bl	8007900 <LL_AHB1_GRP1_EnableClock>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8007a1a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007a1e:	f7ff ff87 	bl	8007930 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8007a22:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007a26:	f7ff ff83 	bl	8007930 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8007a2a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007a2e:	f7ff ff7f 	bl	8007930 <LL_APB1_GRP1_EnableClock>
//  MX_USART1_UART_Init();
//  MX_USART2_UART_Init();
//  MX_USART3_UART_Init();
//  MX_FATFS_Init();

	osKernelInitialize();
 8007a32:	f7fb feb7 	bl	80037a4 <osKernelInitialize>
	MX_FREERTOS_Init();
 8007a36:	f7ff fdf9 	bl	800762c <MX_FREERTOS_Init>
	osKernelStart();
 8007a3a:	f7fb fee7 	bl	800380c <osKernelStart>

	while (1) {}
 8007a3e:	e7fe      	b.n	8007a3e <main+0x52>

08007a40 <SystemClock_Config>:
}


void SystemClock_Config(void)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8007a44:	2005      	movs	r0, #5
 8007a46:	f7ff ff8b 	bl	8007960 <LL_FLASH_SetLatency>

	if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_5)
 8007a4a:	f7ff ff9d 	bl	8007988 <LL_FLASH_GetLatency>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b05      	cmp	r3, #5
 8007a52:	d001      	beq.n	8007a58 <SystemClock_Config+0x18>
	{
	Error_Handler();
 8007a54:	f000 f866 	bl	8007b24 <Error_Handler>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8007a58:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007a5c:	f7ff ffa2 	bl	80079a4 <LL_PWR_SetRegulVoltageScaling>
	LL_RCC_HSI_SetCalibTrimming(16);
 8007a60:	2010      	movs	r0, #16
 8007a62:	f7ff fe29 	bl	80076b8 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8007a66:	f7ff fe05 	bl	8007674 <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while(LL_RCC_HSI_IsReady() != 1) {}
 8007a6a:	bf00      	nop
 8007a6c:	f7ff fe12 	bl	8007694 <LL_RCC_HSI_IsReady>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d1fa      	bne.n	8007a6c <SystemClock_Config+0x2c>
	LL_RCC_LSI_Enable();
 8007a76:	f7ff fe35 	bl	80076e4 <LL_RCC_LSI_Enable>

	/* Wait till LSI is ready */
	while(LL_RCC_LSI_IsReady() != 1) {}
 8007a7a:	bf00      	nop
 8007a7c:	f7ff fe42 	bl	8007704 <LL_RCC_LSI_IsReady>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d1fa      	bne.n	8007a7c <SystemClock_Config+0x3c>
	LL_PWR_EnableBkUpAccess();
 8007a86:	f7ff ffa1 	bl	80079cc <LL_PWR_EnableBkUpAccess>
	LL_RCC_ForceBackupDomainReset();
 8007a8a:	f7ff fecf 	bl	800782c <LL_RCC_ForceBackupDomainReset>
	LL_RCC_ReleaseBackupDomainReset();
 8007a8e:	f7ff fedd 	bl	800784c <LL_RCC_ReleaseBackupDomainReset>
	LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 8007a92:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007a96:	f7ff fea5 	bl	80077e4 <LL_RCC_SetRTCClockSource>
	LL_RCC_EnableRTC();
 8007a9a:	f7ff feb7 	bl	800780c <LL_RCC_EnableRTC>
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 168, LL_RCC_PLLP_DIV_2);
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	22a8      	movs	r2, #168	; 0xa8
 8007aa2:	2108      	movs	r1, #8
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f7ff ff05 	bl	80078b4 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8007aaa:	f7ff fedf 	bl	800786c <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while(LL_RCC_PLL_IsReady() != 1) {}
 8007aae:	bf00      	nop
 8007ab0:	f7ff feec 	bl	800788c <LL_RCC_PLL_IsReady>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d1fa      	bne.n	8007ab0 <SystemClock_Config+0x70>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8007aba:	2000      	movs	r0, #0
 8007abc:	f7ff fe56 	bl	800776c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8007ac0:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8007ac4:	f7ff fe66 	bl	8007794 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8007ac8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007acc:	f7ff fe76 	bl	80077bc <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8007ad0:	2002      	movs	r0, #2
 8007ad2:	f7ff fe29 	bl	8007728 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8007ad6:	bf00      	nop
 8007ad8:	f7ff fe3a 	bl	8007750 <LL_RCC_GetSysClkSource>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b08      	cmp	r3, #8
 8007ae0:	d1fa      	bne.n	8007ad8 <SystemClock_Config+0x98>
	LL_SetSystemCoreClock(168000000);
 8007ae2:	4806      	ldr	r0, [pc, #24]	; (8007afc <SystemClock_Config+0xbc>)
 8007ae4:	f7fb fe46 	bl	8003774 <LL_SetSystemCoreClock>

	/* Update the time base */
	if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8007ae8:	2000      	movs	r0, #0
 8007aea:	f000 fa47 	bl	8007f7c <HAL_InitTick>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d001      	beq.n	8007af8 <SystemClock_Config+0xb8>
	{
		Error_Handler();
 8007af4:	f000 f816 	bl	8007b24 <Error_Handler>
	};
}
 8007af8:	bf00      	nop
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	0a037a00 	.word	0x0a037a00

08007b00 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b082      	sub	sp, #8
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a04      	ldr	r2, [pc, #16]	; (8007b20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d101      	bne.n	8007b16 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8007b12:	f7fa fa25 	bl	8001f60 <HAL_IncTick>
	}
}
 8007b16:	bf00      	nop
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	40010000 	.word	0x40010000

08007b24 <Error_Handler>:

void Error_Handler(void)
{
 8007b24:	b480      	push	{r7}
 8007b26:	af00      	add	r7, sp, #0
}
 8007b28:	bf00      	nop
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
	...

08007b34 <LL_RCC_EnableRTC>:
{
 8007b34:	b480      	push	{r7}
 8007b36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8007b38:	4a05      	ldr	r2, [pc, #20]	; (8007b50 <LL_RCC_EnableRTC+0x1c>)
 8007b3a:	4b05      	ldr	r3, [pc, #20]	; (8007b50 <LL_RCC_EnableRTC+0x1c>)
 8007b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b42:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007b44:	bf00      	nop
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	40023800 	.word	0x40023800

08007b54 <LL_RTC_DisableInitMode>:
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b62:	60da      	str	r2, [r3, #12]
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <LL_RTC_SetAsynchPrescaler>:
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	041b      	lsls	r3, r3, #16
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	611a      	str	r2, [r3, #16]
}
 8007b8c:	bf00      	nop
 8007b8e:	370c      	adds	r7, #12
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <LL_RTC_SetSynchPrescaler>:
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007baa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	431a      	orrs	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	611a      	str	r2, [r3, #16]
}
 8007bb6:	bf00      	nop
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <LL_RTC_EnableWriteProtection>:
{
 8007bc2:	b480      	push	{r7}
 8007bc4:	b083      	sub	sp, #12
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	22ff      	movs	r2, #255	; 0xff
 8007bce:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <LL_RTC_DisableWriteProtection>:
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	22ca      	movs	r2, #202	; 0xca
 8007be8:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2253      	movs	r2, #83	; 0x53
 8007bee:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <LL_RTC_TIME_GetHour>:
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	0c1b      	lsrs	r3, r3, #16
 8007c0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	370c      	adds	r7, #12
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <LL_RTC_TIME_GetMinute>:
{
 8007c1a:	b480      	push	{r7}
 8007c1c:	b083      	sub	sp, #12
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU))>> RTC_TR_MNU_Pos);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	0a1b      	lsrs	r3, r3, #8
 8007c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <LL_RTC_DATE_GetWeekDay>:
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	0b5b      	lsrs	r3, r3, #13
 8007c46:	f003 0307 	and.w	r3, r3, #7
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <LL_RTC_BAK_SetRegister>:
{
 8007c56:	b490      	push	{r4, r7}
 8007c58:	b084      	sub	sp, #16
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	60f8      	str	r0, [r7, #12]
 8007c5e:	60b9      	str	r1, [r7, #8]
 8007c60:	607a      	str	r2, [r7, #4]
  tmp = (uint32_t)(&(RTCx->BKP0R));
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	3350      	adds	r3, #80	; 0x50
 8007c66:	461c      	mov	r4, r3
  tmp += (BackupRegister * 4U);
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	441c      	add	r4, r3
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007c6e:	4622      	mov	r2, r4
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6013      	str	r3, [r2, #0]
}
 8007c74:	bf00      	nop
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bc90      	pop	{r4, r7}
 8007c7c:	4770      	bx	lr

08007c7e <LL_RTC_BAK_GetRegister>:
{
 8007c7e:	b490      	push	{r4, r7}
 8007c80:	b082      	sub	sp, #8
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
 8007c86:	6039      	str	r1, [r7, #0]
  tmp = (uint32_t)(&(RTCx->BKP0R));
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	3350      	adds	r3, #80	; 0x50
 8007c8c:	461c      	mov	r4, r3
  tmp += (BackupRegister * 4U);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	441c      	add	r4, r3
  return (*(__IO uint32_t *)tmp);
 8007c94:	4623      	mov	r3, r4
 8007c96:	681b      	ldr	r3, [r3, #0]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc90      	pop	{r4, r7}
 8007ca0:	4770      	bx	lr
	...

08007ca4 <RTC_Init>:
#include "rtc.h"

void RTC_Init(void)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
	LL_RTC_InitTypeDef RTC_InitStruct = {0};
 8007caa:	f107 030c 	add.w	r3, r7, #12
 8007cae:	2200      	movs	r2, #0
 8007cb0:	601a      	str	r2, [r3, #0]
 8007cb2:	605a      	str	r2, [r3, #4]
 8007cb4:	609a      	str	r2, [r3, #8]
	LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 8007cb6:	1d3b      	adds	r3, r7, #4
 8007cb8:	2200      	movs	r2, #0
 8007cba:	601a      	str	r2, [r3, #0]
 8007cbc:	605a      	str	r2, [r3, #4]
	LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	603b      	str	r3, [r7, #0]

	LL_RCC_EnableRTC();
 8007cc2:	f7ff ff37 	bl	8007b34 <LL_RCC_EnableRTC>

	RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	60fb      	str	r3, [r7, #12]
	RTC_InitStruct.AsynchPrescaler = 127;
 8007cca:	237f      	movs	r3, #127	; 0x7f
 8007ccc:	613b      	str	r3, [r7, #16]
	RTC_InitStruct.SynchPrescaler = 255;
 8007cce:	23ff      	movs	r3, #255	; 0xff
 8007cd0:	617b      	str	r3, [r7, #20]
	LL_RTC_Init(RTC, &RTC_InitStruct);
 8007cd2:	f107 030c 	add.w	r3, r7, #12
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	481a      	ldr	r0, [pc, #104]	; (8007d44 <RTC_Init+0xa0>)
 8007cda:	f7fb f8a1 	bl	8002e20 <LL_RTC_Init>
	LL_RTC_SetAsynchPrescaler(RTC, 127);
 8007cde:	217f      	movs	r1, #127	; 0x7f
 8007ce0:	4818      	ldr	r0, [pc, #96]	; (8007d44 <RTC_Init+0xa0>)
 8007ce2:	f7ff ff45 	bl	8007b70 <LL_RTC_SetAsynchPrescaler>
	LL_RTC_SetSynchPrescaler(RTC, 255);
 8007ce6:	21ff      	movs	r1, #255	; 0xff
 8007ce8:	4816      	ldr	r0, [pc, #88]	; (8007d44 <RTC_Init+0xa0>)
 8007cea:	f7ff ff55 	bl	8007b98 <LL_RTC_SetSynchPrescaler>

	if(LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0) != 0x32F2)
 8007cee:	2100      	movs	r1, #0
 8007cf0:	4814      	ldr	r0, [pc, #80]	; (8007d44 <RTC_Init+0xa0>)
 8007cf2:	f7ff ffc4 	bl	8007c7e <LL_RTC_BAK_GetRegister>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d01d      	beq.n	8007d3c <RTC_Init+0x98>
	{
		RTC_TimeStruct.Hours = 0;
 8007d00:	2300      	movs	r3, #0
 8007d02:	723b      	strb	r3, [r7, #8]
		RTC_TimeStruct.Minutes = 0;
 8007d04:	2300      	movs	r3, #0
 8007d06:	727b      	strb	r3, [r7, #9]
		RTC_TimeStruct.Seconds = 0;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	72bb      	strb	r3, [r7, #10]
		LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_TimeStruct);
 8007d0c:	1d3b      	adds	r3, r7, #4
 8007d0e:	461a      	mov	r2, r3
 8007d10:	2101      	movs	r1, #1
 8007d12:	480c      	ldr	r0, [pc, #48]	; (8007d44 <RTC_Init+0xa0>)
 8007d14:	f7fb f8b4 	bl	8002e80 <LL_RTC_TIME_Init>
		RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	703b      	strb	r3, [r7, #0]
		RTC_DateStruct.Month = LL_RTC_MONTH_JANUARY;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	707b      	strb	r3, [r7, #1]
		RTC_DateStruct.Year = 0;
 8007d20:	2300      	movs	r3, #0
 8007d22:	70fb      	strb	r3, [r7, #3]
		LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 8007d24:	463b      	mov	r3, r7
 8007d26:	461a      	mov	r2, r3
 8007d28:	2101      	movs	r1, #1
 8007d2a:	4806      	ldr	r0, [pc, #24]	; (8007d44 <RTC_Init+0xa0>)
 8007d2c:	f7fb f950 	bl	8002fd0 <LL_RTC_DATE_Init>
		LL_RTC_BAK_SetRegister(RTC,LL_RTC_BKP_DR0,0x32F2);
 8007d30:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8007d34:	2100      	movs	r1, #0
 8007d36:	4803      	ldr	r0, [pc, #12]	; (8007d44 <RTC_Init+0xa0>)
 8007d38:	f7ff ff8d 	bl	8007c56 <LL_RTC_BAK_SetRegister>
	}

}
 8007d3c:	bf00      	nop
 8007d3e:	3718      	adds	r7, #24
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	40002800 	.word	0x40002800

08007d48 <RTC_GetTime>:

void RTC_GetTime(struct tm* time)
{
 8007d48:	b590      	push	{r4, r7, lr}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
	time->tm_hour = __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 8007d50:	4839      	ldr	r0, [pc, #228]	; (8007e38 <RTC_GetTime+0xf0>)
 8007d52:	f7ff ff53 	bl	8007bfc <LL_RTC_TIME_GetHour>
 8007d56:	4603      	mov	r3, r0
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	111b      	asrs	r3, r3, #4
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	f003 030f 	and.w	r3, r3, #15
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	461a      	mov	r2, r3
 8007d66:	0092      	lsls	r2, r2, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	005b      	lsls	r3, r3, #1
 8007d6c:	b2dc      	uxtb	r4, r3
 8007d6e:	4832      	ldr	r0, [pc, #200]	; (8007e38 <RTC_GetTime+0xf0>)
 8007d70:	f7ff ff44 	bl	8007bfc <LL_RTC_TIME_GetHour>
 8007d74:	4603      	mov	r3, r0
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	4423      	add	r3, r4
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	461a      	mov	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	609a      	str	r2, [r3, #8]
	time->tm_min = 	__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 8007d88:	482b      	ldr	r0, [pc, #172]	; (8007e38 <RTC_GetTime+0xf0>)
 8007d8a:	f7ff ff46 	bl	8007c1a <LL_RTC_TIME_GetMinute>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	111b      	asrs	r3, r3, #4
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	f003 030f 	and.w	r3, r3, #15
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	0092      	lsls	r2, r2, #2
 8007da0:	4413      	add	r3, r2
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	b2dc      	uxtb	r4, r3
 8007da6:	4824      	ldr	r0, [pc, #144]	; (8007e38 <RTC_GetTime+0xf0>)
 8007da8:	f7ff ff37 	bl	8007c1a <LL_RTC_TIME_GetMinute>
 8007dac:	4603      	mov	r3, r0
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	f003 030f 	and.w	r3, r3, #15
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	4423      	add	r3, r4
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	461a      	mov	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	605a      	str	r2, [r3, #4]

	// RTC HAS DIF WEEK DAY MASKS
	//tm  0 - sunday 6 - saturday
	//rtc 1 - monday 7 - sunday
	switch(LL_RTC_DATE_GetWeekDay(RTC))
 8007dc0:	481d      	ldr	r0, [pc, #116]	; (8007e38 <RTC_GetTime+0xf0>)
 8007dc2:	f7ff ff39 	bl	8007c38 <LL_RTC_DATE_GetWeekDay>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	2b06      	cmp	r3, #6
 8007dcc:	d82c      	bhi.n	8007e28 <RTC_GetTime+0xe0>
 8007dce:	a201      	add	r2, pc, #4	; (adr r2, 8007dd4 <RTC_GetTime+0x8c>)
 8007dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd4:	08007df1 	.word	0x08007df1
 8007dd8:	08007df9 	.word	0x08007df9
 8007ddc:	08007e01 	.word	0x08007e01
 8007de0:	08007e09 	.word	0x08007e09
 8007de4:	08007e11 	.word	0x08007e11
 8007de8:	08007e19 	.word	0x08007e19
 8007dec:	08007e21 	.word	0x08007e21
	{
	case LL_RTC_WEEKDAY_MONDAY: 	time->tm_wday = 1; break;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	619a      	str	r2, [r3, #24]
 8007df6:	e01b      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_TUESDAY: 	time->tm_wday = 2; break;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	619a      	str	r2, [r3, #24]
 8007dfe:	e017      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_WEDNESDAY: 	time->tm_wday = 3; break;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2203      	movs	r2, #3
 8007e04:	619a      	str	r2, [r3, #24]
 8007e06:	e013      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_THURSDAY: 	time->tm_wday = 4; break;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2204      	movs	r2, #4
 8007e0c:	619a      	str	r2, [r3, #24]
 8007e0e:	e00f      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_FRIDAY: 	time->tm_wday = 5; break;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2205      	movs	r2, #5
 8007e14:	619a      	str	r2, [r3, #24]
 8007e16:	e00b      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_SATURDAY: 	time->tm_wday = 6; break;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2206      	movs	r2, #6
 8007e1c:	619a      	str	r2, [r3, #24]
 8007e1e:	e007      	b.n	8007e30 <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_SUNDAY: 	time->tm_wday = 0; break;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	619a      	str	r2, [r3, #24]
 8007e26:	e003      	b.n	8007e30 <RTC_GetTime+0xe8>
	default: time->tm_wday = 0; break;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	619a      	str	r2, [r3, #24]
 8007e2e:	bf00      	nop
	}
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd90      	pop	{r4, r7, pc}
 8007e38:	40002800 	.word	0x40002800

08007e3c <RTC_SetTime>:

void RTC_SetTime(struct tm* time)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b086      	sub	sp, #24
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection(RTC);
 8007e44:	4836      	ldr	r0, [pc, #216]	; (8007f20 <RTC_SetTime+0xe4>)
 8007e46:	f7ff fec9 	bl	8007bdc <LL_RTC_DisableWriteProtection>
	LL_RTC_EnterInitMode(RTC);
 8007e4a:	4835      	ldr	r0, [pc, #212]	; (8007f20 <RTC_SetTime+0xe4>)
 8007e4c:	f7fb f966 	bl	800311c <LL_RTC_EnterInitMode>

	LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 8007e50:	f107 0310 	add.w	r3, r7, #16
 8007e54:	2200      	movs	r2, #0
 8007e56:	601a      	str	r2, [r3, #0]
 8007e58:	605a      	str	r2, [r3, #4]
	LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	60fb      	str	r3, [r7, #12]

	RTC_TimeStruct.Hours = time->tm_hour;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	753b      	strb	r3, [r7, #20]
	RTC_TimeStruct.Minutes = time->tm_min;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	757b      	strb	r3, [r7, #21]
	RTC_TimeStruct.Seconds = time->tm_sec;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	75bb      	strb	r3, [r7, #22]
	LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 8007e76:	f107 0310 	add.w	r3, r7, #16
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	4828      	ldr	r0, [pc, #160]	; (8007f20 <RTC_SetTime+0xe4>)
 8007e80:	f7fa fffe 	bl	8002e80 <LL_RTC_TIME_Init>

	switch(time->tm_wday)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	2b06      	cmp	r3, #6
 8007e8a:	d826      	bhi.n	8007eda <RTC_SetTime+0x9e>
 8007e8c:	a201      	add	r2, pc, #4	; (adr r2, 8007e94 <RTC_SetTime+0x58>)
 8007e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e92:	bf00      	nop
 8007e94:	08007eb1 	.word	0x08007eb1
 8007e98:	08007eb7 	.word	0x08007eb7
 8007e9c:	08007ebd 	.word	0x08007ebd
 8007ea0:	08007ec3 	.word	0x08007ec3
 8007ea4:	08007ec9 	.word	0x08007ec9
 8007ea8:	08007ecf 	.word	0x08007ecf
 8007eac:	08007ed5 	.word	0x08007ed5
	{
	case 0:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SUNDAY;		break;
 8007eb0:	2307      	movs	r3, #7
 8007eb2:	733b      	strb	r3, [r7, #12]
 8007eb4:	e014      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 1:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY; 	break;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	733b      	strb	r3, [r7, #12]
 8007eba:	e011      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 2:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_TUESDAY; 	break;
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	733b      	strb	r3, [r7, #12]
 8007ec0:	e00e      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 3: RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_WEDNESDAY; 	break;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	733b      	strb	r3, [r7, #12]
 8007ec6:	e00b      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 4:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_THURSDAY; 	break;
 8007ec8:	2304      	movs	r3, #4
 8007eca:	733b      	strb	r3, [r7, #12]
 8007ecc:	e008      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 5:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_FRIDAY; 	break;
 8007ece:	2305      	movs	r3, #5
 8007ed0:	733b      	strb	r3, [r7, #12]
 8007ed2:	e005      	b.n	8007ee0 <RTC_SetTime+0xa4>
	case 6:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SATURDAY;	break;
 8007ed4:	2306      	movs	r3, #6
 8007ed6:	733b      	strb	r3, [r7, #12]
 8007ed8:	e002      	b.n	8007ee0 <RTC_SetTime+0xa4>
	default: RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SUNDAY; 	break;
 8007eda:	2307      	movs	r3, #7
 8007edc:	733b      	strb	r3, [r7, #12]
 8007ede:	bf00      	nop
	}

	RTC_DateStruct.Day = time->tm_mday;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	73bb      	strb	r3, [r7, #14]
	RTC_DateStruct.Month = time->tm_mon + 1;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	691b      	ldr	r3, [r3, #16]
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	3301      	adds	r3, #1
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	737b      	strb	r3, [r7, #13]
	RTC_DateStruct.Year = time->tm_year;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	695b      	ldr	r3, [r3, #20]
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	73fb      	strb	r3, [r7, #15]
	LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 8007efc:	f107 030c 	add.w	r3, r7, #12
 8007f00:	461a      	mov	r2, r3
 8007f02:	2100      	movs	r1, #0
 8007f04:	4806      	ldr	r0, [pc, #24]	; (8007f20 <RTC_SetTime+0xe4>)
 8007f06:	f7fb f863 	bl	8002fd0 <LL_RTC_DATE_Init>

	LL_RTC_DisableInitMode(RTC);
 8007f0a:	4805      	ldr	r0, [pc, #20]	; (8007f20 <RTC_SetTime+0xe4>)
 8007f0c:	f7ff fe22 	bl	8007b54 <LL_RTC_DisableInitMode>
	LL_RTC_EnableWriteProtection(RTC);
 8007f10:	4803      	ldr	r0, [pc, #12]	; (8007f20 <RTC_SetTime+0xe4>)
 8007f12:	f7ff fe56 	bl	8007bc2 <LL_RTC_EnableWriteProtection>
}
 8007f16:	bf00      	nop
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	40002800 	.word	0x40002800

08007f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	607b      	str	r3, [r7, #4]
 8007f2e:	4a12      	ldr	r2, [pc, #72]	; (8007f78 <HAL_MspInit+0x54>)
 8007f30:	4b11      	ldr	r3, [pc, #68]	; (8007f78 <HAL_MspInit+0x54>)
 8007f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007f38:	6453      	str	r3, [r2, #68]	; 0x44
 8007f3a:	4b0f      	ldr	r3, [pc, #60]	; (8007f78 <HAL_MspInit+0x54>)
 8007f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f42:	607b      	str	r3, [r7, #4]
 8007f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007f46:	2300      	movs	r3, #0
 8007f48:	603b      	str	r3, [r7, #0]
 8007f4a:	4a0b      	ldr	r2, [pc, #44]	; (8007f78 <HAL_MspInit+0x54>)
 8007f4c:	4b0a      	ldr	r3, [pc, #40]	; (8007f78 <HAL_MspInit+0x54>)
 8007f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f54:	6413      	str	r3, [r2, #64]	; 0x40
 8007f56:	4b08      	ldr	r3, [pc, #32]	; (8007f78 <HAL_MspInit+0x54>)
 8007f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f5e:	603b      	str	r3, [r7, #0]
 8007f60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007f62:	2200      	movs	r2, #0
 8007f64:	210f      	movs	r1, #15
 8007f66:	f06f 0001 	mvn.w	r0, #1
 8007f6a:	f7fa f8c3 	bl	80020f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007f6e:	bf00      	nop
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	40023800 	.word	0x40023800

08007f7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b08c      	sub	sp, #48	; 0x30
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007f84:	2300      	movs	r3, #0
 8007f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	6879      	ldr	r1, [r7, #4]
 8007f90:	2019      	movs	r0, #25
 8007f92:	f7fa f8af 	bl	80020f4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8007f96:	2019      	movs	r0, #25
 8007f98:	f7fa f8c8 	bl	800212c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	60fb      	str	r3, [r7, #12]
 8007fa0:	4a1f      	ldr	r2, [pc, #124]	; (8008020 <HAL_InitTick+0xa4>)
 8007fa2:	4b1f      	ldr	r3, [pc, #124]	; (8008020 <HAL_InitTick+0xa4>)
 8007fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa6:	f043 0301 	orr.w	r3, r3, #1
 8007faa:	6453      	str	r3, [r2, #68]	; 0x44
 8007fac:	4b1c      	ldr	r3, [pc, #112]	; (8008020 <HAL_InitTick+0xa4>)
 8007fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	60fb      	str	r3, [r7, #12]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007fb8:	f107 0210 	add.w	r2, r7, #16
 8007fbc:	f107 0314 	add.w	r3, r7, #20
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7fa f8e0 	bl	8002188 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8007fc8:	f7fa f8ca 	bl	8002160 <HAL_RCC_GetPCLK2Freq>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd4:	4a13      	ldr	r2, [pc, #76]	; (8008024 <HAL_InitTick+0xa8>)
 8007fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fda:	0c9b      	lsrs	r3, r3, #18
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007fe0:	4b11      	ldr	r3, [pc, #68]	; (8008028 <HAL_InitTick+0xac>)
 8007fe2:	4a12      	ldr	r2, [pc, #72]	; (800802c <HAL_InitTick+0xb0>)
 8007fe4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8007fe6:	4b10      	ldr	r3, [pc, #64]	; (8008028 <HAL_InitTick+0xac>)
 8007fe8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8007fee:	4a0e      	ldr	r2, [pc, #56]	; (8008028 <HAL_InitTick+0xac>)
 8007ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8007ff4:	4b0c      	ldr	r3, [pc, #48]	; (8008028 <HAL_InitTick+0xac>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	; (8008028 <HAL_InitTick+0xac>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8008000:	4809      	ldr	r0, [pc, #36]	; (8008028 <HAL_InitTick+0xac>)
 8008002:	f7fa f8f3 	bl	80021ec <HAL_TIM_Base_Init>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d104      	bne.n	8008016 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800800c:	4806      	ldr	r0, [pc, #24]	; (8008028 <HAL_InitTick+0xac>)
 800800e:	f7fa f922 	bl	8002256 <HAL_TIM_Base_Start_IT>
 8008012:	4603      	mov	r3, r0
 8008014:	e000      	b.n	8008018 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
}
 8008018:	4618      	mov	r0, r3
 800801a:	3730      	adds	r7, #48	; 0x30
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	40023800 	.word	0x40023800
 8008024:	431bde83 	.word	0x431bde83
 8008028:	200149b4 	.word	0x200149b4
 800802c:	40010000 	.word	0x40010000

08008030 <NMI_Handler>:
#include "task.h"

extern TIM_HandleTypeDef htim1;

void NMI_Handler(void)
{
 8008030:	b480      	push	{r7}
 8008032:	af00      	add	r7, sp, #0

}
 8008034:	bf00      	nop
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <HardFault_Handler>:

void HardFault_Handler(void)
{
 800803e:	b480      	push	{r7}
 8008040:	af00      	add	r7, sp, #0
	while (1)
 8008042:	e7fe      	b.n	8008042 <HardFault_Handler+0x4>

08008044 <MemManage_Handler>:

	}
}

void MemManage_Handler(void)
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
	while (1)
 8008048:	e7fe      	b.n	8008048 <MemManage_Handler+0x4>

0800804a <BusFault_Handler>:

	}
}

void BusFault_Handler(void)
{
 800804a:	b480      	push	{r7}
 800804c:	af00      	add	r7, sp, #0
	while (1)
 800804e:	e7fe      	b.n	800804e <BusFault_Handler+0x4>

08008050 <UsageFault_Handler>:

	}
}

void UsageFault_Handler(void)
{
 8008050:	b480      	push	{r7}
 8008052:	af00      	add	r7, sp, #0
	while (1)
 8008054:	e7fe      	b.n	8008054 <UsageFault_Handler+0x4>

08008056 <DebugMon_Handler>:

	}
}

void DebugMon_Handler(void)
{
 8008056:	b480      	push	{r7}
 8008058:	af00      	add	r7, sp, #0

}
 800805a:	bf00      	nop
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8008068:	4802      	ldr	r0, [pc, #8]	; (8008074 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800806a:	f7fa f918 	bl	800229e <HAL_TIM_IRQHandler>
}
 800806e:	bf00      	nop
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	200149b4 	.word	0x200149b4

08008078 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008080:	4b11      	ldr	r3, [pc, #68]	; (80080c8 <_sbrk+0x50>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d102      	bne.n	800808e <_sbrk+0x16>
		heap_end = &end;
 8008088:	4b0f      	ldr	r3, [pc, #60]	; (80080c8 <_sbrk+0x50>)
 800808a:	4a10      	ldr	r2, [pc, #64]	; (80080cc <_sbrk+0x54>)
 800808c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800808e:	4b0e      	ldr	r3, [pc, #56]	; (80080c8 <_sbrk+0x50>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008094:	4b0c      	ldr	r3, [pc, #48]	; (80080c8 <_sbrk+0x50>)
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4413      	add	r3, r2
 800809c:	466a      	mov	r2, sp
 800809e:	4293      	cmp	r3, r2
 80080a0:	d907      	bls.n	80080b2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80080a2:	f000 f855 	bl	8008150 <__errno>
 80080a6:	4602      	mov	r2, r0
 80080a8:	230c      	movs	r3, #12
 80080aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	e006      	b.n	80080c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80080b2:	4b05      	ldr	r3, [pc, #20]	; (80080c8 <_sbrk+0x50>)
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4413      	add	r3, r2
 80080ba:	4a03      	ldr	r2, [pc, #12]	; (80080c8 <_sbrk+0x50>)
 80080bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80080be:	68fb      	ldr	r3, [r7, #12]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3710      	adds	r7, #16
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	20008b74 	.word	0x20008b74
 80080cc:	200149f8 	.word	0x200149f8

080080d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80080d4:	4a08      	ldr	r2, [pc, #32]	; (80080f8 <SystemInit+0x28>)
 80080d6:	4b08      	ldr	r3, [pc, #32]	; (80080f8 <SystemInit+0x28>)
 80080d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80080e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80080e4:	4b04      	ldr	r3, [pc, #16]	; (80080f8 <SystemInit+0x28>)
 80080e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80080ea:	609a      	str	r2, [r3, #8]
#endif
}
 80080ec:	bf00      	nop
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	e000ed00 	.word	0xe000ed00

080080fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80080fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008134 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008100:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008102:	e003      	b.n	800810c <LoopCopyDataInit>

08008104 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008104:	4b0c      	ldr	r3, [pc, #48]	; (8008138 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008106:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008108:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800810a:	3104      	adds	r1, #4

0800810c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800810c:	480b      	ldr	r0, [pc, #44]	; (800813c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800810e:	4b0c      	ldr	r3, [pc, #48]	; (8008140 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008110:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008112:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008114:	d3f6      	bcc.n	8008104 <CopyDataInit>
  ldr  r2, =_sbss
 8008116:	4a0b      	ldr	r2, [pc, #44]	; (8008144 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008118:	e002      	b.n	8008120 <LoopFillZerobss>

0800811a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800811a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800811c:	f842 3b04 	str.w	r3, [r2], #4

08008120 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008120:	4b09      	ldr	r3, [pc, #36]	; (8008148 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008122:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008124:	d3f9      	bcc.n	800811a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008126:	f7ff ffd3 	bl	80080d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800812a:	f000 f817 	bl	800815c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800812e:	f7ff fc5d 	bl	80079ec <main>
  bx  lr    
 8008132:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008134:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008138:	0800a218 	.word	0x0800a218
  ldr  r0, =_sdata
 800813c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008140:	20000228 	.word	0x20000228
  ldr  r2, =_sbss
 8008144:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 8008148:	200149f8 	.word	0x200149f8

0800814c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800814c:	e7fe      	b.n	800814c <ADC_IRQHandler>
	...

08008150 <__errno>:
 8008150:	4b01      	ldr	r3, [pc, #4]	; (8008158 <__errno+0x8>)
 8008152:	6818      	ldr	r0, [r3, #0]
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	20000010 	.word	0x20000010

0800815c <__libc_init_array>:
 800815c:	b570      	push	{r4, r5, r6, lr}
 800815e:	4e0d      	ldr	r6, [pc, #52]	; (8008194 <__libc_init_array+0x38>)
 8008160:	4c0d      	ldr	r4, [pc, #52]	; (8008198 <__libc_init_array+0x3c>)
 8008162:	1ba4      	subs	r4, r4, r6
 8008164:	10a4      	asrs	r4, r4, #2
 8008166:	2500      	movs	r5, #0
 8008168:	42a5      	cmp	r5, r4
 800816a:	d109      	bne.n	8008180 <__libc_init_array+0x24>
 800816c:	4e0b      	ldr	r6, [pc, #44]	; (800819c <__libc_init_array+0x40>)
 800816e:	4c0c      	ldr	r4, [pc, #48]	; (80081a0 <__libc_init_array+0x44>)
 8008170:	f001 fdb2 	bl	8009cd8 <_init>
 8008174:	1ba4      	subs	r4, r4, r6
 8008176:	10a4      	asrs	r4, r4, #2
 8008178:	2500      	movs	r5, #0
 800817a:	42a5      	cmp	r5, r4
 800817c:	d105      	bne.n	800818a <__libc_init_array+0x2e>
 800817e:	bd70      	pop	{r4, r5, r6, pc}
 8008180:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008184:	4798      	blx	r3
 8008186:	3501      	adds	r5, #1
 8008188:	e7ee      	b.n	8008168 <__libc_init_array+0xc>
 800818a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800818e:	4798      	blx	r3
 8008190:	3501      	adds	r5, #1
 8008192:	e7f2      	b.n	800817a <__libc_init_array+0x1e>
 8008194:	0800a210 	.word	0x0800a210
 8008198:	0800a210 	.word	0x0800a210
 800819c:	0800a210 	.word	0x0800a210
 80081a0:	0800a214 	.word	0x0800a214

080081a4 <localtime_r>:
 80081a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a8:	460c      	mov	r4, r1
 80081aa:	4680      	mov	r8, r0
 80081ac:	f000 fc8a 	bl	8008ac4 <__gettzinfo>
 80081b0:	4621      	mov	r1, r4
 80081b2:	4607      	mov	r7, r0
 80081b4:	4640      	mov	r0, r8
 80081b6:	f000 fc89 	bl	8008acc <gmtime_r>
 80081ba:	6946      	ldr	r6, [r0, #20]
 80081bc:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80081c0:	07b3      	lsls	r3, r6, #30
 80081c2:	4604      	mov	r4, r0
 80081c4:	d105      	bne.n	80081d2 <localtime_r+0x2e>
 80081c6:	2264      	movs	r2, #100	; 0x64
 80081c8:	fb96 f3f2 	sdiv	r3, r6, r2
 80081cc:	fb02 6313 	mls	r3, r2, r3, r6
 80081d0:	b9fb      	cbnz	r3, 8008212 <localtime_r+0x6e>
 80081d2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80081d6:	fb96 f5f3 	sdiv	r5, r6, r3
 80081da:	fb03 6515 	mls	r5, r3, r5, r6
 80081de:	fab5 f585 	clz	r5, r5
 80081e2:	096d      	lsrs	r5, r5, #5
 80081e4:	4b5f      	ldr	r3, [pc, #380]	; (8008364 <localtime_r+0x1c0>)
 80081e6:	2230      	movs	r2, #48	; 0x30
 80081e8:	fb02 3505 	mla	r5, r2, r5, r3
 80081ec:	f000 fa98 	bl	8008720 <__tz_lock>
 80081f0:	f000 fa98 	bl	8008724 <_tzset_unlocked>
 80081f4:	4b5c      	ldr	r3, [pc, #368]	; (8008368 <localtime_r+0x1c4>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	b1e3      	cbz	r3, 8008234 <localtime_r+0x90>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	429e      	cmp	r6, r3
 80081fe:	d10a      	bne.n	8008216 <localtime_r+0x72>
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	f8d8 3000 	ldr.w	r3, [r8]
 8008206:	69fa      	ldr	r2, [r7, #28]
 8008208:	b969      	cbnz	r1, 8008226 <localtime_r+0x82>
 800820a:	4293      	cmp	r3, r2
 800820c:	db0d      	blt.n	800822a <localtime_r+0x86>
 800820e:	2301      	movs	r3, #1
 8008210:	e010      	b.n	8008234 <localtime_r+0x90>
 8008212:	2501      	movs	r5, #1
 8008214:	e7e6      	b.n	80081e4 <localtime_r+0x40>
 8008216:	4630      	mov	r0, r6
 8008218:	f000 f9da 	bl	80085d0 <__tzcalc_limits>
 800821c:	2800      	cmp	r0, #0
 800821e:	d1ef      	bne.n	8008200 <localtime_r+0x5c>
 8008220:	f04f 33ff 	mov.w	r3, #4294967295
 8008224:	e006      	b.n	8008234 <localtime_r+0x90>
 8008226:	4293      	cmp	r3, r2
 8008228:	db55      	blt.n	80082d6 <localtime_r+0x132>
 800822a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800822c:	4293      	cmp	r3, r2
 800822e:	bfac      	ite	ge
 8008230:	2300      	movge	r3, #0
 8008232:	2301      	movlt	r3, #1
 8008234:	6223      	str	r3, [r4, #32]
 8008236:	6a23      	ldr	r3, [r4, #32]
 8008238:	2b01      	cmp	r3, #1
 800823a:	bf0c      	ite	eq
 800823c:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800823e:	6a39      	ldrne	r1, [r7, #32]
 8008240:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008244:	203c      	movs	r0, #60	; 0x3c
 8008246:	fb91 f6f3 	sdiv	r6, r1, r3
 800824a:	fb03 1316 	mls	r3, r3, r6, r1
 800824e:	6861      	ldr	r1, [r4, #4]
 8008250:	fb93 f2f0 	sdiv	r2, r3, r0
 8008254:	fb00 3012 	mls	r0, r0, r2, r3
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	1a89      	subs	r1, r1, r2
 800825c:	68a2      	ldr	r2, [r4, #8]
 800825e:	6061      	str	r1, [r4, #4]
 8008260:	1a1b      	subs	r3, r3, r0
 8008262:	1b92      	subs	r2, r2, r6
 8008264:	2b3b      	cmp	r3, #59	; 0x3b
 8008266:	6023      	str	r3, [r4, #0]
 8008268:	60a2      	str	r2, [r4, #8]
 800826a:	dd36      	ble.n	80082da <localtime_r+0x136>
 800826c:	3101      	adds	r1, #1
 800826e:	6061      	str	r1, [r4, #4]
 8008270:	3b3c      	subs	r3, #60	; 0x3c
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	6863      	ldr	r3, [r4, #4]
 8008276:	2b3b      	cmp	r3, #59	; 0x3b
 8008278:	dd35      	ble.n	80082e6 <localtime_r+0x142>
 800827a:	3201      	adds	r2, #1
 800827c:	60a2      	str	r2, [r4, #8]
 800827e:	3b3c      	subs	r3, #60	; 0x3c
 8008280:	6063      	str	r3, [r4, #4]
 8008282:	68a3      	ldr	r3, [r4, #8]
 8008284:	2b17      	cmp	r3, #23
 8008286:	dd34      	ble.n	80082f2 <localtime_r+0x14e>
 8008288:	69e2      	ldr	r2, [r4, #28]
 800828a:	3201      	adds	r2, #1
 800828c:	61e2      	str	r2, [r4, #28]
 800828e:	69a2      	ldr	r2, [r4, #24]
 8008290:	3201      	adds	r2, #1
 8008292:	2a06      	cmp	r2, #6
 8008294:	bfc8      	it	gt
 8008296:	2200      	movgt	r2, #0
 8008298:	61a2      	str	r2, [r4, #24]
 800829a:	68e2      	ldr	r2, [r4, #12]
 800829c:	3b18      	subs	r3, #24
 800829e:	3201      	adds	r2, #1
 80082a0:	60a3      	str	r3, [r4, #8]
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	60e2      	str	r2, [r4, #12]
 80082a6:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80082aa:	428a      	cmp	r2, r1
 80082ac:	dd0e      	ble.n	80082cc <localtime_r+0x128>
 80082ae:	3301      	adds	r3, #1
 80082b0:	2b0c      	cmp	r3, #12
 80082b2:	bf0c      	ite	eq
 80082b4:	6963      	ldreq	r3, [r4, #20]
 80082b6:	6123      	strne	r3, [r4, #16]
 80082b8:	eba2 0201 	sub.w	r2, r2, r1
 80082bc:	60e2      	str	r2, [r4, #12]
 80082be:	bf01      	itttt	eq
 80082c0:	3301      	addeq	r3, #1
 80082c2:	2200      	moveq	r2, #0
 80082c4:	6122      	streq	r2, [r4, #16]
 80082c6:	6163      	streq	r3, [r4, #20]
 80082c8:	bf08      	it	eq
 80082ca:	61e2      	streq	r2, [r4, #28]
 80082cc:	f000 fa29 	bl	8008722 <__tz_unlock>
 80082d0:	4620      	mov	r0, r4
 80082d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d6:	2300      	movs	r3, #0
 80082d8:	e7ac      	b.n	8008234 <localtime_r+0x90>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	daca      	bge.n	8008274 <localtime_r+0xd0>
 80082de:	3901      	subs	r1, #1
 80082e0:	6061      	str	r1, [r4, #4]
 80082e2:	333c      	adds	r3, #60	; 0x3c
 80082e4:	e7c5      	b.n	8008272 <localtime_r+0xce>
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	dacb      	bge.n	8008282 <localtime_r+0xde>
 80082ea:	3a01      	subs	r2, #1
 80082ec:	60a2      	str	r2, [r4, #8]
 80082ee:	333c      	adds	r3, #60	; 0x3c
 80082f0:	e7c6      	b.n	8008280 <localtime_r+0xdc>
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	daea      	bge.n	80082cc <localtime_r+0x128>
 80082f6:	69e2      	ldr	r2, [r4, #28]
 80082f8:	3a01      	subs	r2, #1
 80082fa:	61e2      	str	r2, [r4, #28]
 80082fc:	69a2      	ldr	r2, [r4, #24]
 80082fe:	3a01      	subs	r2, #1
 8008300:	bf48      	it	mi
 8008302:	2206      	movmi	r2, #6
 8008304:	61a2      	str	r2, [r4, #24]
 8008306:	68e2      	ldr	r2, [r4, #12]
 8008308:	3318      	adds	r3, #24
 800830a:	3a01      	subs	r2, #1
 800830c:	60e2      	str	r2, [r4, #12]
 800830e:	60a3      	str	r3, [r4, #8]
 8008310:	2a00      	cmp	r2, #0
 8008312:	d1db      	bne.n	80082cc <localtime_r+0x128>
 8008314:	6923      	ldr	r3, [r4, #16]
 8008316:	3b01      	subs	r3, #1
 8008318:	d405      	bmi.n	8008326 <localtime_r+0x182>
 800831a:	6123      	str	r3, [r4, #16]
 800831c:	6923      	ldr	r3, [r4, #16]
 800831e:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8008322:	60e3      	str	r3, [r4, #12]
 8008324:	e7d2      	b.n	80082cc <localtime_r+0x128>
 8008326:	230b      	movs	r3, #11
 8008328:	6123      	str	r3, [r4, #16]
 800832a:	6963      	ldr	r3, [r4, #20]
 800832c:	1e5a      	subs	r2, r3, #1
 800832e:	f012 0f03 	tst.w	r2, #3
 8008332:	6162      	str	r2, [r4, #20]
 8008334:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8008338:	d105      	bne.n	8008346 <localtime_r+0x1a2>
 800833a:	2164      	movs	r1, #100	; 0x64
 800833c:	fb92 f3f1 	sdiv	r3, r2, r1
 8008340:	fb01 2313 	mls	r3, r1, r3, r2
 8008344:	b963      	cbnz	r3, 8008360 <localtime_r+0x1bc>
 8008346:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800834a:	fb92 f3f1 	sdiv	r3, r2, r1
 800834e:	fb01 2313 	mls	r3, r1, r3, r2
 8008352:	fab3 f383 	clz	r3, r3
 8008356:	095b      	lsrs	r3, r3, #5
 8008358:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800835c:	61e3      	str	r3, [r4, #28]
 800835e:	e7dd      	b.n	800831c <localtime_r+0x178>
 8008360:	2301      	movs	r3, #1
 8008362:	e7f9      	b.n	8008358 <localtime_r+0x1b4>
 8008364:	08009fb0 	.word	0x08009fb0
 8008368:	20008b94 	.word	0x20008b94

0800836c <memcmp>:
 800836c:	b510      	push	{r4, lr}
 800836e:	3901      	subs	r1, #1
 8008370:	4402      	add	r2, r0
 8008372:	4290      	cmp	r0, r2
 8008374:	d101      	bne.n	800837a <memcmp+0xe>
 8008376:	2000      	movs	r0, #0
 8008378:	bd10      	pop	{r4, pc}
 800837a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800837e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008382:	42a3      	cmp	r3, r4
 8008384:	d0f5      	beq.n	8008372 <memcmp+0x6>
 8008386:	1b18      	subs	r0, r3, r4
 8008388:	bd10      	pop	{r4, pc}

0800838a <memcpy>:
 800838a:	b510      	push	{r4, lr}
 800838c:	1e43      	subs	r3, r0, #1
 800838e:	440a      	add	r2, r1
 8008390:	4291      	cmp	r1, r2
 8008392:	d100      	bne.n	8008396 <memcpy+0xc>
 8008394:	bd10      	pop	{r4, pc}
 8008396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800839a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800839e:	e7f7      	b.n	8008390 <memcpy+0x6>

080083a0 <memset>:
 80083a0:	4402      	add	r2, r0
 80083a2:	4603      	mov	r3, r0
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d100      	bne.n	80083aa <memset+0xa>
 80083a8:	4770      	bx	lr
 80083aa:	f803 1b01 	strb.w	r1, [r3], #1
 80083ae:	e7f9      	b.n	80083a4 <memset+0x4>

080083b0 <siprintf>:
 80083b0:	b40e      	push	{r1, r2, r3}
 80083b2:	b500      	push	{lr}
 80083b4:	b09c      	sub	sp, #112	; 0x70
 80083b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80083ba:	ab1d      	add	r3, sp, #116	; 0x74
 80083bc:	f8ad 1014 	strh.w	r1, [sp, #20]
 80083c0:	9002      	str	r0, [sp, #8]
 80083c2:	9006      	str	r0, [sp, #24]
 80083c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083c8:	480a      	ldr	r0, [pc, #40]	; (80083f4 <siprintf+0x44>)
 80083ca:	9104      	str	r1, [sp, #16]
 80083cc:	9107      	str	r1, [sp, #28]
 80083ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80083d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80083da:	6800      	ldr	r0, [r0, #0]
 80083dc:	9301      	str	r3, [sp, #4]
 80083de:	a902      	add	r1, sp, #8
 80083e0:	f000 fd42 	bl	8008e68 <_svfiprintf_r>
 80083e4:	9b02      	ldr	r3, [sp, #8]
 80083e6:	2200      	movs	r2, #0
 80083e8:	701a      	strb	r2, [r3, #0]
 80083ea:	b01c      	add	sp, #112	; 0x70
 80083ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80083f0:	b003      	add	sp, #12
 80083f2:	4770      	bx	lr
 80083f4:	20000010 	.word	0x20000010

080083f8 <strchr>:
 80083f8:	b2c9      	uxtb	r1, r1
 80083fa:	4603      	mov	r3, r0
 80083fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008400:	b11a      	cbz	r2, 800840a <strchr+0x12>
 8008402:	4291      	cmp	r1, r2
 8008404:	d1f9      	bne.n	80083fa <strchr+0x2>
 8008406:	4618      	mov	r0, r3
 8008408:	4770      	bx	lr
 800840a:	2900      	cmp	r1, #0
 800840c:	bf0c      	ite	eq
 800840e:	4618      	moveq	r0, r3
 8008410:	2000      	movne	r0, #0
 8008412:	4770      	bx	lr

08008414 <strcpy>:
 8008414:	4603      	mov	r3, r0
 8008416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800841a:	f803 2b01 	strb.w	r2, [r3], #1
 800841e:	2a00      	cmp	r2, #0
 8008420:	d1f9      	bne.n	8008416 <strcpy+0x2>
 8008422:	4770      	bx	lr

08008424 <strncmp>:
 8008424:	b510      	push	{r4, lr}
 8008426:	b16a      	cbz	r2, 8008444 <strncmp+0x20>
 8008428:	3901      	subs	r1, #1
 800842a:	1884      	adds	r4, r0, r2
 800842c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008430:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008434:	4293      	cmp	r3, r2
 8008436:	d103      	bne.n	8008440 <strncmp+0x1c>
 8008438:	42a0      	cmp	r0, r4
 800843a:	d001      	beq.n	8008440 <strncmp+0x1c>
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1f5      	bne.n	800842c <strncmp+0x8>
 8008440:	1a98      	subs	r0, r3, r2
 8008442:	bd10      	pop	{r4, pc}
 8008444:	4610      	mov	r0, r2
 8008446:	bd10      	pop	{r4, pc}

08008448 <strstr>:
 8008448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800844a:	7803      	ldrb	r3, [r0, #0]
 800844c:	b133      	cbz	r3, 800845c <strstr+0x14>
 800844e:	4603      	mov	r3, r0
 8008450:	4618      	mov	r0, r3
 8008452:	1c5e      	adds	r6, r3, #1
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	b933      	cbnz	r3, 8008466 <strstr+0x1e>
 8008458:	4618      	mov	r0, r3
 800845a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800845c:	780b      	ldrb	r3, [r1, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	bf18      	it	ne
 8008462:	2000      	movne	r0, #0
 8008464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008466:	1e4d      	subs	r5, r1, #1
 8008468:	1e44      	subs	r4, r0, #1
 800846a:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800846e:	2a00      	cmp	r2, #0
 8008470:	d0f3      	beq.n	800845a <strstr+0x12>
 8008472:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8008476:	4297      	cmp	r7, r2
 8008478:	4633      	mov	r3, r6
 800847a:	d0f6      	beq.n	800846a <strstr+0x22>
 800847c:	e7e8      	b.n	8008450 <strstr+0x8>

0800847e <_strtol_l.isra.0>:
 800847e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008482:	4680      	mov	r8, r0
 8008484:	4689      	mov	r9, r1
 8008486:	4692      	mov	sl, r2
 8008488:	461f      	mov	r7, r3
 800848a:	468b      	mov	fp, r1
 800848c:	465d      	mov	r5, fp
 800848e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008490:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008494:	f000 fbb4 	bl	8008c00 <__locale_ctype_ptr_l>
 8008498:	4420      	add	r0, r4
 800849a:	7846      	ldrb	r6, [r0, #1]
 800849c:	f016 0608 	ands.w	r6, r6, #8
 80084a0:	d10b      	bne.n	80084ba <_strtol_l.isra.0+0x3c>
 80084a2:	2c2d      	cmp	r4, #45	; 0x2d
 80084a4:	d10b      	bne.n	80084be <_strtol_l.isra.0+0x40>
 80084a6:	782c      	ldrb	r4, [r5, #0]
 80084a8:	2601      	movs	r6, #1
 80084aa:	f10b 0502 	add.w	r5, fp, #2
 80084ae:	b167      	cbz	r7, 80084ca <_strtol_l.isra.0+0x4c>
 80084b0:	2f10      	cmp	r7, #16
 80084b2:	d114      	bne.n	80084de <_strtol_l.isra.0+0x60>
 80084b4:	2c30      	cmp	r4, #48	; 0x30
 80084b6:	d00a      	beq.n	80084ce <_strtol_l.isra.0+0x50>
 80084b8:	e011      	b.n	80084de <_strtol_l.isra.0+0x60>
 80084ba:	46ab      	mov	fp, r5
 80084bc:	e7e6      	b.n	800848c <_strtol_l.isra.0+0xe>
 80084be:	2c2b      	cmp	r4, #43	; 0x2b
 80084c0:	bf04      	itt	eq
 80084c2:	782c      	ldrbeq	r4, [r5, #0]
 80084c4:	f10b 0502 	addeq.w	r5, fp, #2
 80084c8:	e7f1      	b.n	80084ae <_strtol_l.isra.0+0x30>
 80084ca:	2c30      	cmp	r4, #48	; 0x30
 80084cc:	d127      	bne.n	800851e <_strtol_l.isra.0+0xa0>
 80084ce:	782b      	ldrb	r3, [r5, #0]
 80084d0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80084d4:	2b58      	cmp	r3, #88	; 0x58
 80084d6:	d14b      	bne.n	8008570 <_strtol_l.isra.0+0xf2>
 80084d8:	786c      	ldrb	r4, [r5, #1]
 80084da:	2710      	movs	r7, #16
 80084dc:	3502      	adds	r5, #2
 80084de:	2e00      	cmp	r6, #0
 80084e0:	bf0c      	ite	eq
 80084e2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80084e6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80084ea:	2200      	movs	r2, #0
 80084ec:	fbb1 fef7 	udiv	lr, r1, r7
 80084f0:	4610      	mov	r0, r2
 80084f2:	fb07 1c1e 	mls	ip, r7, lr, r1
 80084f6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80084fa:	2b09      	cmp	r3, #9
 80084fc:	d811      	bhi.n	8008522 <_strtol_l.isra.0+0xa4>
 80084fe:	461c      	mov	r4, r3
 8008500:	42a7      	cmp	r7, r4
 8008502:	dd1d      	ble.n	8008540 <_strtol_l.isra.0+0xc2>
 8008504:	1c53      	adds	r3, r2, #1
 8008506:	d007      	beq.n	8008518 <_strtol_l.isra.0+0x9a>
 8008508:	4586      	cmp	lr, r0
 800850a:	d316      	bcc.n	800853a <_strtol_l.isra.0+0xbc>
 800850c:	d101      	bne.n	8008512 <_strtol_l.isra.0+0x94>
 800850e:	45a4      	cmp	ip, r4
 8008510:	db13      	blt.n	800853a <_strtol_l.isra.0+0xbc>
 8008512:	fb00 4007 	mla	r0, r0, r7, r4
 8008516:	2201      	movs	r2, #1
 8008518:	f815 4b01 	ldrb.w	r4, [r5], #1
 800851c:	e7eb      	b.n	80084f6 <_strtol_l.isra.0+0x78>
 800851e:	270a      	movs	r7, #10
 8008520:	e7dd      	b.n	80084de <_strtol_l.isra.0+0x60>
 8008522:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008526:	2b19      	cmp	r3, #25
 8008528:	d801      	bhi.n	800852e <_strtol_l.isra.0+0xb0>
 800852a:	3c37      	subs	r4, #55	; 0x37
 800852c:	e7e8      	b.n	8008500 <_strtol_l.isra.0+0x82>
 800852e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008532:	2b19      	cmp	r3, #25
 8008534:	d804      	bhi.n	8008540 <_strtol_l.isra.0+0xc2>
 8008536:	3c57      	subs	r4, #87	; 0x57
 8008538:	e7e2      	b.n	8008500 <_strtol_l.isra.0+0x82>
 800853a:	f04f 32ff 	mov.w	r2, #4294967295
 800853e:	e7eb      	b.n	8008518 <_strtol_l.isra.0+0x9a>
 8008540:	1c53      	adds	r3, r2, #1
 8008542:	d108      	bne.n	8008556 <_strtol_l.isra.0+0xd8>
 8008544:	2322      	movs	r3, #34	; 0x22
 8008546:	f8c8 3000 	str.w	r3, [r8]
 800854a:	4608      	mov	r0, r1
 800854c:	f1ba 0f00 	cmp.w	sl, #0
 8008550:	d107      	bne.n	8008562 <_strtol_l.isra.0+0xe4>
 8008552:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008556:	b106      	cbz	r6, 800855a <_strtol_l.isra.0+0xdc>
 8008558:	4240      	negs	r0, r0
 800855a:	f1ba 0f00 	cmp.w	sl, #0
 800855e:	d00c      	beq.n	800857a <_strtol_l.isra.0+0xfc>
 8008560:	b122      	cbz	r2, 800856c <_strtol_l.isra.0+0xee>
 8008562:	3d01      	subs	r5, #1
 8008564:	f8ca 5000 	str.w	r5, [sl]
 8008568:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856c:	464d      	mov	r5, r9
 800856e:	e7f9      	b.n	8008564 <_strtol_l.isra.0+0xe6>
 8008570:	2430      	movs	r4, #48	; 0x30
 8008572:	2f00      	cmp	r7, #0
 8008574:	d1b3      	bne.n	80084de <_strtol_l.isra.0+0x60>
 8008576:	2708      	movs	r7, #8
 8008578:	e7b1      	b.n	80084de <_strtol_l.isra.0+0x60>
 800857a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08008580 <_strtol_r>:
 8008580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008582:	4c06      	ldr	r4, [pc, #24]	; (800859c <_strtol_r+0x1c>)
 8008584:	4d06      	ldr	r5, [pc, #24]	; (80085a0 <_strtol_r+0x20>)
 8008586:	6824      	ldr	r4, [r4, #0]
 8008588:	6a24      	ldr	r4, [r4, #32]
 800858a:	2c00      	cmp	r4, #0
 800858c:	bf08      	it	eq
 800858e:	462c      	moveq	r4, r5
 8008590:	9400      	str	r4, [sp, #0]
 8008592:	f7ff ff74 	bl	800847e <_strtol_l.isra.0>
 8008596:	b003      	add	sp, #12
 8008598:	bd30      	pop	{r4, r5, pc}
 800859a:	bf00      	nop
 800859c:	20000010 	.word	0x20000010
 80085a0:	200000bc 	.word	0x200000bc

080085a4 <strtol>:
 80085a4:	4b08      	ldr	r3, [pc, #32]	; (80085c8 <strtol+0x24>)
 80085a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085a8:	681c      	ldr	r4, [r3, #0]
 80085aa:	4d08      	ldr	r5, [pc, #32]	; (80085cc <strtol+0x28>)
 80085ac:	6a23      	ldr	r3, [r4, #32]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	bf08      	it	eq
 80085b2:	462b      	moveq	r3, r5
 80085b4:	9300      	str	r3, [sp, #0]
 80085b6:	4613      	mov	r3, r2
 80085b8:	460a      	mov	r2, r1
 80085ba:	4601      	mov	r1, r0
 80085bc:	4620      	mov	r0, r4
 80085be:	f7ff ff5e 	bl	800847e <_strtol_l.isra.0>
 80085c2:	b003      	add	sp, #12
 80085c4:	bd30      	pop	{r4, r5, pc}
 80085c6:	bf00      	nop
 80085c8:	20000010 	.word	0x20000010
 80085cc:	200000bc 	.word	0x200000bc

080085d0 <__tzcalc_limits>:
 80085d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d4:	4604      	mov	r4, r0
 80085d6:	f000 fa75 	bl	8008ac4 <__gettzinfo>
 80085da:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80085de:	429c      	cmp	r4, r3
 80085e0:	f340 8098 	ble.w	8008714 <__tzcalc_limits+0x144>
 80085e4:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80085e8:	18e3      	adds	r3, r4, r3
 80085ea:	109b      	asrs	r3, r3, #2
 80085ec:	f240 126d 	movw	r2, #365	; 0x16d
 80085f0:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 80085f4:	fb02 3505 	mla	r5, r2, r5, r3
 80085f8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80085fc:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8008600:	fb93 f3f2 	sdiv	r3, r3, r2
 8008604:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8008608:	441d      	add	r5, r3
 800860a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800860e:	18a2      	adds	r2, r4, r2
 8008610:	fb94 f7f3 	sdiv	r7, r4, r3
 8008614:	fb92 f2f3 	sdiv	r2, r2, r3
 8008618:	fb03 4717 	mls	r7, r3, r7, r4
 800861c:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8008620:	4415      	add	r5, r2
 8008622:	fab7 fe87 	clz	lr, r7
 8008626:	2264      	movs	r2, #100	; 0x64
 8008628:	9301      	str	r3, [sp, #4]
 800862a:	f004 0303 	and.w	r3, r4, #3
 800862e:	fb94 f6f2 	sdiv	r6, r4, r2
 8008632:	6044      	str	r4, [r0, #4]
 8008634:	fb02 4616 	mls	r6, r2, r6, r4
 8008638:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800863c:	4601      	mov	r1, r0
 800863e:	9300      	str	r3, [sp, #0]
 8008640:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8008644:	7a0b      	ldrb	r3, [r1, #8]
 8008646:	2b4a      	cmp	r3, #74	; 0x4a
 8008648:	d123      	bne.n	8008692 <__tzcalc_limits+0xc2>
 800864a:	694c      	ldr	r4, [r1, #20]
 800864c:	9a00      	ldr	r2, [sp, #0]
 800864e:	192b      	adds	r3, r5, r4
 8008650:	b902      	cbnz	r2, 8008654 <__tzcalc_limits+0x84>
 8008652:	b906      	cbnz	r6, 8008656 <__tzcalc_limits+0x86>
 8008654:	b9df      	cbnz	r7, 800868e <__tzcalc_limits+0xbe>
 8008656:	2c3b      	cmp	r4, #59	; 0x3b
 8008658:	bfd4      	ite	le
 800865a:	2400      	movle	r4, #0
 800865c:	2401      	movgt	r4, #1
 800865e:	441c      	add	r4, r3
 8008660:	3c01      	subs	r4, #1
 8008662:	4b2d      	ldr	r3, [pc, #180]	; (8008718 <__tzcalc_limits+0x148>)
 8008664:	698a      	ldr	r2, [r1, #24]
 8008666:	fb03 2404 	mla	r4, r3, r4, r2
 800866a:	6a0b      	ldr	r3, [r1, #32]
 800866c:	441c      	add	r4, r3
 800866e:	f841 4f1c 	str.w	r4, [r1, #28]!
 8008672:	9b01      	ldr	r3, [sp, #4]
 8008674:	428b      	cmp	r3, r1
 8008676:	d1e5      	bne.n	8008644 <__tzcalc_limits+0x74>
 8008678:	69c3      	ldr	r3, [r0, #28]
 800867a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800867c:	4293      	cmp	r3, r2
 800867e:	bfac      	ite	ge
 8008680:	2300      	movge	r3, #0
 8008682:	2301      	movlt	r3, #1
 8008684:	6003      	str	r3, [r0, #0]
 8008686:	2001      	movs	r0, #1
 8008688:	b003      	add	sp, #12
 800868a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800868e:	2400      	movs	r4, #0
 8008690:	e7e5      	b.n	800865e <__tzcalc_limits+0x8e>
 8008692:	2b44      	cmp	r3, #68	; 0x44
 8008694:	d102      	bne.n	800869c <__tzcalc_limits+0xcc>
 8008696:	694b      	ldr	r3, [r1, #20]
 8008698:	18ec      	adds	r4, r5, r3
 800869a:	e7e2      	b.n	8008662 <__tzcalc_limits+0x92>
 800869c:	9b00      	ldr	r3, [sp, #0]
 800869e:	bb7b      	cbnz	r3, 8008700 <__tzcalc_limits+0x130>
 80086a0:	2e00      	cmp	r6, #0
 80086a2:	bf0c      	ite	eq
 80086a4:	46f0      	moveq	r8, lr
 80086a6:	f04f 0801 	movne.w	r8, #1
 80086aa:	4b1c      	ldr	r3, [pc, #112]	; (800871c <__tzcalc_limits+0x14c>)
 80086ac:	68cc      	ldr	r4, [r1, #12]
 80086ae:	2230      	movs	r2, #48	; 0x30
 80086b0:	fb02 3808 	mla	r8, r2, r8, r3
 80086b4:	f1a8 0a04 	sub.w	sl, r8, #4
 80086b8:	462b      	mov	r3, r5
 80086ba:	f04f 0901 	mov.w	r9, #1
 80086be:	45a1      	cmp	r9, r4
 80086c0:	db20      	blt.n	8008704 <__tzcalc_limits+0x134>
 80086c2:	2c01      	cmp	r4, #1
 80086c4:	bfb8      	it	lt
 80086c6:	2401      	movlt	r4, #1
 80086c8:	46a1      	mov	r9, r4
 80086ca:	f103 0b04 	add.w	fp, r3, #4
 80086ce:	2207      	movs	r2, #7
 80086d0:	694c      	ldr	r4, [r1, #20]
 80086d2:	fb9b faf2 	sdiv	sl, fp, r2
 80086d6:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 80086da:	ebab 0a0a 	sub.w	sl, fp, sl
 80086de:	ebb4 0a0a 	subs.w	sl, r4, sl
 80086e2:	690c      	ldr	r4, [r1, #16]
 80086e4:	44e1      	add	r9, ip
 80086e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80086ea:	bf48      	it	mi
 80086ec:	4492      	addmi	sl, r2
 80086ee:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80086f2:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 80086f6:	4454      	add	r4, sl
 80086f8:	4544      	cmp	r4, r8
 80086fa:	da09      	bge.n	8008710 <__tzcalc_limits+0x140>
 80086fc:	441c      	add	r4, r3
 80086fe:	e7b0      	b.n	8008662 <__tzcalc_limits+0x92>
 8008700:	46f0      	mov	r8, lr
 8008702:	e7d2      	b.n	80086aa <__tzcalc_limits+0xda>
 8008704:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8008708:	f109 0901 	add.w	r9, r9, #1
 800870c:	445b      	add	r3, fp
 800870e:	e7d6      	b.n	80086be <__tzcalc_limits+0xee>
 8008710:	3c07      	subs	r4, #7
 8008712:	e7f1      	b.n	80086f8 <__tzcalc_limits+0x128>
 8008714:	2000      	movs	r0, #0
 8008716:	e7b7      	b.n	8008688 <__tzcalc_limits+0xb8>
 8008718:	00015180 	.word	0x00015180
 800871c:	08009fb0 	.word	0x08009fb0

08008720 <__tz_lock>:
 8008720:	4770      	bx	lr

08008722 <__tz_unlock>:
 8008722:	4770      	bx	lr

08008724 <_tzset_unlocked>:
 8008724:	4b01      	ldr	r3, [pc, #4]	; (800872c <_tzset_unlocked+0x8>)
 8008726:	6818      	ldr	r0, [r3, #0]
 8008728:	f000 b802 	b.w	8008730 <_tzset_unlocked_r>
 800872c:	20000010 	.word	0x20000010

08008730 <_tzset_unlocked_r>:
 8008730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	b08d      	sub	sp, #52	; 0x34
 8008736:	4607      	mov	r7, r0
 8008738:	f000 f9c4 	bl	8008ac4 <__gettzinfo>
 800873c:	49b1      	ldr	r1, [pc, #708]	; (8008a04 <_tzset_unlocked_r+0x2d4>)
 800873e:	4eb2      	ldr	r6, [pc, #712]	; (8008a08 <_tzset_unlocked_r+0x2d8>)
 8008740:	4605      	mov	r5, r0
 8008742:	4638      	mov	r0, r7
 8008744:	f000 f9b6 	bl	8008ab4 <_getenv_r>
 8008748:	4604      	mov	r4, r0
 800874a:	b970      	cbnz	r0, 800876a <_tzset_unlocked_r+0x3a>
 800874c:	4baf      	ldr	r3, [pc, #700]	; (8008a0c <_tzset_unlocked_r+0x2dc>)
 800874e:	4ab0      	ldr	r2, [pc, #704]	; (8008a10 <_tzset_unlocked_r+0x2e0>)
 8008750:	6018      	str	r0, [r3, #0]
 8008752:	4bb0      	ldr	r3, [pc, #704]	; (8008a14 <_tzset_unlocked_r+0x2e4>)
 8008754:	6018      	str	r0, [r3, #0]
 8008756:	4bb0      	ldr	r3, [pc, #704]	; (8008a18 <_tzset_unlocked_r+0x2e8>)
 8008758:	6830      	ldr	r0, [r6, #0]
 800875a:	601a      	str	r2, [r3, #0]
 800875c:	605a      	str	r2, [r3, #4]
 800875e:	f000 fa61 	bl	8008c24 <free>
 8008762:	6034      	str	r4, [r6, #0]
 8008764:	b00d      	add	sp, #52	; 0x34
 8008766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876a:	6831      	ldr	r1, [r6, #0]
 800876c:	2900      	cmp	r1, #0
 800876e:	d160      	bne.n	8008832 <_tzset_unlocked_r+0x102>
 8008770:	6830      	ldr	r0, [r6, #0]
 8008772:	f000 fa57 	bl	8008c24 <free>
 8008776:	4620      	mov	r0, r4
 8008778:	f7f7 fd2a 	bl	80001d0 <strlen>
 800877c:	1c41      	adds	r1, r0, #1
 800877e:	4638      	mov	r0, r7
 8008780:	f000 fab8 	bl	8008cf4 <_malloc_r>
 8008784:	6030      	str	r0, [r6, #0]
 8008786:	2800      	cmp	r0, #0
 8008788:	d158      	bne.n	800883c <_tzset_unlocked_r+0x10c>
 800878a:	7823      	ldrb	r3, [r4, #0]
 800878c:	4aa3      	ldr	r2, [pc, #652]	; (8008a1c <_tzset_unlocked_r+0x2ec>)
 800878e:	49a4      	ldr	r1, [pc, #656]	; (8008a20 <_tzset_unlocked_r+0x2f0>)
 8008790:	2b3a      	cmp	r3, #58	; 0x3a
 8008792:	bf08      	it	eq
 8008794:	3401      	addeq	r4, #1
 8008796:	ae0a      	add	r6, sp, #40	; 0x28
 8008798:	4633      	mov	r3, r6
 800879a:	4620      	mov	r0, r4
 800879c:	f000 fdfe 	bl	800939c <siscanf>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	dddf      	ble.n	8008764 <_tzset_unlocked_r+0x34>
 80087a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a6:	18e7      	adds	r7, r4, r3
 80087a8:	5ce3      	ldrb	r3, [r4, r3]
 80087aa:	2b2d      	cmp	r3, #45	; 0x2d
 80087ac:	d14a      	bne.n	8008844 <_tzset_unlocked_r+0x114>
 80087ae:	3701      	adds	r7, #1
 80087b0:	f04f 34ff 	mov.w	r4, #4294967295
 80087b4:	f10d 0a20 	add.w	sl, sp, #32
 80087b8:	f10d 0b1e 	add.w	fp, sp, #30
 80087bc:	f04f 0800 	mov.w	r8, #0
 80087c0:	9603      	str	r6, [sp, #12]
 80087c2:	f8cd a008 	str.w	sl, [sp, #8]
 80087c6:	9601      	str	r6, [sp, #4]
 80087c8:	f8cd b000 	str.w	fp, [sp]
 80087cc:	4633      	mov	r3, r6
 80087ce:	aa07      	add	r2, sp, #28
 80087d0:	4994      	ldr	r1, [pc, #592]	; (8008a24 <_tzset_unlocked_r+0x2f4>)
 80087d2:	f8ad 801e 	strh.w	r8, [sp, #30]
 80087d6:	4638      	mov	r0, r7
 80087d8:	f8ad 8020 	strh.w	r8, [sp, #32]
 80087dc:	f000 fdde 	bl	800939c <siscanf>
 80087e0:	4540      	cmp	r0, r8
 80087e2:	ddbf      	ble.n	8008764 <_tzset_unlocked_r+0x34>
 80087e4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80087e8:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80087ec:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8008a30 <_tzset_unlocked_r+0x300>
 80087f0:	213c      	movs	r1, #60	; 0x3c
 80087f2:	fb01 2203 	mla	r2, r1, r3, r2
 80087f6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80087fa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80087fe:	fb01 2303 	mla	r3, r1, r3, r2
 8008802:	435c      	muls	r4, r3
 8008804:	622c      	str	r4, [r5, #32]
 8008806:	4c84      	ldr	r4, [pc, #528]	; (8008a18 <_tzset_unlocked_r+0x2e8>)
 8008808:	4b84      	ldr	r3, [pc, #528]	; (8008a1c <_tzset_unlocked_r+0x2ec>)
 800880a:	6023      	str	r3, [r4, #0]
 800880c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800880e:	4984      	ldr	r1, [pc, #528]	; (8008a20 <_tzset_unlocked_r+0x2f0>)
 8008810:	441f      	add	r7, r3
 8008812:	464a      	mov	r2, r9
 8008814:	4633      	mov	r3, r6
 8008816:	4638      	mov	r0, r7
 8008818:	f000 fdc0 	bl	800939c <siscanf>
 800881c:	4540      	cmp	r0, r8
 800881e:	dc16      	bgt.n	800884e <_tzset_unlocked_r+0x11e>
 8008820:	6823      	ldr	r3, [r4, #0]
 8008822:	6063      	str	r3, [r4, #4]
 8008824:	4b79      	ldr	r3, [pc, #484]	; (8008a0c <_tzset_unlocked_r+0x2dc>)
 8008826:	6a2a      	ldr	r2, [r5, #32]
 8008828:	601a      	str	r2, [r3, #0]
 800882a:	4b7a      	ldr	r3, [pc, #488]	; (8008a14 <_tzset_unlocked_r+0x2e4>)
 800882c:	f8c3 8000 	str.w	r8, [r3]
 8008830:	e798      	b.n	8008764 <_tzset_unlocked_r+0x34>
 8008832:	f7f7 fcd5 	bl	80001e0 <strcmp>
 8008836:	2800      	cmp	r0, #0
 8008838:	d094      	beq.n	8008764 <_tzset_unlocked_r+0x34>
 800883a:	e799      	b.n	8008770 <_tzset_unlocked_r+0x40>
 800883c:	4621      	mov	r1, r4
 800883e:	f7ff fde9 	bl	8008414 <strcpy>
 8008842:	e7a2      	b.n	800878a <_tzset_unlocked_r+0x5a>
 8008844:	2b2b      	cmp	r3, #43	; 0x2b
 8008846:	bf08      	it	eq
 8008848:	3701      	addeq	r7, #1
 800884a:	2401      	movs	r4, #1
 800884c:	e7b2      	b.n	80087b4 <_tzset_unlocked_r+0x84>
 800884e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008850:	f8c4 9004 	str.w	r9, [r4, #4]
 8008854:	18fc      	adds	r4, r7, r3
 8008856:	5cfb      	ldrb	r3, [r7, r3]
 8008858:	2b2d      	cmp	r3, #45	; 0x2d
 800885a:	f040 8092 	bne.w	8008982 <_tzset_unlocked_r+0x252>
 800885e:	3401      	adds	r4, #1
 8008860:	f04f 37ff 	mov.w	r7, #4294967295
 8008864:	2300      	movs	r3, #0
 8008866:	f8ad 301c 	strh.w	r3, [sp, #28]
 800886a:	f8ad 301e 	strh.w	r3, [sp, #30]
 800886e:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008872:	930a      	str	r3, [sp, #40]	; 0x28
 8008874:	9603      	str	r6, [sp, #12]
 8008876:	f8cd a008 	str.w	sl, [sp, #8]
 800887a:	9601      	str	r6, [sp, #4]
 800887c:	f8cd b000 	str.w	fp, [sp]
 8008880:	4633      	mov	r3, r6
 8008882:	aa07      	add	r2, sp, #28
 8008884:	4967      	ldr	r1, [pc, #412]	; (8008a24 <_tzset_unlocked_r+0x2f4>)
 8008886:	4620      	mov	r0, r4
 8008888:	f000 fd88 	bl	800939c <siscanf>
 800888c:	2800      	cmp	r0, #0
 800888e:	dc7d      	bgt.n	800898c <_tzset_unlocked_r+0x25c>
 8008890:	6a2b      	ldr	r3, [r5, #32]
 8008892:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8008896:	63eb      	str	r3, [r5, #60]	; 0x3c
 8008898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800889a:	462f      	mov	r7, r5
 800889c:	441c      	add	r4, r3
 800889e:	f04f 0900 	mov.w	r9, #0
 80088a2:	7823      	ldrb	r3, [r4, #0]
 80088a4:	2b2c      	cmp	r3, #44	; 0x2c
 80088a6:	bf08      	it	eq
 80088a8:	3401      	addeq	r4, #1
 80088aa:	f894 8000 	ldrb.w	r8, [r4]
 80088ae:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80088b2:	d17b      	bne.n	80089ac <_tzset_unlocked_r+0x27c>
 80088b4:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80088b8:	9302      	str	r3, [sp, #8]
 80088ba:	ab09      	add	r3, sp, #36	; 0x24
 80088bc:	9300      	str	r3, [sp, #0]
 80088be:	9603      	str	r6, [sp, #12]
 80088c0:	9601      	str	r6, [sp, #4]
 80088c2:	4633      	mov	r3, r6
 80088c4:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80088c8:	4957      	ldr	r1, [pc, #348]	; (8008a28 <_tzset_unlocked_r+0x2f8>)
 80088ca:	4620      	mov	r0, r4
 80088cc:	f000 fd66 	bl	800939c <siscanf>
 80088d0:	2803      	cmp	r0, #3
 80088d2:	f47f af47 	bne.w	8008764 <_tzset_unlocked_r+0x34>
 80088d6:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80088da:	1e4b      	subs	r3, r1, #1
 80088dc:	2b0b      	cmp	r3, #11
 80088de:	f63f af41 	bhi.w	8008764 <_tzset_unlocked_r+0x34>
 80088e2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80088e6:	1e53      	subs	r3, r2, #1
 80088e8:	2b04      	cmp	r3, #4
 80088ea:	f63f af3b 	bhi.w	8008764 <_tzset_unlocked_r+0x34>
 80088ee:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80088f2:	2b06      	cmp	r3, #6
 80088f4:	f63f af36 	bhi.w	8008764 <_tzset_unlocked_r+0x34>
 80088f8:	f887 8008 	strb.w	r8, [r7, #8]
 80088fc:	60f9      	str	r1, [r7, #12]
 80088fe:	613a      	str	r2, [r7, #16]
 8008900:	617b      	str	r3, [r7, #20]
 8008902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008904:	eb04 0803 	add.w	r8, r4, r3
 8008908:	2302      	movs	r3, #2
 800890a:	f8ad 301c 	strh.w	r3, [sp, #28]
 800890e:	2300      	movs	r3, #0
 8008910:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008914:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008918:	930a      	str	r3, [sp, #40]	; 0x28
 800891a:	f898 3000 	ldrb.w	r3, [r8]
 800891e:	2b2f      	cmp	r3, #47	; 0x2f
 8008920:	d10b      	bne.n	800893a <_tzset_unlocked_r+0x20a>
 8008922:	9603      	str	r6, [sp, #12]
 8008924:	f8cd a008 	str.w	sl, [sp, #8]
 8008928:	9601      	str	r6, [sp, #4]
 800892a:	f8cd b000 	str.w	fp, [sp]
 800892e:	4633      	mov	r3, r6
 8008930:	aa07      	add	r2, sp, #28
 8008932:	493e      	ldr	r1, [pc, #248]	; (8008a2c <_tzset_unlocked_r+0x2fc>)
 8008934:	4640      	mov	r0, r8
 8008936:	f000 fd31 	bl	800939c <siscanf>
 800893a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800893e:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008942:	213c      	movs	r1, #60	; 0x3c
 8008944:	fb01 2203 	mla	r2, r1, r3, r2
 8008948:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800894c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008950:	fb01 2303 	mla	r3, r1, r3, r2
 8008954:	61bb      	str	r3, [r7, #24]
 8008956:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008958:	f109 0901 	add.w	r9, r9, #1
 800895c:	f1b9 0f02 	cmp.w	r9, #2
 8008960:	4444      	add	r4, r8
 8008962:	f107 071c 	add.w	r7, r7, #28
 8008966:	d19c      	bne.n	80088a2 <_tzset_unlocked_r+0x172>
 8008968:	6868      	ldr	r0, [r5, #4]
 800896a:	f7ff fe31 	bl	80085d0 <__tzcalc_limits>
 800896e:	4b27      	ldr	r3, [pc, #156]	; (8008a0c <_tzset_unlocked_r+0x2dc>)
 8008970:	6a2a      	ldr	r2, [r5, #32]
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008976:	1a9b      	subs	r3, r3, r2
 8008978:	4a26      	ldr	r2, [pc, #152]	; (8008a14 <_tzset_unlocked_r+0x2e4>)
 800897a:	bf18      	it	ne
 800897c:	2301      	movne	r3, #1
 800897e:	6013      	str	r3, [r2, #0]
 8008980:	e6f0      	b.n	8008764 <_tzset_unlocked_r+0x34>
 8008982:	2b2b      	cmp	r3, #43	; 0x2b
 8008984:	bf08      	it	eq
 8008986:	3401      	addeq	r4, #1
 8008988:	2701      	movs	r7, #1
 800898a:	e76b      	b.n	8008864 <_tzset_unlocked_r+0x134>
 800898c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008990:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008994:	213c      	movs	r1, #60	; 0x3c
 8008996:	fb01 2203 	mla	r2, r1, r3, r2
 800899a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800899e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80089a2:	fb01 2303 	mla	r3, r1, r3, r2
 80089a6:	435f      	muls	r7, r3
 80089a8:	63ef      	str	r7, [r5, #60]	; 0x3c
 80089aa:	e775      	b.n	8008898 <_tzset_unlocked_r+0x168>
 80089ac:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80089b0:	bf06      	itte	eq
 80089b2:	3401      	addeq	r4, #1
 80089b4:	4643      	moveq	r3, r8
 80089b6:	2344      	movne	r3, #68	; 0x44
 80089b8:	220a      	movs	r2, #10
 80089ba:	a90b      	add	r1, sp, #44	; 0x2c
 80089bc:	4620      	mov	r0, r4
 80089be:	9305      	str	r3, [sp, #20]
 80089c0:	f000 fda8 	bl	8009514 <strtoul>
 80089c4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80089c8:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80089cc:	4544      	cmp	r4, r8
 80089ce:	9b05      	ldr	r3, [sp, #20]
 80089d0:	d114      	bne.n	80089fc <_tzset_unlocked_r+0x2cc>
 80089d2:	234d      	movs	r3, #77	; 0x4d
 80089d4:	f1b9 0f00 	cmp.w	r9, #0
 80089d8:	d107      	bne.n	80089ea <_tzset_unlocked_r+0x2ba>
 80089da:	722b      	strb	r3, [r5, #8]
 80089dc:	2303      	movs	r3, #3
 80089de:	60eb      	str	r3, [r5, #12]
 80089e0:	2302      	movs	r3, #2
 80089e2:	612b      	str	r3, [r5, #16]
 80089e4:	f8c5 9014 	str.w	r9, [r5, #20]
 80089e8:	e78e      	b.n	8008908 <_tzset_unlocked_r+0x1d8>
 80089ea:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 80089ee:	230b      	movs	r3, #11
 80089f0:	62ab      	str	r3, [r5, #40]	; 0x28
 80089f2:	2301      	movs	r3, #1
 80089f4:	62eb      	str	r3, [r5, #44]	; 0x2c
 80089f6:	2300      	movs	r3, #0
 80089f8:	632b      	str	r3, [r5, #48]	; 0x30
 80089fa:	e785      	b.n	8008908 <_tzset_unlocked_r+0x1d8>
 80089fc:	b280      	uxth	r0, r0
 80089fe:	723b      	strb	r3, [r7, #8]
 8008a00:	6178      	str	r0, [r7, #20]
 8008a02:	e781      	b.n	8008908 <_tzset_unlocked_r+0x1d8>
 8008a04:	0800a010 	.word	0x0800a010
 8008a08:	20008b90 	.word	0x20008b90
 8008a0c:	20008b98 	.word	0x20008b98
 8008a10:	0800a013 	.word	0x0800a013
 8008a14:	20008b94 	.word	0x20008b94
 8008a18:	20000074 	.word	0x20000074
 8008a1c:	20008b83 	.word	0x20008b83
 8008a20:	0800a017 	.word	0x0800a017
 8008a24:	0800a03a 	.word	0x0800a03a
 8008a28:	0800a026 	.word	0x0800a026
 8008a2c:	0800a039 	.word	0x0800a039
 8008a30:	20008b78 	.word	0x20008b78

08008a34 <_findenv_r>:
 8008a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a38:	4606      	mov	r6, r0
 8008a3a:	468a      	mov	sl, r1
 8008a3c:	4617      	mov	r7, r2
 8008a3e:	f000 fd8c 	bl	800955a <__env_lock>
 8008a42:	4b1b      	ldr	r3, [pc, #108]	; (8008ab0 <_findenv_r+0x7c>)
 8008a44:	f8d3 8000 	ldr.w	r8, [r3]
 8008a48:	4699      	mov	r9, r3
 8008a4a:	f1b8 0f00 	cmp.w	r8, #0
 8008a4e:	d007      	beq.n	8008a60 <_findenv_r+0x2c>
 8008a50:	4654      	mov	r4, sl
 8008a52:	4623      	mov	r3, r4
 8008a54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a58:	b332      	cbz	r2, 8008aa8 <_findenv_r+0x74>
 8008a5a:	2a3d      	cmp	r2, #61	; 0x3d
 8008a5c:	461c      	mov	r4, r3
 8008a5e:	d1f8      	bne.n	8008a52 <_findenv_r+0x1e>
 8008a60:	4630      	mov	r0, r6
 8008a62:	f000 fd7b 	bl	800955c <__env_unlock>
 8008a66:	2000      	movs	r0, #0
 8008a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a6c:	f108 0804 	add.w	r8, r8, #4
 8008a70:	f8d8 0000 	ldr.w	r0, [r8]
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d0f3      	beq.n	8008a60 <_findenv_r+0x2c>
 8008a78:	4622      	mov	r2, r4
 8008a7a:	4651      	mov	r1, sl
 8008a7c:	f7ff fcd2 	bl	8008424 <strncmp>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d1f3      	bne.n	8008a6c <_findenv_r+0x38>
 8008a84:	f8d8 3000 	ldr.w	r3, [r8]
 8008a88:	191d      	adds	r5, r3, r4
 8008a8a:	5d1b      	ldrb	r3, [r3, r4]
 8008a8c:	2b3d      	cmp	r3, #61	; 0x3d
 8008a8e:	d1ed      	bne.n	8008a6c <_findenv_r+0x38>
 8008a90:	f8d9 3000 	ldr.w	r3, [r9]
 8008a94:	eba8 0303 	sub.w	r3, r8, r3
 8008a98:	109b      	asrs	r3, r3, #2
 8008a9a:	4630      	mov	r0, r6
 8008a9c:	603b      	str	r3, [r7, #0]
 8008a9e:	f000 fd5d 	bl	800955c <__env_unlock>
 8008aa2:	1c68      	adds	r0, r5, #1
 8008aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa8:	eba4 040a 	sub.w	r4, r4, sl
 8008aac:	e7e0      	b.n	8008a70 <_findenv_r+0x3c>
 8008aae:	bf00      	nop
 8008ab0:	20000008 	.word	0x20000008

08008ab4 <_getenv_r>:
 8008ab4:	b507      	push	{r0, r1, r2, lr}
 8008ab6:	aa01      	add	r2, sp, #4
 8008ab8:	f7ff ffbc 	bl	8008a34 <_findenv_r>
 8008abc:	b003      	add	sp, #12
 8008abe:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08008ac4 <__gettzinfo>:
 8008ac4:	4800      	ldr	r0, [pc, #0]	; (8008ac8 <__gettzinfo+0x4>)
 8008ac6:	4770      	bx	lr
 8008ac8:	2000007c 	.word	0x2000007c

08008acc <gmtime_r>:
 8008acc:	6802      	ldr	r2, [r0, #0]
 8008ace:	4848      	ldr	r0, [pc, #288]	; (8008bf0 <gmtime_r+0x124>)
 8008ad0:	fb92 f3f0 	sdiv	r3, r2, r0
 8008ad4:	fb00 2013 	mls	r0, r0, r3, r2
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	bfb8      	it	lt
 8008adc:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8008ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ae2:	bfb8      	it	lt
 8008ae4:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8008ae8:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8008aec:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8008af0:	fb90 f2f4 	sdiv	r2, r0, r4
 8008af4:	fb04 0012 	mls	r0, r4, r2, r0
 8008af8:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8008afc:	bfac      	ite	ge
 8008afe:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8008b02:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8008b06:	608a      	str	r2, [r1, #8]
 8008b08:	fb90 f2f4 	sdiv	r2, r0, r4
 8008b0c:	fb04 0012 	mls	r0, r4, r2, r0
 8008b10:	604a      	str	r2, [r1, #4]
 8008b12:	6008      	str	r0, [r1, #0]
 8008b14:	2207      	movs	r2, #7
 8008b16:	1cd8      	adds	r0, r3, #3
 8008b18:	fb90 f2f2 	sdiv	r2, r0, r2
 8008b1c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8008b20:	1a82      	subs	r2, r0, r2
 8008b22:	618a      	str	r2, [r1, #24]
 8008b24:	4a33      	ldr	r2, [pc, #204]	; (8008bf4 <gmtime_r+0x128>)
 8008b26:	4c34      	ldr	r4, [pc, #208]	; (8008bf8 <gmtime_r+0x12c>)
 8008b28:	fb93 f4f4 	sdiv	r4, r3, r4
 8008b2c:	fb02 3304 	mla	r3, r2, r4, r3
 8008b30:	f648 60ac 	movw	r0, #36524	; 0x8eac
 8008b34:	fbb3 f0f0 	udiv	r0, r3, r0
 8008b38:	4418      	add	r0, r3
 8008b3a:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8008b3e:	fbb3 f2f7 	udiv	r2, r3, r7
 8008b42:	1a80      	subs	r0, r0, r2
 8008b44:	4a2d      	ldr	r2, [pc, #180]	; (8008bfc <gmtime_r+0x130>)
 8008b46:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b4a:	1a82      	subs	r2, r0, r2
 8008b4c:	f648 6094 	movw	r0, #36500	; 0x8e94
 8008b50:	fbb2 f0f0 	udiv	r0, r2, r0
 8008b54:	4403      	add	r3, r0
 8008b56:	f240 166d 	movw	r6, #365	; 0x16d
 8008b5a:	fbb2 f5f6 	udiv	r5, r2, r6
 8008b5e:	fbb2 f2f7 	udiv	r2, r2, r7
 8008b62:	1a9a      	subs	r2, r3, r2
 8008b64:	fb06 2315 	mls	r3, r6, r5, r2
 8008b68:	2099      	movs	r0, #153	; 0x99
 8008b6a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8008b6e:	1c5e      	adds	r6, r3, #1
 8008b70:	3202      	adds	r2, #2
 8008b72:	fbb2 f2f0 	udiv	r2, r2, r0
 8008b76:	2a0a      	cmp	r2, #10
 8008b78:	fb00 f002 	mul.w	r0, r0, r2
 8008b7c:	f100 0002 	add.w	r0, r0, #2
 8008b80:	f04f 0705 	mov.w	r7, #5
 8008b84:	fbb0 f0f7 	udiv	r0, r0, r7
 8008b88:	eba6 0000 	sub.w	r0, r6, r0
 8008b8c:	bf34      	ite	cc
 8008b8e:	2602      	movcc	r6, #2
 8008b90:	f06f 0609 	mvncs.w	r6, #9
 8008b94:	4416      	add	r6, r2
 8008b96:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008b9a:	fb02 5404 	mla	r4, r2, r4, r5
 8008b9e:	2e01      	cmp	r6, #1
 8008ba0:	bf98      	it	ls
 8008ba2:	3401      	addls	r4, #1
 8008ba4:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8008ba8:	d30b      	bcc.n	8008bc2 <gmtime_r+0xf6>
 8008baa:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8008bae:	61cb      	str	r3, [r1, #28]
 8008bb0:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60c8      	str	r0, [r1, #12]
 8008bb8:	614c      	str	r4, [r1, #20]
 8008bba:	610e      	str	r6, [r1, #16]
 8008bbc:	620b      	str	r3, [r1, #32]
 8008bbe:	4608      	mov	r0, r1
 8008bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc2:	07aa      	lsls	r2, r5, #30
 8008bc4:	d105      	bne.n	8008bd2 <gmtime_r+0x106>
 8008bc6:	2764      	movs	r7, #100	; 0x64
 8008bc8:	fbb5 f2f7 	udiv	r2, r5, r7
 8008bcc:	fb07 5212 	mls	r2, r7, r2, r5
 8008bd0:	b95a      	cbnz	r2, 8008bea <gmtime_r+0x11e>
 8008bd2:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8008bd6:	fbb5 f2f7 	udiv	r2, r5, r7
 8008bda:	fb07 5212 	mls	r2, r7, r2, r5
 8008bde:	fab2 f282 	clz	r2, r2
 8008be2:	0952      	lsrs	r2, r2, #5
 8008be4:	333b      	adds	r3, #59	; 0x3b
 8008be6:	4413      	add	r3, r2
 8008be8:	e7e1      	b.n	8008bae <gmtime_r+0xe2>
 8008bea:	2201      	movs	r2, #1
 8008bec:	e7fa      	b.n	8008be4 <gmtime_r+0x118>
 8008bee:	bf00      	nop
 8008bf0:	00015180 	.word	0x00015180
 8008bf4:	fffdc54f 	.word	0xfffdc54f
 8008bf8:	00023ab1 	.word	0x00023ab1
 8008bfc:	00023ab0 	.word	0x00023ab0

08008c00 <__locale_ctype_ptr_l>:
 8008c00:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008c04:	4770      	bx	lr
	...

08008c08 <__locale_ctype_ptr>:
 8008c08:	4b04      	ldr	r3, [pc, #16]	; (8008c1c <__locale_ctype_ptr+0x14>)
 8008c0a:	4a05      	ldr	r2, [pc, #20]	; (8008c20 <__locale_ctype_ptr+0x18>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	6a1b      	ldr	r3, [r3, #32]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	bf08      	it	eq
 8008c14:	4613      	moveq	r3, r2
 8008c16:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008c1a:	4770      	bx	lr
 8008c1c:	20000010 	.word	0x20000010
 8008c20:	200000bc 	.word	0x200000bc

08008c24 <free>:
 8008c24:	4b02      	ldr	r3, [pc, #8]	; (8008c30 <free+0xc>)
 8008c26:	4601      	mov	r1, r0
 8008c28:	6818      	ldr	r0, [r3, #0]
 8008c2a:	f000 b815 	b.w	8008c58 <_free_r>
 8008c2e:	bf00      	nop
 8008c30:	20000010 	.word	0x20000010

08008c34 <__ascii_mbtowc>:
 8008c34:	b082      	sub	sp, #8
 8008c36:	b901      	cbnz	r1, 8008c3a <__ascii_mbtowc+0x6>
 8008c38:	a901      	add	r1, sp, #4
 8008c3a:	b142      	cbz	r2, 8008c4e <__ascii_mbtowc+0x1a>
 8008c3c:	b14b      	cbz	r3, 8008c52 <__ascii_mbtowc+0x1e>
 8008c3e:	7813      	ldrb	r3, [r2, #0]
 8008c40:	600b      	str	r3, [r1, #0]
 8008c42:	7812      	ldrb	r2, [r2, #0]
 8008c44:	1c10      	adds	r0, r2, #0
 8008c46:	bf18      	it	ne
 8008c48:	2001      	movne	r0, #1
 8008c4a:	b002      	add	sp, #8
 8008c4c:	4770      	bx	lr
 8008c4e:	4610      	mov	r0, r2
 8008c50:	e7fb      	b.n	8008c4a <__ascii_mbtowc+0x16>
 8008c52:	f06f 0001 	mvn.w	r0, #1
 8008c56:	e7f8      	b.n	8008c4a <__ascii_mbtowc+0x16>

08008c58 <_free_r>:
 8008c58:	b538      	push	{r3, r4, r5, lr}
 8008c5a:	4605      	mov	r5, r0
 8008c5c:	2900      	cmp	r1, #0
 8008c5e:	d045      	beq.n	8008cec <_free_r+0x94>
 8008c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c64:	1f0c      	subs	r4, r1, #4
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	bfb8      	it	lt
 8008c6a:	18e4      	addlt	r4, r4, r3
 8008c6c:	f000 fc91 	bl	8009592 <__malloc_lock>
 8008c70:	4a1f      	ldr	r2, [pc, #124]	; (8008cf0 <_free_r+0x98>)
 8008c72:	6813      	ldr	r3, [r2, #0]
 8008c74:	4610      	mov	r0, r2
 8008c76:	b933      	cbnz	r3, 8008c86 <_free_r+0x2e>
 8008c78:	6063      	str	r3, [r4, #4]
 8008c7a:	6014      	str	r4, [r2, #0]
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c82:	f000 bc87 	b.w	8009594 <__malloc_unlock>
 8008c86:	42a3      	cmp	r3, r4
 8008c88:	d90c      	bls.n	8008ca4 <_free_r+0x4c>
 8008c8a:	6821      	ldr	r1, [r4, #0]
 8008c8c:	1862      	adds	r2, r4, r1
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	bf04      	itt	eq
 8008c92:	681a      	ldreq	r2, [r3, #0]
 8008c94:	685b      	ldreq	r3, [r3, #4]
 8008c96:	6063      	str	r3, [r4, #4]
 8008c98:	bf04      	itt	eq
 8008c9a:	1852      	addeq	r2, r2, r1
 8008c9c:	6022      	streq	r2, [r4, #0]
 8008c9e:	6004      	str	r4, [r0, #0]
 8008ca0:	e7ec      	b.n	8008c7c <_free_r+0x24>
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	b10a      	cbz	r2, 8008cac <_free_r+0x54>
 8008ca8:	42a2      	cmp	r2, r4
 8008caa:	d9fa      	bls.n	8008ca2 <_free_r+0x4a>
 8008cac:	6819      	ldr	r1, [r3, #0]
 8008cae:	1858      	adds	r0, r3, r1
 8008cb0:	42a0      	cmp	r0, r4
 8008cb2:	d10b      	bne.n	8008ccc <_free_r+0x74>
 8008cb4:	6820      	ldr	r0, [r4, #0]
 8008cb6:	4401      	add	r1, r0
 8008cb8:	1858      	adds	r0, r3, r1
 8008cba:	4282      	cmp	r2, r0
 8008cbc:	6019      	str	r1, [r3, #0]
 8008cbe:	d1dd      	bne.n	8008c7c <_free_r+0x24>
 8008cc0:	6810      	ldr	r0, [r2, #0]
 8008cc2:	6852      	ldr	r2, [r2, #4]
 8008cc4:	605a      	str	r2, [r3, #4]
 8008cc6:	4401      	add	r1, r0
 8008cc8:	6019      	str	r1, [r3, #0]
 8008cca:	e7d7      	b.n	8008c7c <_free_r+0x24>
 8008ccc:	d902      	bls.n	8008cd4 <_free_r+0x7c>
 8008cce:	230c      	movs	r3, #12
 8008cd0:	602b      	str	r3, [r5, #0]
 8008cd2:	e7d3      	b.n	8008c7c <_free_r+0x24>
 8008cd4:	6820      	ldr	r0, [r4, #0]
 8008cd6:	1821      	adds	r1, r4, r0
 8008cd8:	428a      	cmp	r2, r1
 8008cda:	bf04      	itt	eq
 8008cdc:	6811      	ldreq	r1, [r2, #0]
 8008cde:	6852      	ldreq	r2, [r2, #4]
 8008ce0:	6062      	str	r2, [r4, #4]
 8008ce2:	bf04      	itt	eq
 8008ce4:	1809      	addeq	r1, r1, r0
 8008ce6:	6021      	streq	r1, [r4, #0]
 8008ce8:	605c      	str	r4, [r3, #4]
 8008cea:	e7c7      	b.n	8008c7c <_free_r+0x24>
 8008cec:	bd38      	pop	{r3, r4, r5, pc}
 8008cee:	bf00      	nop
 8008cf0:	20008b9c 	.word	0x20008b9c

08008cf4 <_malloc_r>:
 8008cf4:	b570      	push	{r4, r5, r6, lr}
 8008cf6:	1ccd      	adds	r5, r1, #3
 8008cf8:	f025 0503 	bic.w	r5, r5, #3
 8008cfc:	3508      	adds	r5, #8
 8008cfe:	2d0c      	cmp	r5, #12
 8008d00:	bf38      	it	cc
 8008d02:	250c      	movcc	r5, #12
 8008d04:	2d00      	cmp	r5, #0
 8008d06:	4606      	mov	r6, r0
 8008d08:	db01      	blt.n	8008d0e <_malloc_r+0x1a>
 8008d0a:	42a9      	cmp	r1, r5
 8008d0c:	d903      	bls.n	8008d16 <_malloc_r+0x22>
 8008d0e:	230c      	movs	r3, #12
 8008d10:	6033      	str	r3, [r6, #0]
 8008d12:	2000      	movs	r0, #0
 8008d14:	bd70      	pop	{r4, r5, r6, pc}
 8008d16:	f000 fc3c 	bl	8009592 <__malloc_lock>
 8008d1a:	4a23      	ldr	r2, [pc, #140]	; (8008da8 <_malloc_r+0xb4>)
 8008d1c:	6814      	ldr	r4, [r2, #0]
 8008d1e:	4621      	mov	r1, r4
 8008d20:	b991      	cbnz	r1, 8008d48 <_malloc_r+0x54>
 8008d22:	4c22      	ldr	r4, [pc, #136]	; (8008dac <_malloc_r+0xb8>)
 8008d24:	6823      	ldr	r3, [r4, #0]
 8008d26:	b91b      	cbnz	r3, 8008d30 <_malloc_r+0x3c>
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f000 fb27 	bl	800937c <_sbrk_r>
 8008d2e:	6020      	str	r0, [r4, #0]
 8008d30:	4629      	mov	r1, r5
 8008d32:	4630      	mov	r0, r6
 8008d34:	f000 fb22 	bl	800937c <_sbrk_r>
 8008d38:	1c43      	adds	r3, r0, #1
 8008d3a:	d126      	bne.n	8008d8a <_malloc_r+0x96>
 8008d3c:	230c      	movs	r3, #12
 8008d3e:	6033      	str	r3, [r6, #0]
 8008d40:	4630      	mov	r0, r6
 8008d42:	f000 fc27 	bl	8009594 <__malloc_unlock>
 8008d46:	e7e4      	b.n	8008d12 <_malloc_r+0x1e>
 8008d48:	680b      	ldr	r3, [r1, #0]
 8008d4a:	1b5b      	subs	r3, r3, r5
 8008d4c:	d41a      	bmi.n	8008d84 <_malloc_r+0x90>
 8008d4e:	2b0b      	cmp	r3, #11
 8008d50:	d90f      	bls.n	8008d72 <_malloc_r+0x7e>
 8008d52:	600b      	str	r3, [r1, #0]
 8008d54:	50cd      	str	r5, [r1, r3]
 8008d56:	18cc      	adds	r4, r1, r3
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f000 fc1b 	bl	8009594 <__malloc_unlock>
 8008d5e:	f104 000b 	add.w	r0, r4, #11
 8008d62:	1d23      	adds	r3, r4, #4
 8008d64:	f020 0007 	bic.w	r0, r0, #7
 8008d68:	1ac3      	subs	r3, r0, r3
 8008d6a:	d01b      	beq.n	8008da4 <_malloc_r+0xb0>
 8008d6c:	425a      	negs	r2, r3
 8008d6e:	50e2      	str	r2, [r4, r3]
 8008d70:	bd70      	pop	{r4, r5, r6, pc}
 8008d72:	428c      	cmp	r4, r1
 8008d74:	bf0d      	iteet	eq
 8008d76:	6863      	ldreq	r3, [r4, #4]
 8008d78:	684b      	ldrne	r3, [r1, #4]
 8008d7a:	6063      	strne	r3, [r4, #4]
 8008d7c:	6013      	streq	r3, [r2, #0]
 8008d7e:	bf18      	it	ne
 8008d80:	460c      	movne	r4, r1
 8008d82:	e7e9      	b.n	8008d58 <_malloc_r+0x64>
 8008d84:	460c      	mov	r4, r1
 8008d86:	6849      	ldr	r1, [r1, #4]
 8008d88:	e7ca      	b.n	8008d20 <_malloc_r+0x2c>
 8008d8a:	1cc4      	adds	r4, r0, #3
 8008d8c:	f024 0403 	bic.w	r4, r4, #3
 8008d90:	42a0      	cmp	r0, r4
 8008d92:	d005      	beq.n	8008da0 <_malloc_r+0xac>
 8008d94:	1a21      	subs	r1, r4, r0
 8008d96:	4630      	mov	r0, r6
 8008d98:	f000 faf0 	bl	800937c <_sbrk_r>
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	d0cd      	beq.n	8008d3c <_malloc_r+0x48>
 8008da0:	6025      	str	r5, [r4, #0]
 8008da2:	e7d9      	b.n	8008d58 <_malloc_r+0x64>
 8008da4:	bd70      	pop	{r4, r5, r6, pc}
 8008da6:	bf00      	nop
 8008da8:	20008b9c 	.word	0x20008b9c
 8008dac:	20008ba0 	.word	0x20008ba0

08008db0 <__ssputs_r>:
 8008db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008db4:	688e      	ldr	r6, [r1, #8]
 8008db6:	429e      	cmp	r6, r3
 8008db8:	4682      	mov	sl, r0
 8008dba:	460c      	mov	r4, r1
 8008dbc:	4691      	mov	r9, r2
 8008dbe:	4698      	mov	r8, r3
 8008dc0:	d835      	bhi.n	8008e2e <__ssputs_r+0x7e>
 8008dc2:	898a      	ldrh	r2, [r1, #12]
 8008dc4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008dc8:	d031      	beq.n	8008e2e <__ssputs_r+0x7e>
 8008dca:	6825      	ldr	r5, [r4, #0]
 8008dcc:	6909      	ldr	r1, [r1, #16]
 8008dce:	1a6f      	subs	r7, r5, r1
 8008dd0:	6965      	ldr	r5, [r4, #20]
 8008dd2:	2302      	movs	r3, #2
 8008dd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008dd8:	fb95 f5f3 	sdiv	r5, r5, r3
 8008ddc:	f108 0301 	add.w	r3, r8, #1
 8008de0:	443b      	add	r3, r7
 8008de2:	429d      	cmp	r5, r3
 8008de4:	bf38      	it	cc
 8008de6:	461d      	movcc	r5, r3
 8008de8:	0553      	lsls	r3, r2, #21
 8008dea:	d531      	bpl.n	8008e50 <__ssputs_r+0xa0>
 8008dec:	4629      	mov	r1, r5
 8008dee:	f7ff ff81 	bl	8008cf4 <_malloc_r>
 8008df2:	4606      	mov	r6, r0
 8008df4:	b950      	cbnz	r0, 8008e0c <__ssputs_r+0x5c>
 8008df6:	230c      	movs	r3, #12
 8008df8:	f8ca 3000 	str.w	r3, [sl]
 8008dfc:	89a3      	ldrh	r3, [r4, #12]
 8008dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e02:	81a3      	strh	r3, [r4, #12]
 8008e04:	f04f 30ff 	mov.w	r0, #4294967295
 8008e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e0c:	463a      	mov	r2, r7
 8008e0e:	6921      	ldr	r1, [r4, #16]
 8008e10:	f7ff fabb 	bl	800838a <memcpy>
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008e1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e1e:	81a3      	strh	r3, [r4, #12]
 8008e20:	6126      	str	r6, [r4, #16]
 8008e22:	6165      	str	r5, [r4, #20]
 8008e24:	443e      	add	r6, r7
 8008e26:	1bed      	subs	r5, r5, r7
 8008e28:	6026      	str	r6, [r4, #0]
 8008e2a:	60a5      	str	r5, [r4, #8]
 8008e2c:	4646      	mov	r6, r8
 8008e2e:	4546      	cmp	r6, r8
 8008e30:	bf28      	it	cs
 8008e32:	4646      	movcs	r6, r8
 8008e34:	4632      	mov	r2, r6
 8008e36:	4649      	mov	r1, r9
 8008e38:	6820      	ldr	r0, [r4, #0]
 8008e3a:	f000 fb90 	bl	800955e <memmove>
 8008e3e:	68a3      	ldr	r3, [r4, #8]
 8008e40:	1b9b      	subs	r3, r3, r6
 8008e42:	60a3      	str	r3, [r4, #8]
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	441e      	add	r6, r3
 8008e48:	6026      	str	r6, [r4, #0]
 8008e4a:	2000      	movs	r0, #0
 8008e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e50:	462a      	mov	r2, r5
 8008e52:	f000 fba0 	bl	8009596 <_realloc_r>
 8008e56:	4606      	mov	r6, r0
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d1e1      	bne.n	8008e20 <__ssputs_r+0x70>
 8008e5c:	6921      	ldr	r1, [r4, #16]
 8008e5e:	4650      	mov	r0, sl
 8008e60:	f7ff fefa 	bl	8008c58 <_free_r>
 8008e64:	e7c7      	b.n	8008df6 <__ssputs_r+0x46>
	...

08008e68 <_svfiprintf_r>:
 8008e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6c:	b09d      	sub	sp, #116	; 0x74
 8008e6e:	4680      	mov	r8, r0
 8008e70:	9303      	str	r3, [sp, #12]
 8008e72:	898b      	ldrh	r3, [r1, #12]
 8008e74:	061c      	lsls	r4, r3, #24
 8008e76:	460d      	mov	r5, r1
 8008e78:	4616      	mov	r6, r2
 8008e7a:	d50f      	bpl.n	8008e9c <_svfiprintf_r+0x34>
 8008e7c:	690b      	ldr	r3, [r1, #16]
 8008e7e:	b96b      	cbnz	r3, 8008e9c <_svfiprintf_r+0x34>
 8008e80:	2140      	movs	r1, #64	; 0x40
 8008e82:	f7ff ff37 	bl	8008cf4 <_malloc_r>
 8008e86:	6028      	str	r0, [r5, #0]
 8008e88:	6128      	str	r0, [r5, #16]
 8008e8a:	b928      	cbnz	r0, 8008e98 <_svfiprintf_r+0x30>
 8008e8c:	230c      	movs	r3, #12
 8008e8e:	f8c8 3000 	str.w	r3, [r8]
 8008e92:	f04f 30ff 	mov.w	r0, #4294967295
 8008e96:	e0c5      	b.n	8009024 <_svfiprintf_r+0x1bc>
 8008e98:	2340      	movs	r3, #64	; 0x40
 8008e9a:	616b      	str	r3, [r5, #20]
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008ea0:	2320      	movs	r3, #32
 8008ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ea6:	2330      	movs	r3, #48	; 0x30
 8008ea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008eac:	f04f 0b01 	mov.w	fp, #1
 8008eb0:	4637      	mov	r7, r6
 8008eb2:	463c      	mov	r4, r7
 8008eb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d13c      	bne.n	8008f36 <_svfiprintf_r+0xce>
 8008ebc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008ec0:	d00b      	beq.n	8008eda <_svfiprintf_r+0x72>
 8008ec2:	4653      	mov	r3, sl
 8008ec4:	4632      	mov	r2, r6
 8008ec6:	4629      	mov	r1, r5
 8008ec8:	4640      	mov	r0, r8
 8008eca:	f7ff ff71 	bl	8008db0 <__ssputs_r>
 8008ece:	3001      	adds	r0, #1
 8008ed0:	f000 80a3 	beq.w	800901a <_svfiprintf_r+0x1b2>
 8008ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ed6:	4453      	add	r3, sl
 8008ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8008eda:	783b      	ldrb	r3, [r7, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 809c 	beq.w	800901a <_svfiprintf_r+0x1b2>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee8:	9304      	str	r3, [sp, #16]
 8008eea:	9307      	str	r3, [sp, #28]
 8008eec:	9205      	str	r2, [sp, #20]
 8008eee:	9306      	str	r3, [sp, #24]
 8008ef0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ef4:	931a      	str	r3, [sp, #104]	; 0x68
 8008ef6:	2205      	movs	r2, #5
 8008ef8:	7821      	ldrb	r1, [r4, #0]
 8008efa:	4850      	ldr	r0, [pc, #320]	; (800903c <_svfiprintf_r+0x1d4>)
 8008efc:	f7f7 f980 	bl	8000200 <memchr>
 8008f00:	1c67      	adds	r7, r4, #1
 8008f02:	9b04      	ldr	r3, [sp, #16]
 8008f04:	b9d8      	cbnz	r0, 8008f3e <_svfiprintf_r+0xd6>
 8008f06:	06d9      	lsls	r1, r3, #27
 8008f08:	bf44      	itt	mi
 8008f0a:	2220      	movmi	r2, #32
 8008f0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008f10:	071a      	lsls	r2, r3, #28
 8008f12:	bf44      	itt	mi
 8008f14:	222b      	movmi	r2, #43	; 0x2b
 8008f16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008f1a:	7822      	ldrb	r2, [r4, #0]
 8008f1c:	2a2a      	cmp	r2, #42	; 0x2a
 8008f1e:	d016      	beq.n	8008f4e <_svfiprintf_r+0xe6>
 8008f20:	9a07      	ldr	r2, [sp, #28]
 8008f22:	2100      	movs	r1, #0
 8008f24:	200a      	movs	r0, #10
 8008f26:	4627      	mov	r7, r4
 8008f28:	3401      	adds	r4, #1
 8008f2a:	783b      	ldrb	r3, [r7, #0]
 8008f2c:	3b30      	subs	r3, #48	; 0x30
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	d951      	bls.n	8008fd6 <_svfiprintf_r+0x16e>
 8008f32:	b1c9      	cbz	r1, 8008f68 <_svfiprintf_r+0x100>
 8008f34:	e011      	b.n	8008f5a <_svfiprintf_r+0xf2>
 8008f36:	2b25      	cmp	r3, #37	; 0x25
 8008f38:	d0c0      	beq.n	8008ebc <_svfiprintf_r+0x54>
 8008f3a:	4627      	mov	r7, r4
 8008f3c:	e7b9      	b.n	8008eb2 <_svfiprintf_r+0x4a>
 8008f3e:	4a3f      	ldr	r2, [pc, #252]	; (800903c <_svfiprintf_r+0x1d4>)
 8008f40:	1a80      	subs	r0, r0, r2
 8008f42:	fa0b f000 	lsl.w	r0, fp, r0
 8008f46:	4318      	orrs	r0, r3
 8008f48:	9004      	str	r0, [sp, #16]
 8008f4a:	463c      	mov	r4, r7
 8008f4c:	e7d3      	b.n	8008ef6 <_svfiprintf_r+0x8e>
 8008f4e:	9a03      	ldr	r2, [sp, #12]
 8008f50:	1d11      	adds	r1, r2, #4
 8008f52:	6812      	ldr	r2, [r2, #0]
 8008f54:	9103      	str	r1, [sp, #12]
 8008f56:	2a00      	cmp	r2, #0
 8008f58:	db01      	blt.n	8008f5e <_svfiprintf_r+0xf6>
 8008f5a:	9207      	str	r2, [sp, #28]
 8008f5c:	e004      	b.n	8008f68 <_svfiprintf_r+0x100>
 8008f5e:	4252      	negs	r2, r2
 8008f60:	f043 0302 	orr.w	r3, r3, #2
 8008f64:	9207      	str	r2, [sp, #28]
 8008f66:	9304      	str	r3, [sp, #16]
 8008f68:	783b      	ldrb	r3, [r7, #0]
 8008f6a:	2b2e      	cmp	r3, #46	; 0x2e
 8008f6c:	d10e      	bne.n	8008f8c <_svfiprintf_r+0x124>
 8008f6e:	787b      	ldrb	r3, [r7, #1]
 8008f70:	2b2a      	cmp	r3, #42	; 0x2a
 8008f72:	f107 0101 	add.w	r1, r7, #1
 8008f76:	d132      	bne.n	8008fde <_svfiprintf_r+0x176>
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	1d1a      	adds	r2, r3, #4
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	9203      	str	r2, [sp, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	bfb8      	it	lt
 8008f84:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f88:	3702      	adds	r7, #2
 8008f8a:	9305      	str	r3, [sp, #20]
 8008f8c:	4c2c      	ldr	r4, [pc, #176]	; (8009040 <_svfiprintf_r+0x1d8>)
 8008f8e:	7839      	ldrb	r1, [r7, #0]
 8008f90:	2203      	movs	r2, #3
 8008f92:	4620      	mov	r0, r4
 8008f94:	f7f7 f934 	bl	8000200 <memchr>
 8008f98:	b138      	cbz	r0, 8008faa <_svfiprintf_r+0x142>
 8008f9a:	2340      	movs	r3, #64	; 0x40
 8008f9c:	1b00      	subs	r0, r0, r4
 8008f9e:	fa03 f000 	lsl.w	r0, r3, r0
 8008fa2:	9b04      	ldr	r3, [sp, #16]
 8008fa4:	4303      	orrs	r3, r0
 8008fa6:	9304      	str	r3, [sp, #16]
 8008fa8:	3701      	adds	r7, #1
 8008faa:	7839      	ldrb	r1, [r7, #0]
 8008fac:	4825      	ldr	r0, [pc, #148]	; (8009044 <_svfiprintf_r+0x1dc>)
 8008fae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fb2:	2206      	movs	r2, #6
 8008fb4:	1c7e      	adds	r6, r7, #1
 8008fb6:	f7f7 f923 	bl	8000200 <memchr>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d035      	beq.n	800902a <_svfiprintf_r+0x1c2>
 8008fbe:	4b22      	ldr	r3, [pc, #136]	; (8009048 <_svfiprintf_r+0x1e0>)
 8008fc0:	b9fb      	cbnz	r3, 8009002 <_svfiprintf_r+0x19a>
 8008fc2:	9b03      	ldr	r3, [sp, #12]
 8008fc4:	3307      	adds	r3, #7
 8008fc6:	f023 0307 	bic.w	r3, r3, #7
 8008fca:	3308      	adds	r3, #8
 8008fcc:	9303      	str	r3, [sp, #12]
 8008fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd0:	444b      	add	r3, r9
 8008fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd4:	e76c      	b.n	8008eb0 <_svfiprintf_r+0x48>
 8008fd6:	fb00 3202 	mla	r2, r0, r2, r3
 8008fda:	2101      	movs	r1, #1
 8008fdc:	e7a3      	b.n	8008f26 <_svfiprintf_r+0xbe>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	9305      	str	r3, [sp, #20]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	240a      	movs	r4, #10
 8008fe6:	460f      	mov	r7, r1
 8008fe8:	3101      	adds	r1, #1
 8008fea:	783a      	ldrb	r2, [r7, #0]
 8008fec:	3a30      	subs	r2, #48	; 0x30
 8008fee:	2a09      	cmp	r2, #9
 8008ff0:	d903      	bls.n	8008ffa <_svfiprintf_r+0x192>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d0ca      	beq.n	8008f8c <_svfiprintf_r+0x124>
 8008ff6:	9005      	str	r0, [sp, #20]
 8008ff8:	e7c8      	b.n	8008f8c <_svfiprintf_r+0x124>
 8008ffa:	fb04 2000 	mla	r0, r4, r0, r2
 8008ffe:	2301      	movs	r3, #1
 8009000:	e7f1      	b.n	8008fe6 <_svfiprintf_r+0x17e>
 8009002:	ab03      	add	r3, sp, #12
 8009004:	9300      	str	r3, [sp, #0]
 8009006:	462a      	mov	r2, r5
 8009008:	4b10      	ldr	r3, [pc, #64]	; (800904c <_svfiprintf_r+0x1e4>)
 800900a:	a904      	add	r1, sp, #16
 800900c:	4640      	mov	r0, r8
 800900e:	f3af 8000 	nop.w
 8009012:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009016:	4681      	mov	r9, r0
 8009018:	d1d9      	bne.n	8008fce <_svfiprintf_r+0x166>
 800901a:	89ab      	ldrh	r3, [r5, #12]
 800901c:	065b      	lsls	r3, r3, #25
 800901e:	f53f af38 	bmi.w	8008e92 <_svfiprintf_r+0x2a>
 8009022:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009024:	b01d      	add	sp, #116	; 0x74
 8009026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902a:	ab03      	add	r3, sp, #12
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	462a      	mov	r2, r5
 8009030:	4b06      	ldr	r3, [pc, #24]	; (800904c <_svfiprintf_r+0x1e4>)
 8009032:	a904      	add	r1, sp, #16
 8009034:	4640      	mov	r0, r8
 8009036:	f000 f881 	bl	800913c <_printf_i>
 800903a:	e7ea      	b.n	8009012 <_svfiprintf_r+0x1aa>
 800903c:	0800a0b6 	.word	0x0800a0b6
 8009040:	0800a0bc 	.word	0x0800a0bc
 8009044:	0800a0c0 	.word	0x0800a0c0
 8009048:	00000000 	.word	0x00000000
 800904c:	08008db1 	.word	0x08008db1

08009050 <_printf_common>:
 8009050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009054:	4691      	mov	r9, r2
 8009056:	461f      	mov	r7, r3
 8009058:	688a      	ldr	r2, [r1, #8]
 800905a:	690b      	ldr	r3, [r1, #16]
 800905c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009060:	4293      	cmp	r3, r2
 8009062:	bfb8      	it	lt
 8009064:	4613      	movlt	r3, r2
 8009066:	f8c9 3000 	str.w	r3, [r9]
 800906a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800906e:	4606      	mov	r6, r0
 8009070:	460c      	mov	r4, r1
 8009072:	b112      	cbz	r2, 800907a <_printf_common+0x2a>
 8009074:	3301      	adds	r3, #1
 8009076:	f8c9 3000 	str.w	r3, [r9]
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	0699      	lsls	r1, r3, #26
 800907e:	bf42      	ittt	mi
 8009080:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009084:	3302      	addmi	r3, #2
 8009086:	f8c9 3000 	strmi.w	r3, [r9]
 800908a:	6825      	ldr	r5, [r4, #0]
 800908c:	f015 0506 	ands.w	r5, r5, #6
 8009090:	d107      	bne.n	80090a2 <_printf_common+0x52>
 8009092:	f104 0a19 	add.w	sl, r4, #25
 8009096:	68e3      	ldr	r3, [r4, #12]
 8009098:	f8d9 2000 	ldr.w	r2, [r9]
 800909c:	1a9b      	subs	r3, r3, r2
 800909e:	429d      	cmp	r5, r3
 80090a0:	db29      	blt.n	80090f6 <_printf_common+0xa6>
 80090a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80090a6:	6822      	ldr	r2, [r4, #0]
 80090a8:	3300      	adds	r3, #0
 80090aa:	bf18      	it	ne
 80090ac:	2301      	movne	r3, #1
 80090ae:	0692      	lsls	r2, r2, #26
 80090b0:	d42e      	bmi.n	8009110 <_printf_common+0xc0>
 80090b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090b6:	4639      	mov	r1, r7
 80090b8:	4630      	mov	r0, r6
 80090ba:	47c0      	blx	r8
 80090bc:	3001      	adds	r0, #1
 80090be:	d021      	beq.n	8009104 <_printf_common+0xb4>
 80090c0:	6823      	ldr	r3, [r4, #0]
 80090c2:	68e5      	ldr	r5, [r4, #12]
 80090c4:	f8d9 2000 	ldr.w	r2, [r9]
 80090c8:	f003 0306 	and.w	r3, r3, #6
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	bf08      	it	eq
 80090d0:	1aad      	subeq	r5, r5, r2
 80090d2:	68a3      	ldr	r3, [r4, #8]
 80090d4:	6922      	ldr	r2, [r4, #16]
 80090d6:	bf0c      	ite	eq
 80090d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090dc:	2500      	movne	r5, #0
 80090de:	4293      	cmp	r3, r2
 80090e0:	bfc4      	itt	gt
 80090e2:	1a9b      	subgt	r3, r3, r2
 80090e4:	18ed      	addgt	r5, r5, r3
 80090e6:	f04f 0900 	mov.w	r9, #0
 80090ea:	341a      	adds	r4, #26
 80090ec:	454d      	cmp	r5, r9
 80090ee:	d11b      	bne.n	8009128 <_printf_common+0xd8>
 80090f0:	2000      	movs	r0, #0
 80090f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090f6:	2301      	movs	r3, #1
 80090f8:	4652      	mov	r2, sl
 80090fa:	4639      	mov	r1, r7
 80090fc:	4630      	mov	r0, r6
 80090fe:	47c0      	blx	r8
 8009100:	3001      	adds	r0, #1
 8009102:	d103      	bne.n	800910c <_printf_common+0xbc>
 8009104:	f04f 30ff 	mov.w	r0, #4294967295
 8009108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800910c:	3501      	adds	r5, #1
 800910e:	e7c2      	b.n	8009096 <_printf_common+0x46>
 8009110:	18e1      	adds	r1, r4, r3
 8009112:	1c5a      	adds	r2, r3, #1
 8009114:	2030      	movs	r0, #48	; 0x30
 8009116:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800911a:	4422      	add	r2, r4
 800911c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009120:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009124:	3302      	adds	r3, #2
 8009126:	e7c4      	b.n	80090b2 <_printf_common+0x62>
 8009128:	2301      	movs	r3, #1
 800912a:	4622      	mov	r2, r4
 800912c:	4639      	mov	r1, r7
 800912e:	4630      	mov	r0, r6
 8009130:	47c0      	blx	r8
 8009132:	3001      	adds	r0, #1
 8009134:	d0e6      	beq.n	8009104 <_printf_common+0xb4>
 8009136:	f109 0901 	add.w	r9, r9, #1
 800913a:	e7d7      	b.n	80090ec <_printf_common+0x9c>

0800913c <_printf_i>:
 800913c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009140:	4617      	mov	r7, r2
 8009142:	7e0a      	ldrb	r2, [r1, #24]
 8009144:	b085      	sub	sp, #20
 8009146:	2a6e      	cmp	r2, #110	; 0x6e
 8009148:	4698      	mov	r8, r3
 800914a:	4606      	mov	r6, r0
 800914c:	460c      	mov	r4, r1
 800914e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009150:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8009154:	f000 80bc 	beq.w	80092d0 <_printf_i+0x194>
 8009158:	d81a      	bhi.n	8009190 <_printf_i+0x54>
 800915a:	2a63      	cmp	r2, #99	; 0x63
 800915c:	d02e      	beq.n	80091bc <_printf_i+0x80>
 800915e:	d80a      	bhi.n	8009176 <_printf_i+0x3a>
 8009160:	2a00      	cmp	r2, #0
 8009162:	f000 80c8 	beq.w	80092f6 <_printf_i+0x1ba>
 8009166:	2a58      	cmp	r2, #88	; 0x58
 8009168:	f000 808a 	beq.w	8009280 <_printf_i+0x144>
 800916c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009170:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8009174:	e02a      	b.n	80091cc <_printf_i+0x90>
 8009176:	2a64      	cmp	r2, #100	; 0x64
 8009178:	d001      	beq.n	800917e <_printf_i+0x42>
 800917a:	2a69      	cmp	r2, #105	; 0x69
 800917c:	d1f6      	bne.n	800916c <_printf_i+0x30>
 800917e:	6821      	ldr	r1, [r4, #0]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009186:	d023      	beq.n	80091d0 <_printf_i+0x94>
 8009188:	1d11      	adds	r1, r2, #4
 800918a:	6019      	str	r1, [r3, #0]
 800918c:	6813      	ldr	r3, [r2, #0]
 800918e:	e027      	b.n	80091e0 <_printf_i+0xa4>
 8009190:	2a73      	cmp	r2, #115	; 0x73
 8009192:	f000 80b4 	beq.w	80092fe <_printf_i+0x1c2>
 8009196:	d808      	bhi.n	80091aa <_printf_i+0x6e>
 8009198:	2a6f      	cmp	r2, #111	; 0x6f
 800919a:	d02a      	beq.n	80091f2 <_printf_i+0xb6>
 800919c:	2a70      	cmp	r2, #112	; 0x70
 800919e:	d1e5      	bne.n	800916c <_printf_i+0x30>
 80091a0:	680a      	ldr	r2, [r1, #0]
 80091a2:	f042 0220 	orr.w	r2, r2, #32
 80091a6:	600a      	str	r2, [r1, #0]
 80091a8:	e003      	b.n	80091b2 <_printf_i+0x76>
 80091aa:	2a75      	cmp	r2, #117	; 0x75
 80091ac:	d021      	beq.n	80091f2 <_printf_i+0xb6>
 80091ae:	2a78      	cmp	r2, #120	; 0x78
 80091b0:	d1dc      	bne.n	800916c <_printf_i+0x30>
 80091b2:	2278      	movs	r2, #120	; 0x78
 80091b4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80091b8:	496e      	ldr	r1, [pc, #440]	; (8009374 <_printf_i+0x238>)
 80091ba:	e064      	b.n	8009286 <_printf_i+0x14a>
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80091c2:	1d11      	adds	r1, r2, #4
 80091c4:	6019      	str	r1, [r3, #0]
 80091c6:	6813      	ldr	r3, [r2, #0]
 80091c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091cc:	2301      	movs	r3, #1
 80091ce:	e0a3      	b.n	8009318 <_printf_i+0x1dc>
 80091d0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80091d4:	f102 0104 	add.w	r1, r2, #4
 80091d8:	6019      	str	r1, [r3, #0]
 80091da:	d0d7      	beq.n	800918c <_printf_i+0x50>
 80091dc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	da03      	bge.n	80091ec <_printf_i+0xb0>
 80091e4:	222d      	movs	r2, #45	; 0x2d
 80091e6:	425b      	negs	r3, r3
 80091e8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80091ec:	4962      	ldr	r1, [pc, #392]	; (8009378 <_printf_i+0x23c>)
 80091ee:	220a      	movs	r2, #10
 80091f0:	e017      	b.n	8009222 <_printf_i+0xe6>
 80091f2:	6820      	ldr	r0, [r4, #0]
 80091f4:	6819      	ldr	r1, [r3, #0]
 80091f6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80091fa:	d003      	beq.n	8009204 <_printf_i+0xc8>
 80091fc:	1d08      	adds	r0, r1, #4
 80091fe:	6018      	str	r0, [r3, #0]
 8009200:	680b      	ldr	r3, [r1, #0]
 8009202:	e006      	b.n	8009212 <_printf_i+0xd6>
 8009204:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009208:	f101 0004 	add.w	r0, r1, #4
 800920c:	6018      	str	r0, [r3, #0]
 800920e:	d0f7      	beq.n	8009200 <_printf_i+0xc4>
 8009210:	880b      	ldrh	r3, [r1, #0]
 8009212:	4959      	ldr	r1, [pc, #356]	; (8009378 <_printf_i+0x23c>)
 8009214:	2a6f      	cmp	r2, #111	; 0x6f
 8009216:	bf14      	ite	ne
 8009218:	220a      	movne	r2, #10
 800921a:	2208      	moveq	r2, #8
 800921c:	2000      	movs	r0, #0
 800921e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8009222:	6865      	ldr	r5, [r4, #4]
 8009224:	60a5      	str	r5, [r4, #8]
 8009226:	2d00      	cmp	r5, #0
 8009228:	f2c0 809c 	blt.w	8009364 <_printf_i+0x228>
 800922c:	6820      	ldr	r0, [r4, #0]
 800922e:	f020 0004 	bic.w	r0, r0, #4
 8009232:	6020      	str	r0, [r4, #0]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d13f      	bne.n	80092b8 <_printf_i+0x17c>
 8009238:	2d00      	cmp	r5, #0
 800923a:	f040 8095 	bne.w	8009368 <_printf_i+0x22c>
 800923e:	4675      	mov	r5, lr
 8009240:	2a08      	cmp	r2, #8
 8009242:	d10b      	bne.n	800925c <_printf_i+0x120>
 8009244:	6823      	ldr	r3, [r4, #0]
 8009246:	07da      	lsls	r2, r3, #31
 8009248:	d508      	bpl.n	800925c <_printf_i+0x120>
 800924a:	6923      	ldr	r3, [r4, #16]
 800924c:	6862      	ldr	r2, [r4, #4]
 800924e:	429a      	cmp	r2, r3
 8009250:	bfde      	ittt	le
 8009252:	2330      	movle	r3, #48	; 0x30
 8009254:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009258:	f105 35ff 	addle.w	r5, r5, #4294967295
 800925c:	ebae 0305 	sub.w	r3, lr, r5
 8009260:	6123      	str	r3, [r4, #16]
 8009262:	f8cd 8000 	str.w	r8, [sp]
 8009266:	463b      	mov	r3, r7
 8009268:	aa03      	add	r2, sp, #12
 800926a:	4621      	mov	r1, r4
 800926c:	4630      	mov	r0, r6
 800926e:	f7ff feef 	bl	8009050 <_printf_common>
 8009272:	3001      	adds	r0, #1
 8009274:	d155      	bne.n	8009322 <_printf_i+0x1e6>
 8009276:	f04f 30ff 	mov.w	r0, #4294967295
 800927a:	b005      	add	sp, #20
 800927c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009280:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8009284:	493c      	ldr	r1, [pc, #240]	; (8009378 <_printf_i+0x23c>)
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800928e:	f100 0504 	add.w	r5, r0, #4
 8009292:	601d      	str	r5, [r3, #0]
 8009294:	d001      	beq.n	800929a <_printf_i+0x15e>
 8009296:	6803      	ldr	r3, [r0, #0]
 8009298:	e002      	b.n	80092a0 <_printf_i+0x164>
 800929a:	0655      	lsls	r5, r2, #25
 800929c:	d5fb      	bpl.n	8009296 <_printf_i+0x15a>
 800929e:	8803      	ldrh	r3, [r0, #0]
 80092a0:	07d0      	lsls	r0, r2, #31
 80092a2:	bf44      	itt	mi
 80092a4:	f042 0220 	orrmi.w	r2, r2, #32
 80092a8:	6022      	strmi	r2, [r4, #0]
 80092aa:	b91b      	cbnz	r3, 80092b4 <_printf_i+0x178>
 80092ac:	6822      	ldr	r2, [r4, #0]
 80092ae:	f022 0220 	bic.w	r2, r2, #32
 80092b2:	6022      	str	r2, [r4, #0]
 80092b4:	2210      	movs	r2, #16
 80092b6:	e7b1      	b.n	800921c <_printf_i+0xe0>
 80092b8:	4675      	mov	r5, lr
 80092ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80092be:	fb02 3310 	mls	r3, r2, r0, r3
 80092c2:	5ccb      	ldrb	r3, [r1, r3]
 80092c4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80092c8:	4603      	mov	r3, r0
 80092ca:	2800      	cmp	r0, #0
 80092cc:	d1f5      	bne.n	80092ba <_printf_i+0x17e>
 80092ce:	e7b7      	b.n	8009240 <_printf_i+0x104>
 80092d0:	6808      	ldr	r0, [r1, #0]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	6949      	ldr	r1, [r1, #20]
 80092d6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80092da:	d004      	beq.n	80092e6 <_printf_i+0x1aa>
 80092dc:	1d10      	adds	r0, r2, #4
 80092de:	6018      	str	r0, [r3, #0]
 80092e0:	6813      	ldr	r3, [r2, #0]
 80092e2:	6019      	str	r1, [r3, #0]
 80092e4:	e007      	b.n	80092f6 <_printf_i+0x1ba>
 80092e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80092ea:	f102 0004 	add.w	r0, r2, #4
 80092ee:	6018      	str	r0, [r3, #0]
 80092f0:	6813      	ldr	r3, [r2, #0]
 80092f2:	d0f6      	beq.n	80092e2 <_printf_i+0x1a6>
 80092f4:	8019      	strh	r1, [r3, #0]
 80092f6:	2300      	movs	r3, #0
 80092f8:	6123      	str	r3, [r4, #16]
 80092fa:	4675      	mov	r5, lr
 80092fc:	e7b1      	b.n	8009262 <_printf_i+0x126>
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	1d11      	adds	r1, r2, #4
 8009302:	6019      	str	r1, [r3, #0]
 8009304:	6815      	ldr	r5, [r2, #0]
 8009306:	6862      	ldr	r2, [r4, #4]
 8009308:	2100      	movs	r1, #0
 800930a:	4628      	mov	r0, r5
 800930c:	f7f6 ff78 	bl	8000200 <memchr>
 8009310:	b108      	cbz	r0, 8009316 <_printf_i+0x1da>
 8009312:	1b40      	subs	r0, r0, r5
 8009314:	6060      	str	r0, [r4, #4]
 8009316:	6863      	ldr	r3, [r4, #4]
 8009318:	6123      	str	r3, [r4, #16]
 800931a:	2300      	movs	r3, #0
 800931c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009320:	e79f      	b.n	8009262 <_printf_i+0x126>
 8009322:	6923      	ldr	r3, [r4, #16]
 8009324:	462a      	mov	r2, r5
 8009326:	4639      	mov	r1, r7
 8009328:	4630      	mov	r0, r6
 800932a:	47c0      	blx	r8
 800932c:	3001      	adds	r0, #1
 800932e:	d0a2      	beq.n	8009276 <_printf_i+0x13a>
 8009330:	6823      	ldr	r3, [r4, #0]
 8009332:	079b      	lsls	r3, r3, #30
 8009334:	d507      	bpl.n	8009346 <_printf_i+0x20a>
 8009336:	2500      	movs	r5, #0
 8009338:	f104 0919 	add.w	r9, r4, #25
 800933c:	68e3      	ldr	r3, [r4, #12]
 800933e:	9a03      	ldr	r2, [sp, #12]
 8009340:	1a9b      	subs	r3, r3, r2
 8009342:	429d      	cmp	r5, r3
 8009344:	db05      	blt.n	8009352 <_printf_i+0x216>
 8009346:	68e0      	ldr	r0, [r4, #12]
 8009348:	9b03      	ldr	r3, [sp, #12]
 800934a:	4298      	cmp	r0, r3
 800934c:	bfb8      	it	lt
 800934e:	4618      	movlt	r0, r3
 8009350:	e793      	b.n	800927a <_printf_i+0x13e>
 8009352:	2301      	movs	r3, #1
 8009354:	464a      	mov	r2, r9
 8009356:	4639      	mov	r1, r7
 8009358:	4630      	mov	r0, r6
 800935a:	47c0      	blx	r8
 800935c:	3001      	adds	r0, #1
 800935e:	d08a      	beq.n	8009276 <_printf_i+0x13a>
 8009360:	3501      	adds	r5, #1
 8009362:	e7eb      	b.n	800933c <_printf_i+0x200>
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1a7      	bne.n	80092b8 <_printf_i+0x17c>
 8009368:	780b      	ldrb	r3, [r1, #0]
 800936a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800936e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009372:	e765      	b.n	8009240 <_printf_i+0x104>
 8009374:	0800a0d8 	.word	0x0800a0d8
 8009378:	0800a0c7 	.word	0x0800a0c7

0800937c <_sbrk_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	4c06      	ldr	r4, [pc, #24]	; (8009398 <_sbrk_r+0x1c>)
 8009380:	2300      	movs	r3, #0
 8009382:	4605      	mov	r5, r0
 8009384:	4608      	mov	r0, r1
 8009386:	6023      	str	r3, [r4, #0]
 8009388:	f7fe fe76 	bl	8008078 <_sbrk>
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	d102      	bne.n	8009396 <_sbrk_r+0x1a>
 8009390:	6823      	ldr	r3, [r4, #0]
 8009392:	b103      	cbz	r3, 8009396 <_sbrk_r+0x1a>
 8009394:	602b      	str	r3, [r5, #0]
 8009396:	bd38      	pop	{r3, r4, r5, pc}
 8009398:	200149f4 	.word	0x200149f4

0800939c <siscanf>:
 800939c:	b40e      	push	{r1, r2, r3}
 800939e:	b530      	push	{r4, r5, lr}
 80093a0:	b09c      	sub	sp, #112	; 0x70
 80093a2:	ac1f      	add	r4, sp, #124	; 0x7c
 80093a4:	f44f 7201 	mov.w	r2, #516	; 0x204
 80093a8:	f854 5b04 	ldr.w	r5, [r4], #4
 80093ac:	f8ad 2014 	strh.w	r2, [sp, #20]
 80093b0:	9002      	str	r0, [sp, #8]
 80093b2:	9006      	str	r0, [sp, #24]
 80093b4:	f7f6 ff0c 	bl	80001d0 <strlen>
 80093b8:	4b0b      	ldr	r3, [pc, #44]	; (80093e8 <siscanf+0x4c>)
 80093ba:	9003      	str	r0, [sp, #12]
 80093bc:	9007      	str	r0, [sp, #28]
 80093be:	930b      	str	r3, [sp, #44]	; 0x2c
 80093c0:	480a      	ldr	r0, [pc, #40]	; (80093ec <siscanf+0x50>)
 80093c2:	9401      	str	r4, [sp, #4]
 80093c4:	2300      	movs	r3, #0
 80093c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80093c8:	9314      	str	r3, [sp, #80]	; 0x50
 80093ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80093ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 80093d2:	462a      	mov	r2, r5
 80093d4:	4623      	mov	r3, r4
 80093d6:	a902      	add	r1, sp, #8
 80093d8:	6800      	ldr	r0, [r0, #0]
 80093da:	f000 f95d 	bl	8009698 <__ssvfiscanf_r>
 80093de:	b01c      	add	sp, #112	; 0x70
 80093e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093e4:	b003      	add	sp, #12
 80093e6:	4770      	bx	lr
 80093e8:	080093f1 	.word	0x080093f1
 80093ec:	20000010 	.word	0x20000010

080093f0 <__seofread>:
 80093f0:	2000      	movs	r0, #0
 80093f2:	4770      	bx	lr

080093f4 <_strtoul_l.isra.0>:
 80093f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f8:	4680      	mov	r8, r0
 80093fa:	4689      	mov	r9, r1
 80093fc:	4692      	mov	sl, r2
 80093fe:	461e      	mov	r6, r3
 8009400:	460f      	mov	r7, r1
 8009402:	463d      	mov	r5, r7
 8009404:	9808      	ldr	r0, [sp, #32]
 8009406:	f815 4b01 	ldrb.w	r4, [r5], #1
 800940a:	f7ff fbf9 	bl	8008c00 <__locale_ctype_ptr_l>
 800940e:	4420      	add	r0, r4
 8009410:	7843      	ldrb	r3, [r0, #1]
 8009412:	f013 0308 	ands.w	r3, r3, #8
 8009416:	d10a      	bne.n	800942e <_strtoul_l.isra.0+0x3a>
 8009418:	2c2d      	cmp	r4, #45	; 0x2d
 800941a:	d10a      	bne.n	8009432 <_strtoul_l.isra.0+0x3e>
 800941c:	782c      	ldrb	r4, [r5, #0]
 800941e:	2301      	movs	r3, #1
 8009420:	1cbd      	adds	r5, r7, #2
 8009422:	b15e      	cbz	r6, 800943c <_strtoul_l.isra.0+0x48>
 8009424:	2e10      	cmp	r6, #16
 8009426:	d113      	bne.n	8009450 <_strtoul_l.isra.0+0x5c>
 8009428:	2c30      	cmp	r4, #48	; 0x30
 800942a:	d009      	beq.n	8009440 <_strtoul_l.isra.0+0x4c>
 800942c:	e010      	b.n	8009450 <_strtoul_l.isra.0+0x5c>
 800942e:	462f      	mov	r7, r5
 8009430:	e7e7      	b.n	8009402 <_strtoul_l.isra.0+0xe>
 8009432:	2c2b      	cmp	r4, #43	; 0x2b
 8009434:	bf04      	itt	eq
 8009436:	782c      	ldrbeq	r4, [r5, #0]
 8009438:	1cbd      	addeq	r5, r7, #2
 800943a:	e7f2      	b.n	8009422 <_strtoul_l.isra.0+0x2e>
 800943c:	2c30      	cmp	r4, #48	; 0x30
 800943e:	d125      	bne.n	800948c <_strtoul_l.isra.0+0x98>
 8009440:	782a      	ldrb	r2, [r5, #0]
 8009442:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009446:	2a58      	cmp	r2, #88	; 0x58
 8009448:	d14a      	bne.n	80094e0 <_strtoul_l.isra.0+0xec>
 800944a:	786c      	ldrb	r4, [r5, #1]
 800944c:	2610      	movs	r6, #16
 800944e:	3502      	adds	r5, #2
 8009450:	f04f 31ff 	mov.w	r1, #4294967295
 8009454:	2700      	movs	r7, #0
 8009456:	fbb1 f1f6 	udiv	r1, r1, r6
 800945a:	fb06 fe01 	mul.w	lr, r6, r1
 800945e:	ea6f 0e0e 	mvn.w	lr, lr
 8009462:	4638      	mov	r0, r7
 8009464:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8009468:	2a09      	cmp	r2, #9
 800946a:	d811      	bhi.n	8009490 <_strtoul_l.isra.0+0x9c>
 800946c:	4614      	mov	r4, r2
 800946e:	42a6      	cmp	r6, r4
 8009470:	dd1d      	ble.n	80094ae <_strtoul_l.isra.0+0xba>
 8009472:	2f00      	cmp	r7, #0
 8009474:	db18      	blt.n	80094a8 <_strtoul_l.isra.0+0xb4>
 8009476:	4281      	cmp	r1, r0
 8009478:	d316      	bcc.n	80094a8 <_strtoul_l.isra.0+0xb4>
 800947a:	d101      	bne.n	8009480 <_strtoul_l.isra.0+0x8c>
 800947c:	45a6      	cmp	lr, r4
 800947e:	db13      	blt.n	80094a8 <_strtoul_l.isra.0+0xb4>
 8009480:	fb00 4006 	mla	r0, r0, r6, r4
 8009484:	2701      	movs	r7, #1
 8009486:	f815 4b01 	ldrb.w	r4, [r5], #1
 800948a:	e7eb      	b.n	8009464 <_strtoul_l.isra.0+0x70>
 800948c:	260a      	movs	r6, #10
 800948e:	e7df      	b.n	8009450 <_strtoul_l.isra.0+0x5c>
 8009490:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8009494:	2a19      	cmp	r2, #25
 8009496:	d801      	bhi.n	800949c <_strtoul_l.isra.0+0xa8>
 8009498:	3c37      	subs	r4, #55	; 0x37
 800949a:	e7e8      	b.n	800946e <_strtoul_l.isra.0+0x7a>
 800949c:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80094a0:	2a19      	cmp	r2, #25
 80094a2:	d804      	bhi.n	80094ae <_strtoul_l.isra.0+0xba>
 80094a4:	3c57      	subs	r4, #87	; 0x57
 80094a6:	e7e2      	b.n	800946e <_strtoul_l.isra.0+0x7a>
 80094a8:	f04f 37ff 	mov.w	r7, #4294967295
 80094ac:	e7eb      	b.n	8009486 <_strtoul_l.isra.0+0x92>
 80094ae:	2f00      	cmp	r7, #0
 80094b0:	da09      	bge.n	80094c6 <_strtoul_l.isra.0+0xd2>
 80094b2:	2322      	movs	r3, #34	; 0x22
 80094b4:	f8c8 3000 	str.w	r3, [r8]
 80094b8:	f04f 30ff 	mov.w	r0, #4294967295
 80094bc:	f1ba 0f00 	cmp.w	sl, #0
 80094c0:	d107      	bne.n	80094d2 <_strtoul_l.isra.0+0xde>
 80094c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094c6:	b103      	cbz	r3, 80094ca <_strtoul_l.isra.0+0xd6>
 80094c8:	4240      	negs	r0, r0
 80094ca:	f1ba 0f00 	cmp.w	sl, #0
 80094ce:	d00c      	beq.n	80094ea <_strtoul_l.isra.0+0xf6>
 80094d0:	b127      	cbz	r7, 80094dc <_strtoul_l.isra.0+0xe8>
 80094d2:	3d01      	subs	r5, #1
 80094d4:	f8ca 5000 	str.w	r5, [sl]
 80094d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094dc:	464d      	mov	r5, r9
 80094de:	e7f9      	b.n	80094d4 <_strtoul_l.isra.0+0xe0>
 80094e0:	2430      	movs	r4, #48	; 0x30
 80094e2:	2e00      	cmp	r6, #0
 80094e4:	d1b4      	bne.n	8009450 <_strtoul_l.isra.0+0x5c>
 80094e6:	2608      	movs	r6, #8
 80094e8:	e7b2      	b.n	8009450 <_strtoul_l.isra.0+0x5c>
 80094ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080094f0 <_strtoul_r>:
 80094f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094f2:	4c06      	ldr	r4, [pc, #24]	; (800950c <_strtoul_r+0x1c>)
 80094f4:	4d06      	ldr	r5, [pc, #24]	; (8009510 <_strtoul_r+0x20>)
 80094f6:	6824      	ldr	r4, [r4, #0]
 80094f8:	6a24      	ldr	r4, [r4, #32]
 80094fa:	2c00      	cmp	r4, #0
 80094fc:	bf08      	it	eq
 80094fe:	462c      	moveq	r4, r5
 8009500:	9400      	str	r4, [sp, #0]
 8009502:	f7ff ff77 	bl	80093f4 <_strtoul_l.isra.0>
 8009506:	b003      	add	sp, #12
 8009508:	bd30      	pop	{r4, r5, pc}
 800950a:	bf00      	nop
 800950c:	20000010 	.word	0x20000010
 8009510:	200000bc 	.word	0x200000bc

08009514 <strtoul>:
 8009514:	4b08      	ldr	r3, [pc, #32]	; (8009538 <strtoul+0x24>)
 8009516:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009518:	681c      	ldr	r4, [r3, #0]
 800951a:	4d08      	ldr	r5, [pc, #32]	; (800953c <strtoul+0x28>)
 800951c:	6a23      	ldr	r3, [r4, #32]
 800951e:	2b00      	cmp	r3, #0
 8009520:	bf08      	it	eq
 8009522:	462b      	moveq	r3, r5
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	4613      	mov	r3, r2
 8009528:	460a      	mov	r2, r1
 800952a:	4601      	mov	r1, r0
 800952c:	4620      	mov	r0, r4
 800952e:	f7ff ff61 	bl	80093f4 <_strtoul_l.isra.0>
 8009532:	b003      	add	sp, #12
 8009534:	bd30      	pop	{r4, r5, pc}
 8009536:	bf00      	nop
 8009538:	20000010 	.word	0x20000010
 800953c:	200000bc 	.word	0x200000bc

08009540 <__ascii_wctomb>:
 8009540:	b149      	cbz	r1, 8009556 <__ascii_wctomb+0x16>
 8009542:	2aff      	cmp	r2, #255	; 0xff
 8009544:	bf85      	ittet	hi
 8009546:	238a      	movhi	r3, #138	; 0x8a
 8009548:	6003      	strhi	r3, [r0, #0]
 800954a:	700a      	strbls	r2, [r1, #0]
 800954c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009550:	bf98      	it	ls
 8009552:	2001      	movls	r0, #1
 8009554:	4770      	bx	lr
 8009556:	4608      	mov	r0, r1
 8009558:	4770      	bx	lr

0800955a <__env_lock>:
 800955a:	4770      	bx	lr

0800955c <__env_unlock>:
 800955c:	4770      	bx	lr

0800955e <memmove>:
 800955e:	4288      	cmp	r0, r1
 8009560:	b510      	push	{r4, lr}
 8009562:	eb01 0302 	add.w	r3, r1, r2
 8009566:	d803      	bhi.n	8009570 <memmove+0x12>
 8009568:	1e42      	subs	r2, r0, #1
 800956a:	4299      	cmp	r1, r3
 800956c:	d10c      	bne.n	8009588 <memmove+0x2a>
 800956e:	bd10      	pop	{r4, pc}
 8009570:	4298      	cmp	r0, r3
 8009572:	d2f9      	bcs.n	8009568 <memmove+0xa>
 8009574:	1881      	adds	r1, r0, r2
 8009576:	1ad2      	subs	r2, r2, r3
 8009578:	42d3      	cmn	r3, r2
 800957a:	d100      	bne.n	800957e <memmove+0x20>
 800957c:	bd10      	pop	{r4, pc}
 800957e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009582:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009586:	e7f7      	b.n	8009578 <memmove+0x1a>
 8009588:	f811 4b01 	ldrb.w	r4, [r1], #1
 800958c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009590:	e7eb      	b.n	800956a <memmove+0xc>

08009592 <__malloc_lock>:
 8009592:	4770      	bx	lr

08009594 <__malloc_unlock>:
 8009594:	4770      	bx	lr

08009596 <_realloc_r>:
 8009596:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009598:	4607      	mov	r7, r0
 800959a:	4614      	mov	r4, r2
 800959c:	460e      	mov	r6, r1
 800959e:	b921      	cbnz	r1, 80095aa <_realloc_r+0x14>
 80095a0:	4611      	mov	r1, r2
 80095a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095a6:	f7ff bba5 	b.w	8008cf4 <_malloc_r>
 80095aa:	b922      	cbnz	r2, 80095b6 <_realloc_r+0x20>
 80095ac:	f7ff fb54 	bl	8008c58 <_free_r>
 80095b0:	4625      	mov	r5, r4
 80095b2:	4628      	mov	r0, r5
 80095b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095b6:	f000 fb86 	bl	8009cc6 <_malloc_usable_size_r>
 80095ba:	4284      	cmp	r4, r0
 80095bc:	d90f      	bls.n	80095de <_realloc_r+0x48>
 80095be:	4621      	mov	r1, r4
 80095c0:	4638      	mov	r0, r7
 80095c2:	f7ff fb97 	bl	8008cf4 <_malloc_r>
 80095c6:	4605      	mov	r5, r0
 80095c8:	2800      	cmp	r0, #0
 80095ca:	d0f2      	beq.n	80095b2 <_realloc_r+0x1c>
 80095cc:	4631      	mov	r1, r6
 80095ce:	4622      	mov	r2, r4
 80095d0:	f7fe fedb 	bl	800838a <memcpy>
 80095d4:	4631      	mov	r1, r6
 80095d6:	4638      	mov	r0, r7
 80095d8:	f7ff fb3e 	bl	8008c58 <_free_r>
 80095dc:	e7e9      	b.n	80095b2 <_realloc_r+0x1c>
 80095de:	4635      	mov	r5, r6
 80095e0:	e7e7      	b.n	80095b2 <_realloc_r+0x1c>

080095e2 <_sungetc_r>:
 80095e2:	b538      	push	{r3, r4, r5, lr}
 80095e4:	1c4b      	adds	r3, r1, #1
 80095e6:	4614      	mov	r4, r2
 80095e8:	d103      	bne.n	80095f2 <_sungetc_r+0x10>
 80095ea:	f04f 35ff 	mov.w	r5, #4294967295
 80095ee:	4628      	mov	r0, r5
 80095f0:	bd38      	pop	{r3, r4, r5, pc}
 80095f2:	8993      	ldrh	r3, [r2, #12]
 80095f4:	f023 0320 	bic.w	r3, r3, #32
 80095f8:	8193      	strh	r3, [r2, #12]
 80095fa:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80095fc:	6852      	ldr	r2, [r2, #4]
 80095fe:	b2cd      	uxtb	r5, r1
 8009600:	b18b      	cbz	r3, 8009626 <_sungetc_r+0x44>
 8009602:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009604:	429a      	cmp	r2, r3
 8009606:	da08      	bge.n	800961a <_sungetc_r+0x38>
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	1e5a      	subs	r2, r3, #1
 800960c:	6022      	str	r2, [r4, #0]
 800960e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009612:	6863      	ldr	r3, [r4, #4]
 8009614:	3301      	adds	r3, #1
 8009616:	6063      	str	r3, [r4, #4]
 8009618:	e7e9      	b.n	80095ee <_sungetc_r+0xc>
 800961a:	4621      	mov	r1, r4
 800961c:	f000 fb18 	bl	8009c50 <__submore>
 8009620:	2800      	cmp	r0, #0
 8009622:	d0f1      	beq.n	8009608 <_sungetc_r+0x26>
 8009624:	e7e1      	b.n	80095ea <_sungetc_r+0x8>
 8009626:	6921      	ldr	r1, [r4, #16]
 8009628:	6823      	ldr	r3, [r4, #0]
 800962a:	b151      	cbz	r1, 8009642 <_sungetc_r+0x60>
 800962c:	4299      	cmp	r1, r3
 800962e:	d208      	bcs.n	8009642 <_sungetc_r+0x60>
 8009630:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009634:	428d      	cmp	r5, r1
 8009636:	d104      	bne.n	8009642 <_sungetc_r+0x60>
 8009638:	3b01      	subs	r3, #1
 800963a:	3201      	adds	r2, #1
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	6062      	str	r2, [r4, #4]
 8009640:	e7d5      	b.n	80095ee <_sungetc_r+0xc>
 8009642:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009644:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009648:	6363      	str	r3, [r4, #52]	; 0x34
 800964a:	2303      	movs	r3, #3
 800964c:	63a3      	str	r3, [r4, #56]	; 0x38
 800964e:	4623      	mov	r3, r4
 8009650:	6422      	str	r2, [r4, #64]	; 0x40
 8009652:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009656:	6023      	str	r3, [r4, #0]
 8009658:	2301      	movs	r3, #1
 800965a:	e7dc      	b.n	8009616 <_sungetc_r+0x34>

0800965c <__ssrefill_r>:
 800965c:	b510      	push	{r4, lr}
 800965e:	460c      	mov	r4, r1
 8009660:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009662:	b169      	cbz	r1, 8009680 <__ssrefill_r+0x24>
 8009664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009668:	4299      	cmp	r1, r3
 800966a:	d001      	beq.n	8009670 <__ssrefill_r+0x14>
 800966c:	f7ff faf4 	bl	8008c58 <_free_r>
 8009670:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009672:	6063      	str	r3, [r4, #4]
 8009674:	2000      	movs	r0, #0
 8009676:	6360      	str	r0, [r4, #52]	; 0x34
 8009678:	b113      	cbz	r3, 8009680 <__ssrefill_r+0x24>
 800967a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	bd10      	pop	{r4, pc}
 8009680:	6923      	ldr	r3, [r4, #16]
 8009682:	6023      	str	r3, [r4, #0]
 8009684:	2300      	movs	r3, #0
 8009686:	6063      	str	r3, [r4, #4]
 8009688:	89a3      	ldrh	r3, [r4, #12]
 800968a:	f043 0320 	orr.w	r3, r3, #32
 800968e:	81a3      	strh	r3, [r4, #12]
 8009690:	f04f 30ff 	mov.w	r0, #4294967295
 8009694:	bd10      	pop	{r4, pc}
	...

08009698 <__ssvfiscanf_r>:
 8009698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800969c:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 80096a0:	f10d 080c 	add.w	r8, sp, #12
 80096a4:	9301      	str	r3, [sp, #4]
 80096a6:	2300      	movs	r3, #0
 80096a8:	9346      	str	r3, [sp, #280]	; 0x118
 80096aa:	9347      	str	r3, [sp, #284]	; 0x11c
 80096ac:	4ba0      	ldr	r3, [pc, #640]	; (8009930 <__ssvfiscanf_r+0x298>)
 80096ae:	93a2      	str	r3, [sp, #648]	; 0x288
 80096b0:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8009938 <__ssvfiscanf_r+0x2a0>
 80096b4:	4b9f      	ldr	r3, [pc, #636]	; (8009934 <__ssvfiscanf_r+0x29c>)
 80096b6:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 80096ba:	4606      	mov	r6, r0
 80096bc:	460c      	mov	r4, r1
 80096be:	93a3      	str	r3, [sp, #652]	; 0x28c
 80096c0:	4692      	mov	sl, r2
 80096c2:	270a      	movs	r7, #10
 80096c4:	f89a 3000 	ldrb.w	r3, [sl]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f000 812f 	beq.w	800992c <__ssvfiscanf_r+0x294>
 80096ce:	f7ff fa9b 	bl	8008c08 <__locale_ctype_ptr>
 80096d2:	f89a b000 	ldrb.w	fp, [sl]
 80096d6:	4458      	add	r0, fp
 80096d8:	7843      	ldrb	r3, [r0, #1]
 80096da:	f013 0308 	ands.w	r3, r3, #8
 80096de:	d143      	bne.n	8009768 <__ssvfiscanf_r+0xd0>
 80096e0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80096e4:	f10a 0501 	add.w	r5, sl, #1
 80096e8:	f040 8099 	bne.w	800981e <__ssvfiscanf_r+0x186>
 80096ec:	9345      	str	r3, [sp, #276]	; 0x114
 80096ee:	9343      	str	r3, [sp, #268]	; 0x10c
 80096f0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80096f4:	2b2a      	cmp	r3, #42	; 0x2a
 80096f6:	d103      	bne.n	8009700 <__ssvfiscanf_r+0x68>
 80096f8:	2310      	movs	r3, #16
 80096fa:	9343      	str	r3, [sp, #268]	; 0x10c
 80096fc:	f10a 0502 	add.w	r5, sl, #2
 8009700:	7829      	ldrb	r1, [r5, #0]
 8009702:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009706:	2a09      	cmp	r2, #9
 8009708:	46aa      	mov	sl, r5
 800970a:	f105 0501 	add.w	r5, r5, #1
 800970e:	d941      	bls.n	8009794 <__ssvfiscanf_r+0xfc>
 8009710:	2203      	movs	r2, #3
 8009712:	4889      	ldr	r0, [pc, #548]	; (8009938 <__ssvfiscanf_r+0x2a0>)
 8009714:	f7f6 fd74 	bl	8000200 <memchr>
 8009718:	b138      	cbz	r0, 800972a <__ssvfiscanf_r+0x92>
 800971a:	eba0 0309 	sub.w	r3, r0, r9
 800971e:	2001      	movs	r0, #1
 8009720:	4098      	lsls	r0, r3
 8009722:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009724:	4318      	orrs	r0, r3
 8009726:	9043      	str	r0, [sp, #268]	; 0x10c
 8009728:	46aa      	mov	sl, r5
 800972a:	f89a 3000 	ldrb.w	r3, [sl]
 800972e:	2b67      	cmp	r3, #103	; 0x67
 8009730:	f10a 0501 	add.w	r5, sl, #1
 8009734:	d84a      	bhi.n	80097cc <__ssvfiscanf_r+0x134>
 8009736:	2b65      	cmp	r3, #101	; 0x65
 8009738:	f080 80b7 	bcs.w	80098aa <__ssvfiscanf_r+0x212>
 800973c:	2b47      	cmp	r3, #71	; 0x47
 800973e:	d82f      	bhi.n	80097a0 <__ssvfiscanf_r+0x108>
 8009740:	2b45      	cmp	r3, #69	; 0x45
 8009742:	f080 80b2 	bcs.w	80098aa <__ssvfiscanf_r+0x212>
 8009746:	2b00      	cmp	r3, #0
 8009748:	f000 8082 	beq.w	8009850 <__ssvfiscanf_r+0x1b8>
 800974c:	2b25      	cmp	r3, #37	; 0x25
 800974e:	d066      	beq.n	800981e <__ssvfiscanf_r+0x186>
 8009750:	2303      	movs	r3, #3
 8009752:	9349      	str	r3, [sp, #292]	; 0x124
 8009754:	9744      	str	r7, [sp, #272]	; 0x110
 8009756:	e045      	b.n	80097e4 <__ssvfiscanf_r+0x14c>
 8009758:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800975a:	3101      	adds	r1, #1
 800975c:	9147      	str	r1, [sp, #284]	; 0x11c
 800975e:	6861      	ldr	r1, [r4, #4]
 8009760:	3301      	adds	r3, #1
 8009762:	3901      	subs	r1, #1
 8009764:	6061      	str	r1, [r4, #4]
 8009766:	6023      	str	r3, [r4, #0]
 8009768:	6863      	ldr	r3, [r4, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	dd0b      	ble.n	8009786 <__ssvfiscanf_r+0xee>
 800976e:	f7ff fa4b 	bl	8008c08 <__locale_ctype_ptr>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	7819      	ldrb	r1, [r3, #0]
 8009776:	4408      	add	r0, r1
 8009778:	7841      	ldrb	r1, [r0, #1]
 800977a:	070d      	lsls	r5, r1, #28
 800977c:	d4ec      	bmi.n	8009758 <__ssvfiscanf_r+0xc0>
 800977e:	f10a 0501 	add.w	r5, sl, #1
 8009782:	46aa      	mov	sl, r5
 8009784:	e79e      	b.n	80096c4 <__ssvfiscanf_r+0x2c>
 8009786:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009788:	4621      	mov	r1, r4
 800978a:	4630      	mov	r0, r6
 800978c:	4798      	blx	r3
 800978e:	2800      	cmp	r0, #0
 8009790:	d0ed      	beq.n	800976e <__ssvfiscanf_r+0xd6>
 8009792:	e7f4      	b.n	800977e <__ssvfiscanf_r+0xe6>
 8009794:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009796:	fb07 1303 	mla	r3, r7, r3, r1
 800979a:	3b30      	subs	r3, #48	; 0x30
 800979c:	9345      	str	r3, [sp, #276]	; 0x114
 800979e:	e7af      	b.n	8009700 <__ssvfiscanf_r+0x68>
 80097a0:	2b5b      	cmp	r3, #91	; 0x5b
 80097a2:	d061      	beq.n	8009868 <__ssvfiscanf_r+0x1d0>
 80097a4:	d80c      	bhi.n	80097c0 <__ssvfiscanf_r+0x128>
 80097a6:	2b58      	cmp	r3, #88	; 0x58
 80097a8:	d1d2      	bne.n	8009750 <__ssvfiscanf_r+0xb8>
 80097aa:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80097ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097b0:	9243      	str	r2, [sp, #268]	; 0x10c
 80097b2:	2210      	movs	r2, #16
 80097b4:	9244      	str	r2, [sp, #272]	; 0x110
 80097b6:	2b6f      	cmp	r3, #111	; 0x6f
 80097b8:	bfb4      	ite	lt
 80097ba:	2303      	movlt	r3, #3
 80097bc:	2304      	movge	r3, #4
 80097be:	e010      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 80097c0:	2b63      	cmp	r3, #99	; 0x63
 80097c2:	d05c      	beq.n	800987e <__ssvfiscanf_r+0x1e6>
 80097c4:	2b64      	cmp	r3, #100	; 0x64
 80097c6:	d1c3      	bne.n	8009750 <__ssvfiscanf_r+0xb8>
 80097c8:	9744      	str	r7, [sp, #272]	; 0x110
 80097ca:	e7f4      	b.n	80097b6 <__ssvfiscanf_r+0x11e>
 80097cc:	2b70      	cmp	r3, #112	; 0x70
 80097ce:	d042      	beq.n	8009856 <__ssvfiscanf_r+0x1be>
 80097d0:	d81d      	bhi.n	800980e <__ssvfiscanf_r+0x176>
 80097d2:	2b6e      	cmp	r3, #110	; 0x6e
 80097d4:	d059      	beq.n	800988a <__ssvfiscanf_r+0x1f2>
 80097d6:	d843      	bhi.n	8009860 <__ssvfiscanf_r+0x1c8>
 80097d8:	2b69      	cmp	r3, #105	; 0x69
 80097da:	d1b9      	bne.n	8009750 <__ssvfiscanf_r+0xb8>
 80097dc:	2300      	movs	r3, #0
 80097de:	9344      	str	r3, [sp, #272]	; 0x110
 80097e0:	2303      	movs	r3, #3
 80097e2:	9349      	str	r3, [sp, #292]	; 0x124
 80097e4:	6863      	ldr	r3, [r4, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	dd61      	ble.n	80098ae <__ssvfiscanf_r+0x216>
 80097ea:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80097ec:	0659      	lsls	r1, r3, #25
 80097ee:	d56f      	bpl.n	80098d0 <__ssvfiscanf_r+0x238>
 80097f0:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	dc7c      	bgt.n	80098f0 <__ssvfiscanf_r+0x258>
 80097f6:	ab01      	add	r3, sp, #4
 80097f8:	4622      	mov	r2, r4
 80097fa:	a943      	add	r1, sp, #268	; 0x10c
 80097fc:	4630      	mov	r0, r6
 80097fe:	f000 f89f 	bl	8009940 <_scanf_chars>
 8009802:	2801      	cmp	r0, #1
 8009804:	f000 8092 	beq.w	800992c <__ssvfiscanf_r+0x294>
 8009808:	2802      	cmp	r0, #2
 800980a:	d1ba      	bne.n	8009782 <__ssvfiscanf_r+0xea>
 800980c:	e01d      	b.n	800984a <__ssvfiscanf_r+0x1b2>
 800980e:	2b75      	cmp	r3, #117	; 0x75
 8009810:	d0da      	beq.n	80097c8 <__ssvfiscanf_r+0x130>
 8009812:	2b78      	cmp	r3, #120	; 0x78
 8009814:	d0c9      	beq.n	80097aa <__ssvfiscanf_r+0x112>
 8009816:	2b73      	cmp	r3, #115	; 0x73
 8009818:	d19a      	bne.n	8009750 <__ssvfiscanf_r+0xb8>
 800981a:	2302      	movs	r3, #2
 800981c:	e7e1      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 800981e:	6863      	ldr	r3, [r4, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	dd0c      	ble.n	800983e <__ssvfiscanf_r+0x1a6>
 8009824:	6823      	ldr	r3, [r4, #0]
 8009826:	781a      	ldrb	r2, [r3, #0]
 8009828:	4593      	cmp	fp, r2
 800982a:	d17f      	bne.n	800992c <__ssvfiscanf_r+0x294>
 800982c:	3301      	adds	r3, #1
 800982e:	6862      	ldr	r2, [r4, #4]
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009834:	3a01      	subs	r2, #1
 8009836:	3301      	adds	r3, #1
 8009838:	6062      	str	r2, [r4, #4]
 800983a:	9347      	str	r3, [sp, #284]	; 0x11c
 800983c:	e7a1      	b.n	8009782 <__ssvfiscanf_r+0xea>
 800983e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009840:	4621      	mov	r1, r4
 8009842:	4630      	mov	r0, r6
 8009844:	4798      	blx	r3
 8009846:	2800      	cmp	r0, #0
 8009848:	d0ec      	beq.n	8009824 <__ssvfiscanf_r+0x18c>
 800984a:	9846      	ldr	r0, [sp, #280]	; 0x118
 800984c:	2800      	cmp	r0, #0
 800984e:	d163      	bne.n	8009918 <__ssvfiscanf_r+0x280>
 8009850:	f04f 30ff 	mov.w	r0, #4294967295
 8009854:	e066      	b.n	8009924 <__ssvfiscanf_r+0x28c>
 8009856:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8009858:	f042 0220 	orr.w	r2, r2, #32
 800985c:	9243      	str	r2, [sp, #268]	; 0x10c
 800985e:	e7a4      	b.n	80097aa <__ssvfiscanf_r+0x112>
 8009860:	2308      	movs	r3, #8
 8009862:	9344      	str	r3, [sp, #272]	; 0x110
 8009864:	2304      	movs	r3, #4
 8009866:	e7bc      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 8009868:	4629      	mov	r1, r5
 800986a:	4640      	mov	r0, r8
 800986c:	f000 f9c0 	bl	8009bf0 <__sccl>
 8009870:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009876:	9343      	str	r3, [sp, #268]	; 0x10c
 8009878:	4605      	mov	r5, r0
 800987a:	2301      	movs	r3, #1
 800987c:	e7b1      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 800987e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009884:	9343      	str	r3, [sp, #268]	; 0x10c
 8009886:	2300      	movs	r3, #0
 8009888:	e7ab      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 800988a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800988c:	06d0      	lsls	r0, r2, #27
 800988e:	f53f af78 	bmi.w	8009782 <__ssvfiscanf_r+0xea>
 8009892:	f012 0f01 	tst.w	r2, #1
 8009896:	9a01      	ldr	r2, [sp, #4]
 8009898:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800989a:	f102 0104 	add.w	r1, r2, #4
 800989e:	9101      	str	r1, [sp, #4]
 80098a0:	6812      	ldr	r2, [r2, #0]
 80098a2:	bf14      	ite	ne
 80098a4:	8013      	strhne	r3, [r2, #0]
 80098a6:	6013      	streq	r3, [r2, #0]
 80098a8:	e76b      	b.n	8009782 <__ssvfiscanf_r+0xea>
 80098aa:	2305      	movs	r3, #5
 80098ac:	e799      	b.n	80097e2 <__ssvfiscanf_r+0x14a>
 80098ae:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80098b0:	4621      	mov	r1, r4
 80098b2:	4630      	mov	r0, r6
 80098b4:	4798      	blx	r3
 80098b6:	2800      	cmp	r0, #0
 80098b8:	d097      	beq.n	80097ea <__ssvfiscanf_r+0x152>
 80098ba:	e7c6      	b.n	800984a <__ssvfiscanf_r+0x1b2>
 80098bc:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80098be:	3201      	adds	r2, #1
 80098c0:	9247      	str	r2, [sp, #284]	; 0x11c
 80098c2:	6862      	ldr	r2, [r4, #4]
 80098c4:	3a01      	subs	r2, #1
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	6062      	str	r2, [r4, #4]
 80098ca:	dd0a      	ble.n	80098e2 <__ssvfiscanf_r+0x24a>
 80098cc:	3301      	adds	r3, #1
 80098ce:	6023      	str	r3, [r4, #0]
 80098d0:	f7ff f99a 	bl	8008c08 <__locale_ctype_ptr>
 80098d4:	6823      	ldr	r3, [r4, #0]
 80098d6:	781a      	ldrb	r2, [r3, #0]
 80098d8:	4410      	add	r0, r2
 80098da:	7842      	ldrb	r2, [r0, #1]
 80098dc:	0712      	lsls	r2, r2, #28
 80098de:	d4ed      	bmi.n	80098bc <__ssvfiscanf_r+0x224>
 80098e0:	e786      	b.n	80097f0 <__ssvfiscanf_r+0x158>
 80098e2:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80098e4:	4621      	mov	r1, r4
 80098e6:	4630      	mov	r0, r6
 80098e8:	4798      	blx	r3
 80098ea:	2800      	cmp	r0, #0
 80098ec:	d0f0      	beq.n	80098d0 <__ssvfiscanf_r+0x238>
 80098ee:	e7ac      	b.n	800984a <__ssvfiscanf_r+0x1b2>
 80098f0:	2b04      	cmp	r3, #4
 80098f2:	dc06      	bgt.n	8009902 <__ssvfiscanf_r+0x26a>
 80098f4:	ab01      	add	r3, sp, #4
 80098f6:	4622      	mov	r2, r4
 80098f8:	a943      	add	r1, sp, #268	; 0x10c
 80098fa:	4630      	mov	r0, r6
 80098fc:	f000 f884 	bl	8009a08 <_scanf_i>
 8009900:	e77f      	b.n	8009802 <__ssvfiscanf_r+0x16a>
 8009902:	4b0e      	ldr	r3, [pc, #56]	; (800993c <__ssvfiscanf_r+0x2a4>)
 8009904:	2b00      	cmp	r3, #0
 8009906:	f43f af3c 	beq.w	8009782 <__ssvfiscanf_r+0xea>
 800990a:	ab01      	add	r3, sp, #4
 800990c:	4622      	mov	r2, r4
 800990e:	a943      	add	r1, sp, #268	; 0x10c
 8009910:	4630      	mov	r0, r6
 8009912:	f3af 8000 	nop.w
 8009916:	e774      	b.n	8009802 <__ssvfiscanf_r+0x16a>
 8009918:	89a3      	ldrh	r3, [r4, #12]
 800991a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800991e:	bf18      	it	ne
 8009920:	f04f 30ff 	movne.w	r0, #4294967295
 8009924:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8009928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992c:	9846      	ldr	r0, [sp, #280]	; 0x118
 800992e:	e7f9      	b.n	8009924 <__ssvfiscanf_r+0x28c>
 8009930:	080095e3 	.word	0x080095e3
 8009934:	0800965d 	.word	0x0800965d
 8009938:	0800a0bc 	.word	0x0800a0bc
 800993c:	00000000 	.word	0x00000000

08009940 <_scanf_chars>:
 8009940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009944:	4615      	mov	r5, r2
 8009946:	688a      	ldr	r2, [r1, #8]
 8009948:	4680      	mov	r8, r0
 800994a:	460c      	mov	r4, r1
 800994c:	b932      	cbnz	r2, 800995c <_scanf_chars+0x1c>
 800994e:	698a      	ldr	r2, [r1, #24]
 8009950:	2a00      	cmp	r2, #0
 8009952:	bf0c      	ite	eq
 8009954:	2201      	moveq	r2, #1
 8009956:	f04f 32ff 	movne.w	r2, #4294967295
 800995a:	608a      	str	r2, [r1, #8]
 800995c:	6822      	ldr	r2, [r4, #0]
 800995e:	06d1      	lsls	r1, r2, #27
 8009960:	bf5f      	itttt	pl
 8009962:	681a      	ldrpl	r2, [r3, #0]
 8009964:	1d11      	addpl	r1, r2, #4
 8009966:	6019      	strpl	r1, [r3, #0]
 8009968:	6817      	ldrpl	r7, [r2, #0]
 800996a:	2600      	movs	r6, #0
 800996c:	69a3      	ldr	r3, [r4, #24]
 800996e:	b1db      	cbz	r3, 80099a8 <_scanf_chars+0x68>
 8009970:	2b01      	cmp	r3, #1
 8009972:	d107      	bne.n	8009984 <_scanf_chars+0x44>
 8009974:	682b      	ldr	r3, [r5, #0]
 8009976:	6962      	ldr	r2, [r4, #20]
 8009978:	781b      	ldrb	r3, [r3, #0]
 800997a:	5cd3      	ldrb	r3, [r2, r3]
 800997c:	b9a3      	cbnz	r3, 80099a8 <_scanf_chars+0x68>
 800997e:	2e00      	cmp	r6, #0
 8009980:	d132      	bne.n	80099e8 <_scanf_chars+0xa8>
 8009982:	e006      	b.n	8009992 <_scanf_chars+0x52>
 8009984:	2b02      	cmp	r3, #2
 8009986:	d007      	beq.n	8009998 <_scanf_chars+0x58>
 8009988:	2e00      	cmp	r6, #0
 800998a:	d12d      	bne.n	80099e8 <_scanf_chars+0xa8>
 800998c:	69a3      	ldr	r3, [r4, #24]
 800998e:	2b01      	cmp	r3, #1
 8009990:	d12a      	bne.n	80099e8 <_scanf_chars+0xa8>
 8009992:	2001      	movs	r0, #1
 8009994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009998:	f7ff f936 	bl	8008c08 <__locale_ctype_ptr>
 800999c:	682b      	ldr	r3, [r5, #0]
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	4418      	add	r0, r3
 80099a2:	7843      	ldrb	r3, [r0, #1]
 80099a4:	071b      	lsls	r3, r3, #28
 80099a6:	d4ef      	bmi.n	8009988 <_scanf_chars+0x48>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	06da      	lsls	r2, r3, #27
 80099ac:	bf5e      	ittt	pl
 80099ae:	682b      	ldrpl	r3, [r5, #0]
 80099b0:	781b      	ldrbpl	r3, [r3, #0]
 80099b2:	703b      	strbpl	r3, [r7, #0]
 80099b4:	682a      	ldr	r2, [r5, #0]
 80099b6:	686b      	ldr	r3, [r5, #4]
 80099b8:	f102 0201 	add.w	r2, r2, #1
 80099bc:	602a      	str	r2, [r5, #0]
 80099be:	68a2      	ldr	r2, [r4, #8]
 80099c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80099c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80099c8:	606b      	str	r3, [r5, #4]
 80099ca:	f106 0601 	add.w	r6, r6, #1
 80099ce:	bf58      	it	pl
 80099d0:	3701      	addpl	r7, #1
 80099d2:	60a2      	str	r2, [r4, #8]
 80099d4:	b142      	cbz	r2, 80099e8 <_scanf_chars+0xa8>
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	dcc8      	bgt.n	800996c <_scanf_chars+0x2c>
 80099da:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80099de:	4629      	mov	r1, r5
 80099e0:	4640      	mov	r0, r8
 80099e2:	4798      	blx	r3
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d0c1      	beq.n	800996c <_scanf_chars+0x2c>
 80099e8:	6823      	ldr	r3, [r4, #0]
 80099ea:	f013 0310 	ands.w	r3, r3, #16
 80099ee:	d105      	bne.n	80099fc <_scanf_chars+0xbc>
 80099f0:	68e2      	ldr	r2, [r4, #12]
 80099f2:	3201      	adds	r2, #1
 80099f4:	60e2      	str	r2, [r4, #12]
 80099f6:	69a2      	ldr	r2, [r4, #24]
 80099f8:	b102      	cbz	r2, 80099fc <_scanf_chars+0xbc>
 80099fa:	703b      	strb	r3, [r7, #0]
 80099fc:	6923      	ldr	r3, [r4, #16]
 80099fe:	441e      	add	r6, r3
 8009a00:	6126      	str	r6, [r4, #16]
 8009a02:	2000      	movs	r0, #0
 8009a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009a08 <_scanf_i>:
 8009a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0c:	469a      	mov	sl, r3
 8009a0e:	4b74      	ldr	r3, [pc, #464]	; (8009be0 <_scanf_i+0x1d8>)
 8009a10:	460c      	mov	r4, r1
 8009a12:	4683      	mov	fp, r0
 8009a14:	4616      	mov	r6, r2
 8009a16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009a1a:	b087      	sub	sp, #28
 8009a1c:	ab03      	add	r3, sp, #12
 8009a1e:	68a7      	ldr	r7, [r4, #8]
 8009a20:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009a24:	4b6f      	ldr	r3, [pc, #444]	; (8009be4 <_scanf_i+0x1dc>)
 8009a26:	69a1      	ldr	r1, [r4, #24]
 8009a28:	4a6f      	ldr	r2, [pc, #444]	; (8009be8 <_scanf_i+0x1e0>)
 8009a2a:	2903      	cmp	r1, #3
 8009a2c:	bf18      	it	ne
 8009a2e:	461a      	movne	r2, r3
 8009a30:	1e7b      	subs	r3, r7, #1
 8009a32:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009a36:	bf84      	itt	hi
 8009a38:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009a3c:	60a3      	strhi	r3, [r4, #8]
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	9200      	str	r2, [sp, #0]
 8009a42:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009a46:	bf88      	it	hi
 8009a48:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009a4c:	f104 091c 	add.w	r9, r4, #28
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	bf8c      	ite	hi
 8009a54:	197f      	addhi	r7, r7, r5
 8009a56:	2700      	movls	r7, #0
 8009a58:	464b      	mov	r3, r9
 8009a5a:	f04f 0800 	mov.w	r8, #0
 8009a5e:	9301      	str	r3, [sp, #4]
 8009a60:	6831      	ldr	r1, [r6, #0]
 8009a62:	ab03      	add	r3, sp, #12
 8009a64:	2202      	movs	r2, #2
 8009a66:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009a6a:	7809      	ldrb	r1, [r1, #0]
 8009a6c:	f7f6 fbc8 	bl	8000200 <memchr>
 8009a70:	9b01      	ldr	r3, [sp, #4]
 8009a72:	b328      	cbz	r0, 8009ac0 <_scanf_i+0xb8>
 8009a74:	f1b8 0f01 	cmp.w	r8, #1
 8009a78:	d156      	bne.n	8009b28 <_scanf_i+0x120>
 8009a7a:	6862      	ldr	r2, [r4, #4]
 8009a7c:	b92a      	cbnz	r2, 8009a8a <_scanf_i+0x82>
 8009a7e:	2208      	movs	r2, #8
 8009a80:	6062      	str	r2, [r4, #4]
 8009a82:	6822      	ldr	r2, [r4, #0]
 8009a84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a88:	6022      	str	r2, [r4, #0]
 8009a8a:	6822      	ldr	r2, [r4, #0]
 8009a8c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009a90:	6022      	str	r2, [r4, #0]
 8009a92:	68a2      	ldr	r2, [r4, #8]
 8009a94:	1e51      	subs	r1, r2, #1
 8009a96:	60a1      	str	r1, [r4, #8]
 8009a98:	b192      	cbz	r2, 8009ac0 <_scanf_i+0xb8>
 8009a9a:	6832      	ldr	r2, [r6, #0]
 8009a9c:	1c51      	adds	r1, r2, #1
 8009a9e:	6031      	str	r1, [r6, #0]
 8009aa0:	7812      	ldrb	r2, [r2, #0]
 8009aa2:	701a      	strb	r2, [r3, #0]
 8009aa4:	1c5d      	adds	r5, r3, #1
 8009aa6:	6873      	ldr	r3, [r6, #4]
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	6073      	str	r3, [r6, #4]
 8009aae:	dc06      	bgt.n	8009abe <_scanf_i+0xb6>
 8009ab0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4658      	mov	r0, fp
 8009ab8:	4798      	blx	r3
 8009aba:	2800      	cmp	r0, #0
 8009abc:	d176      	bne.n	8009bac <_scanf_i+0x1a4>
 8009abe:	462b      	mov	r3, r5
 8009ac0:	f108 0801 	add.w	r8, r8, #1
 8009ac4:	f1b8 0f03 	cmp.w	r8, #3
 8009ac8:	d1c9      	bne.n	8009a5e <_scanf_i+0x56>
 8009aca:	6862      	ldr	r2, [r4, #4]
 8009acc:	b90a      	cbnz	r2, 8009ad2 <_scanf_i+0xca>
 8009ace:	220a      	movs	r2, #10
 8009ad0:	6062      	str	r2, [r4, #4]
 8009ad2:	6862      	ldr	r2, [r4, #4]
 8009ad4:	4945      	ldr	r1, [pc, #276]	; (8009bec <_scanf_i+0x1e4>)
 8009ad6:	6960      	ldr	r0, [r4, #20]
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	1a89      	subs	r1, r1, r2
 8009adc:	f000 f888 	bl	8009bf0 <__sccl>
 8009ae0:	9b01      	ldr	r3, [sp, #4]
 8009ae2:	f04f 0800 	mov.w	r8, #0
 8009ae6:	461d      	mov	r5, r3
 8009ae8:	68a3      	ldr	r3, [r4, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d038      	beq.n	8009b60 <_scanf_i+0x158>
 8009aee:	6831      	ldr	r1, [r6, #0]
 8009af0:	6960      	ldr	r0, [r4, #20]
 8009af2:	780a      	ldrb	r2, [r1, #0]
 8009af4:	5c80      	ldrb	r0, [r0, r2]
 8009af6:	2800      	cmp	r0, #0
 8009af8:	d032      	beq.n	8009b60 <_scanf_i+0x158>
 8009afa:	2a30      	cmp	r2, #48	; 0x30
 8009afc:	6822      	ldr	r2, [r4, #0]
 8009afe:	d121      	bne.n	8009b44 <_scanf_i+0x13c>
 8009b00:	0510      	lsls	r0, r2, #20
 8009b02:	d51f      	bpl.n	8009b44 <_scanf_i+0x13c>
 8009b04:	f108 0801 	add.w	r8, r8, #1
 8009b08:	b117      	cbz	r7, 8009b10 <_scanf_i+0x108>
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	3f01      	subs	r7, #1
 8009b0e:	60a3      	str	r3, [r4, #8]
 8009b10:	6873      	ldr	r3, [r6, #4]
 8009b12:	3b01      	subs	r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	6073      	str	r3, [r6, #4]
 8009b18:	dd1b      	ble.n	8009b52 <_scanf_i+0x14a>
 8009b1a:	6833      	ldr	r3, [r6, #0]
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	6033      	str	r3, [r6, #0]
 8009b20:	68a3      	ldr	r3, [r4, #8]
 8009b22:	3b01      	subs	r3, #1
 8009b24:	60a3      	str	r3, [r4, #8]
 8009b26:	e7df      	b.n	8009ae8 <_scanf_i+0xe0>
 8009b28:	f1b8 0f02 	cmp.w	r8, #2
 8009b2c:	d1b1      	bne.n	8009a92 <_scanf_i+0x8a>
 8009b2e:	6822      	ldr	r2, [r4, #0]
 8009b30:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009b34:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009b38:	d1c2      	bne.n	8009ac0 <_scanf_i+0xb8>
 8009b3a:	2110      	movs	r1, #16
 8009b3c:	6061      	str	r1, [r4, #4]
 8009b3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b42:	e7a5      	b.n	8009a90 <_scanf_i+0x88>
 8009b44:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009b48:	6022      	str	r2, [r4, #0]
 8009b4a:	780b      	ldrb	r3, [r1, #0]
 8009b4c:	702b      	strb	r3, [r5, #0]
 8009b4e:	3501      	adds	r5, #1
 8009b50:	e7de      	b.n	8009b10 <_scanf_i+0x108>
 8009b52:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009b56:	4631      	mov	r1, r6
 8009b58:	4658      	mov	r0, fp
 8009b5a:	4798      	blx	r3
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d0df      	beq.n	8009b20 <_scanf_i+0x118>
 8009b60:	6823      	ldr	r3, [r4, #0]
 8009b62:	05d9      	lsls	r1, r3, #23
 8009b64:	d50c      	bpl.n	8009b80 <_scanf_i+0x178>
 8009b66:	454d      	cmp	r5, r9
 8009b68:	d908      	bls.n	8009b7c <_scanf_i+0x174>
 8009b6a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009b6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b72:	4632      	mov	r2, r6
 8009b74:	4658      	mov	r0, fp
 8009b76:	4798      	blx	r3
 8009b78:	1e6f      	subs	r7, r5, #1
 8009b7a:	463d      	mov	r5, r7
 8009b7c:	454d      	cmp	r5, r9
 8009b7e:	d02c      	beq.n	8009bda <_scanf_i+0x1d2>
 8009b80:	6822      	ldr	r2, [r4, #0]
 8009b82:	f012 0210 	ands.w	r2, r2, #16
 8009b86:	d11e      	bne.n	8009bc6 <_scanf_i+0x1be>
 8009b88:	702a      	strb	r2, [r5, #0]
 8009b8a:	6863      	ldr	r3, [r4, #4]
 8009b8c:	9e00      	ldr	r6, [sp, #0]
 8009b8e:	4649      	mov	r1, r9
 8009b90:	4658      	mov	r0, fp
 8009b92:	47b0      	blx	r6
 8009b94:	6822      	ldr	r2, [r4, #0]
 8009b96:	f8da 3000 	ldr.w	r3, [sl]
 8009b9a:	f012 0f20 	tst.w	r2, #32
 8009b9e:	d008      	beq.n	8009bb2 <_scanf_i+0x1aa>
 8009ba0:	1d1a      	adds	r2, r3, #4
 8009ba2:	f8ca 2000 	str.w	r2, [sl]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	6018      	str	r0, [r3, #0]
 8009baa:	e009      	b.n	8009bc0 <_scanf_i+0x1b8>
 8009bac:	f04f 0800 	mov.w	r8, #0
 8009bb0:	e7d6      	b.n	8009b60 <_scanf_i+0x158>
 8009bb2:	07d2      	lsls	r2, r2, #31
 8009bb4:	d5f4      	bpl.n	8009ba0 <_scanf_i+0x198>
 8009bb6:	1d1a      	adds	r2, r3, #4
 8009bb8:	f8ca 2000 	str.w	r2, [sl]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	8018      	strh	r0, [r3, #0]
 8009bc0:	68e3      	ldr	r3, [r4, #12]
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	60e3      	str	r3, [r4, #12]
 8009bc6:	eba5 0509 	sub.w	r5, r5, r9
 8009bca:	44a8      	add	r8, r5
 8009bcc:	6925      	ldr	r5, [r4, #16]
 8009bce:	4445      	add	r5, r8
 8009bd0:	6125      	str	r5, [r4, #16]
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	b007      	add	sp, #28
 8009bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bda:	2001      	movs	r0, #1
 8009bdc:	e7fa      	b.n	8009bd4 <_scanf_i+0x1cc>
 8009bde:	bf00      	nop
 8009be0:	08009f58 	.word	0x08009f58
 8009be4:	080094f1 	.word	0x080094f1
 8009be8:	08008581 	.word	0x08008581
 8009bec:	0800a1fa 	.word	0x0800a1fa

08009bf0 <__sccl>:
 8009bf0:	b570      	push	{r4, r5, r6, lr}
 8009bf2:	780b      	ldrb	r3, [r1, #0]
 8009bf4:	2b5e      	cmp	r3, #94	; 0x5e
 8009bf6:	bf13      	iteet	ne
 8009bf8:	1c4a      	addne	r2, r1, #1
 8009bfa:	1c8a      	addeq	r2, r1, #2
 8009bfc:	784b      	ldrbeq	r3, [r1, #1]
 8009bfe:	2100      	movne	r1, #0
 8009c00:	bf08      	it	eq
 8009c02:	2101      	moveq	r1, #1
 8009c04:	1e44      	subs	r4, r0, #1
 8009c06:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8009c0a:	f804 1f01 	strb.w	r1, [r4, #1]!
 8009c0e:	42a5      	cmp	r5, r4
 8009c10:	d1fb      	bne.n	8009c0a <__sccl+0x1a>
 8009c12:	b913      	cbnz	r3, 8009c1a <__sccl+0x2a>
 8009c14:	3a01      	subs	r2, #1
 8009c16:	4610      	mov	r0, r2
 8009c18:	bd70      	pop	{r4, r5, r6, pc}
 8009c1a:	f081 0401 	eor.w	r4, r1, #1
 8009c1e:	54c4      	strb	r4, [r0, r3]
 8009c20:	4611      	mov	r1, r2
 8009c22:	780d      	ldrb	r5, [r1, #0]
 8009c24:	2d2d      	cmp	r5, #45	; 0x2d
 8009c26:	f101 0201 	add.w	r2, r1, #1
 8009c2a:	d006      	beq.n	8009c3a <__sccl+0x4a>
 8009c2c:	2d5d      	cmp	r5, #93	; 0x5d
 8009c2e:	d0f2      	beq.n	8009c16 <__sccl+0x26>
 8009c30:	b90d      	cbnz	r5, 8009c36 <__sccl+0x46>
 8009c32:	460a      	mov	r2, r1
 8009c34:	e7ef      	b.n	8009c16 <__sccl+0x26>
 8009c36:	462b      	mov	r3, r5
 8009c38:	e7f1      	b.n	8009c1e <__sccl+0x2e>
 8009c3a:	784e      	ldrb	r6, [r1, #1]
 8009c3c:	2e5d      	cmp	r6, #93	; 0x5d
 8009c3e:	d0fa      	beq.n	8009c36 <__sccl+0x46>
 8009c40:	42b3      	cmp	r3, r6
 8009c42:	dcf8      	bgt.n	8009c36 <__sccl+0x46>
 8009c44:	3102      	adds	r1, #2
 8009c46:	3301      	adds	r3, #1
 8009c48:	429e      	cmp	r6, r3
 8009c4a:	54c4      	strb	r4, [r0, r3]
 8009c4c:	dcfb      	bgt.n	8009c46 <__sccl+0x56>
 8009c4e:	e7e8      	b.n	8009c22 <__sccl+0x32>

08009c50 <__submore>:
 8009c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c54:	460c      	mov	r4, r1
 8009c56:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c5c:	4299      	cmp	r1, r3
 8009c5e:	d11e      	bne.n	8009c9e <__submore+0x4e>
 8009c60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009c64:	f7ff f846 	bl	8008cf4 <_malloc_r>
 8009c68:	b918      	cbnz	r0, 8009c72 <__submore+0x22>
 8009c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c76:	63a3      	str	r3, [r4, #56]	; 0x38
 8009c78:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009c7c:	6360      	str	r0, [r4, #52]	; 0x34
 8009c7e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009c82:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009c86:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009c8a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009c8e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009c92:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009c96:	6020      	str	r0, [r4, #0]
 8009c98:	2000      	movs	r0, #0
 8009c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c9e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009ca0:	0077      	lsls	r7, r6, #1
 8009ca2:	463a      	mov	r2, r7
 8009ca4:	f7ff fc77 	bl	8009596 <_realloc_r>
 8009ca8:	4605      	mov	r5, r0
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d0dd      	beq.n	8009c6a <__submore+0x1a>
 8009cae:	eb00 0806 	add.w	r8, r0, r6
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	4632      	mov	r2, r6
 8009cb6:	4640      	mov	r0, r8
 8009cb8:	f7fe fb67 	bl	800838a <memcpy>
 8009cbc:	f8c4 8000 	str.w	r8, [r4]
 8009cc0:	6365      	str	r5, [r4, #52]	; 0x34
 8009cc2:	63a7      	str	r7, [r4, #56]	; 0x38
 8009cc4:	e7e8      	b.n	8009c98 <__submore+0x48>

08009cc6 <_malloc_usable_size_r>:
 8009cc6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	f1a0 0004 	sub.w	r0, r0, #4
 8009cd0:	bfbc      	itt	lt
 8009cd2:	580b      	ldrlt	r3, [r1, r0]
 8009cd4:	18c0      	addlt	r0, r0, r3
 8009cd6:	4770      	bx	lr

08009cd8 <_init>:
 8009cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cda:	bf00      	nop
 8009cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cde:	bc08      	pop	{r3}
 8009ce0:	469e      	mov	lr, r3
 8009ce2:	4770      	bx	lr

08009ce4 <_fini>:
 8009ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce6:	bf00      	nop
 8009ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cea:	bc08      	pop	{r3}
 8009cec:	469e      	mov	lr, r3
 8009cee:	4770      	bx	lr
