#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b0e420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0e5b0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1b19050 .functor NOT 1, L_0x1b435e0, C4<0>, C4<0>, C4<0>;
L_0x1b43370 .functor XOR 1, L_0x1b43210, L_0x1b432d0, C4<0>, C4<0>;
L_0x1b434d0 .functor XOR 1, L_0x1b43370, L_0x1b43430, C4<0>, C4<0>;
v0x1b3fbb0_0 .net *"_ivl_10", 0 0, L_0x1b43430;  1 drivers
v0x1b3fcb0_0 .net *"_ivl_12", 0 0, L_0x1b434d0;  1 drivers
v0x1b3fd90_0 .net *"_ivl_2", 0 0, L_0x1b42950;  1 drivers
v0x1b3fe50_0 .net *"_ivl_4", 0 0, L_0x1b43210;  1 drivers
v0x1b3ff30_0 .net *"_ivl_6", 0 0, L_0x1b432d0;  1 drivers
v0x1b40060_0 .net *"_ivl_8", 0 0, L_0x1b43370;  1 drivers
v0x1b40140_0 .net "a", 0 0, v0x1b3d5c0_0;  1 drivers
v0x1b401e0_0 .net "b", 0 0, v0x1b3d660_0;  1 drivers
v0x1b40280_0 .net "c", 0 0, v0x1b3d700_0;  1 drivers
v0x1b40320_0 .var "clk", 0 0;
v0x1b403c0_0 .net "d", 0 0, v0x1b3d870_0;  1 drivers
v0x1b40460_0 .net "out_dut", 0 0, L_0x1b430b0;  1 drivers
v0x1b40500_0 .net "out_ref", 0 0, L_0x1b414d0;  1 drivers
v0x1b405a0_0 .var/2u "stats1", 159 0;
v0x1b40640_0 .var/2u "strobe", 0 0;
v0x1b406e0_0 .net "tb_match", 0 0, L_0x1b435e0;  1 drivers
v0x1b407a0_0 .net "tb_mismatch", 0 0, L_0x1b19050;  1 drivers
v0x1b40970_0 .net "wavedrom_enable", 0 0, v0x1b3d960_0;  1 drivers
v0x1b40a10_0 .net "wavedrom_title", 511 0, v0x1b3da00_0;  1 drivers
L_0x1b42950 .concat [ 1 0 0 0], L_0x1b414d0;
L_0x1b43210 .concat [ 1 0 0 0], L_0x1b414d0;
L_0x1b432d0 .concat [ 1 0 0 0], L_0x1b430b0;
L_0x1b43430 .concat [ 1 0 0 0], L_0x1b414d0;
L_0x1b435e0 .cmp/eeq 1, L_0x1b42950, L_0x1b434d0;
S_0x1b0e740 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1b0e5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b0eec0 .functor NOT 1, v0x1b3d700_0, C4<0>, C4<0>, C4<0>;
L_0x1b19910 .functor NOT 1, v0x1b3d660_0, C4<0>, C4<0>, C4<0>;
L_0x1b40c20 .functor AND 1, L_0x1b0eec0, L_0x1b19910, C4<1>, C4<1>;
L_0x1b40cc0 .functor NOT 1, v0x1b3d870_0, C4<0>, C4<0>, C4<0>;
L_0x1b40df0 .functor NOT 1, v0x1b3d5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b40ef0 .functor AND 1, L_0x1b40cc0, L_0x1b40df0, C4<1>, C4<1>;
L_0x1b40fd0 .functor OR 1, L_0x1b40c20, L_0x1b40ef0, C4<0>, C4<0>;
L_0x1b41090 .functor AND 1, v0x1b3d5c0_0, v0x1b3d700_0, C4<1>, C4<1>;
L_0x1b41150 .functor AND 1, L_0x1b41090, v0x1b3d870_0, C4<1>, C4<1>;
L_0x1b41210 .functor OR 1, L_0x1b40fd0, L_0x1b41150, C4<0>, C4<0>;
L_0x1b41380 .functor AND 1, v0x1b3d660_0, v0x1b3d700_0, C4<1>, C4<1>;
L_0x1b413f0 .functor AND 1, L_0x1b41380, v0x1b3d870_0, C4<1>, C4<1>;
L_0x1b414d0 .functor OR 1, L_0x1b41210, L_0x1b413f0, C4<0>, C4<0>;
v0x1b192c0_0 .net *"_ivl_0", 0 0, L_0x1b0eec0;  1 drivers
v0x1b19360_0 .net *"_ivl_10", 0 0, L_0x1b40ef0;  1 drivers
v0x1b3bdb0_0 .net *"_ivl_12", 0 0, L_0x1b40fd0;  1 drivers
v0x1b3be70_0 .net *"_ivl_14", 0 0, L_0x1b41090;  1 drivers
v0x1b3bf50_0 .net *"_ivl_16", 0 0, L_0x1b41150;  1 drivers
v0x1b3c080_0 .net *"_ivl_18", 0 0, L_0x1b41210;  1 drivers
v0x1b3c160_0 .net *"_ivl_2", 0 0, L_0x1b19910;  1 drivers
v0x1b3c240_0 .net *"_ivl_20", 0 0, L_0x1b41380;  1 drivers
v0x1b3c320_0 .net *"_ivl_22", 0 0, L_0x1b413f0;  1 drivers
v0x1b3c400_0 .net *"_ivl_4", 0 0, L_0x1b40c20;  1 drivers
v0x1b3c4e0_0 .net *"_ivl_6", 0 0, L_0x1b40cc0;  1 drivers
v0x1b3c5c0_0 .net *"_ivl_8", 0 0, L_0x1b40df0;  1 drivers
v0x1b3c6a0_0 .net "a", 0 0, v0x1b3d5c0_0;  alias, 1 drivers
v0x1b3c760_0 .net "b", 0 0, v0x1b3d660_0;  alias, 1 drivers
v0x1b3c820_0 .net "c", 0 0, v0x1b3d700_0;  alias, 1 drivers
v0x1b3c8e0_0 .net "d", 0 0, v0x1b3d870_0;  alias, 1 drivers
v0x1b3c9a0_0 .net "out", 0 0, L_0x1b414d0;  alias, 1 drivers
S_0x1b3cb00 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1b0e5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b3d5c0_0 .var "a", 0 0;
v0x1b3d660_0 .var "b", 0 0;
v0x1b3d700_0 .var "c", 0 0;
v0x1b3d7d0_0 .net "clk", 0 0, v0x1b40320_0;  1 drivers
v0x1b3d870_0 .var "d", 0 0;
v0x1b3d960_0 .var "wavedrom_enable", 0 0;
v0x1b3da00_0 .var "wavedrom_title", 511 0;
S_0x1b3cda0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1b3cb00;
 .timescale -12 -12;
v0x1b3d000_0 .var/2s "count", 31 0;
E_0x1b09370/0 .event negedge, v0x1b3d7d0_0;
E_0x1b09370/1 .event posedge, v0x1b3d7d0_0;
E_0x1b09370 .event/or E_0x1b09370/0, E_0x1b09370/1;
E_0x1b095c0 .event negedge, v0x1b3d7d0_0;
E_0x1af39f0 .event posedge, v0x1b3d7d0_0;
S_0x1b3d100 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b3cb00;
 .timescale -12 -12;
v0x1b3d300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3d3e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b3cb00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3db60 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1b0e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b41630 .functor AND 1, v0x1b3d5c0_0, v0x1b3d660_0, C4<1>, C4<1>;
L_0x1b416a0 .functor NOT 1, v0x1b3d700_0, C4<0>, C4<0>, C4<0>;
L_0x1b41730 .functor AND 1, L_0x1b41630, L_0x1b416a0, C4<1>, C4<1>;
L_0x1b41840 .functor NOT 1, v0x1b3d870_0, C4<0>, C4<0>, C4<0>;
L_0x1b418e0 .functor AND 1, L_0x1b41730, L_0x1b41840, C4<1>, C4<1>;
L_0x1b419f0 .functor NOT 1, v0x1b3d660_0, C4<0>, C4<0>, C4<0>;
L_0x1b41aa0 .functor AND 1, v0x1b3d5c0_0, L_0x1b419f0, C4<1>, C4<1>;
L_0x1b41b60 .functor AND 1, L_0x1b41aa0, v0x1b3d700_0, C4<1>, C4<1>;
L_0x1b41d80 .functor AND 1, L_0x1b41b60, v0x1b3d870_0, C4<1>, C4<1>;
L_0x1b41f50 .functor OR 1, L_0x1b418e0, L_0x1b41d80, C4<0>, C4<0>;
L_0x1b420c0 .functor NOT 1, v0x1b3d5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b42240 .functor AND 1, L_0x1b420c0, v0x1b3d660_0, C4<1>, C4<1>;
L_0x1b42430 .functor AND 1, L_0x1b42240, v0x1b3d700_0, C4<1>, C4<1>;
L_0x1b424f0 .functor AND 1, L_0x1b42430, v0x1b3d870_0, C4<1>, C4<1>;
L_0x1b423c0 .functor OR 1, L_0x1b41f50, L_0x1b424f0, C4<0>, C4<0>;
L_0x1b426d0 .functor AND 1, v0x1b3d5c0_0, v0x1b3d660_0, C4<1>, C4<1>;
L_0x1b427d0 .functor NOT 1, v0x1b3d700_0, C4<0>, C4<0>, C4<0>;
L_0x1b42840 .functor AND 1, L_0x1b426d0, L_0x1b427d0, C4<1>, C4<1>;
L_0x1b429f0 .functor AND 1, L_0x1b42840, v0x1b3d870_0, C4<1>, C4<1>;
L_0x1b42ab0 .functor OR 1, L_0x1b423c0, L_0x1b429f0, C4<0>, C4<0>;
L_0x1b42c70 .functor AND 1, v0x1b3d5c0_0, v0x1b3d660_0, C4<1>, C4<1>;
L_0x1b42ce0 .functor AND 1, L_0x1b42c70, v0x1b3d700_0, C4<1>, C4<1>;
L_0x1b42e60 .functor NOT 1, v0x1b3d870_0, C4<0>, C4<0>, C4<0>;
L_0x1b42ed0 .functor AND 1, L_0x1b42ce0, L_0x1b42e60, C4<1>, C4<1>;
L_0x1b430b0 .functor OR 1, L_0x1b42ab0, L_0x1b42ed0, C4<0>, C4<0>;
v0x1b3de50_0 .net *"_ivl_0", 0 0, L_0x1b41630;  1 drivers
v0x1b3df30_0 .net *"_ivl_10", 0 0, L_0x1b419f0;  1 drivers
v0x1b3e010_0 .net *"_ivl_12", 0 0, L_0x1b41aa0;  1 drivers
v0x1b3e100_0 .net *"_ivl_14", 0 0, L_0x1b41b60;  1 drivers
v0x1b3e1e0_0 .net *"_ivl_16", 0 0, L_0x1b41d80;  1 drivers
v0x1b3e310_0 .net *"_ivl_18", 0 0, L_0x1b41f50;  1 drivers
v0x1b3e3f0_0 .net *"_ivl_2", 0 0, L_0x1b416a0;  1 drivers
v0x1b3e4d0_0 .net *"_ivl_20", 0 0, L_0x1b420c0;  1 drivers
v0x1b3e5b0_0 .net *"_ivl_22", 0 0, L_0x1b42240;  1 drivers
v0x1b3e690_0 .net *"_ivl_24", 0 0, L_0x1b42430;  1 drivers
v0x1b3e770_0 .net *"_ivl_26", 0 0, L_0x1b424f0;  1 drivers
v0x1b3e850_0 .net *"_ivl_28", 0 0, L_0x1b423c0;  1 drivers
v0x1b3e930_0 .net *"_ivl_30", 0 0, L_0x1b426d0;  1 drivers
v0x1b3ea10_0 .net *"_ivl_32", 0 0, L_0x1b427d0;  1 drivers
v0x1b3eaf0_0 .net *"_ivl_34", 0 0, L_0x1b42840;  1 drivers
v0x1b3ebd0_0 .net *"_ivl_36", 0 0, L_0x1b429f0;  1 drivers
v0x1b3ecb0_0 .net *"_ivl_38", 0 0, L_0x1b42ab0;  1 drivers
v0x1b3eea0_0 .net *"_ivl_4", 0 0, L_0x1b41730;  1 drivers
v0x1b3ef80_0 .net *"_ivl_40", 0 0, L_0x1b42c70;  1 drivers
v0x1b3f060_0 .net *"_ivl_42", 0 0, L_0x1b42ce0;  1 drivers
v0x1b3f140_0 .net *"_ivl_44", 0 0, L_0x1b42e60;  1 drivers
v0x1b3f220_0 .net *"_ivl_46", 0 0, L_0x1b42ed0;  1 drivers
v0x1b3f300_0 .net *"_ivl_6", 0 0, L_0x1b41840;  1 drivers
v0x1b3f3e0_0 .net *"_ivl_8", 0 0, L_0x1b418e0;  1 drivers
v0x1b3f4c0_0 .net "a", 0 0, v0x1b3d5c0_0;  alias, 1 drivers
v0x1b3f560_0 .net "b", 0 0, v0x1b3d660_0;  alias, 1 drivers
v0x1b3f650_0 .net "c", 0 0, v0x1b3d700_0;  alias, 1 drivers
v0x1b3f740_0 .net "d", 0 0, v0x1b3d870_0;  alias, 1 drivers
v0x1b3f830_0 .net "out", 0 0, L_0x1b430b0;  alias, 1 drivers
S_0x1b3f990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1b0e5b0;
 .timescale -12 -12;
E_0x1b09110 .event anyedge, v0x1b40640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b40640_0;
    %nor/r;
    %assign/vec4 v0x1b40640_0, 0;
    %wait E_0x1b09110;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3cb00;
T_3 ;
    %fork t_1, S_0x1b3cda0;
    %jmp t_0;
    .scope S_0x1b3cda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b3d000_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3d870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d660_0, 0;
    %assign/vec4 v0x1b3d5c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af39f0;
    %load/vec4 v0x1b3d000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b3d000_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3d870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d660_0, 0;
    %assign/vec4 v0x1b3d5c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b095c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b3d3e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b09370;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3d5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3d700_0, 0;
    %assign/vec4 v0x1b3d870_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1b3cb00;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b0e5b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b40320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b40640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b0e5b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b40320_0;
    %inv;
    %store/vec4 v0x1b40320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b0e5b0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b3d7d0_0, v0x1b407a0_0, v0x1b40140_0, v0x1b401e0_0, v0x1b40280_0, v0x1b403c0_0, v0x1b40500_0, v0x1b40460_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b0e5b0;
T_7 ;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b0e5b0;
T_8 ;
    %wait E_0x1b09370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b405a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b405a0_0, 4, 32;
    %load/vec4 v0x1b406e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b405a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b405a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b405a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b40500_0;
    %load/vec4 v0x1b40500_0;
    %load/vec4 v0x1b40460_0;
    %xor;
    %load/vec4 v0x1b40500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b405a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b405a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b405a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/kmap2/iter3/response0/top_module.sv";
