#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct 11 14:31:16 2024
# Process ID: 8060
# Current directory: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1
# Command line: vivado.exe -log RISCV_COMPLETE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_COMPLETE.tcl
# Log file: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1/RISCV_COMPLETE.vds
# Journal file: C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISCV_COMPLETE.tcl -notrace
Command: synth_design -top RISCV_COMPLETE -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2884 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 390.344 ; gain = 101.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_COMPLETE' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:24]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/program_counter.sv:87]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/program_counter.sv:87]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/instruction_memory.sv:23]
	Parameter data_width bound to: 32 - type: integer 
	Parameter address_width bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net data_out in module/entity instruction_memory does not have driver. [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/instruction_memory.sv:30]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (2#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/instruction_memory.sv:23]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Register_File.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (3#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Register_File.sv:23]
WARNING: [Synth 8-350] instance 'register_file_inst' of module 'Register_File' requires 6 connections, but only 5 given [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:63]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:23]
WARNING: [Synth 8-151] case item 7'b0010011 is unreachable [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:50]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (4#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv:23]
INFO: [Synth 8-638] synthesizing module 'data_extender' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:43]
INFO: [Synth 8-226] default block is never used [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:48]
INFO: [Synth 8-256] done synthesizing module 'data_extender' (5#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv:43]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:23]
WARNING: [Synth 8-689] width (2) of port connection 'AluResult' does not match port width (32) of module 'ALU' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:98]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Data_Memory.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (7#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Data_Memory.sv:23]
WARNING: [Synth 8-689] width (2) of port connection 'AluResult' does not match port width (32) of module 'Data_Memory' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:110]
INFO: [Synth 8-638] synthesizing module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/mux_2.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux_2' (8#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/mux_2.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:115]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:116]
WARNING: [Synth 8-689] width (32) of port connection 'o' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:118]
WARNING: [Synth 8-689] width (2) of port connection 'a' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:123]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:124]
WARNING: [Synth 8-689] width (2) of port connection 'c' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:125]
WARNING: [Synth 8-689] width (32) of port connection 'o' does not match port width (1) of module 'mux_2' [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:126]
INFO: [Synth 8-256] done synthesizing module 'RISCV_COMPLETE' (9#1) [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:24]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[6]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[5]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[4]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[3]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[2]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[1]
WARNING: [Synth 8-3331] design data_extender has unconnected port instruction[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[30]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[6]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[5]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[4]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[3]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port instruction[0]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[9]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[7]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[6]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[5]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[4]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[3]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[2]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port instruction[0]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port mem_add[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.082 ; gain = 153.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.082 ; gain = 153.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.082 ; gain = 153.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5545] ROM "Pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Pc_reg was removed.  [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/program_counter.sv:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv:31]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/Data_Memory.sv:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.082 ; gain = 153.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module data_extender 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element program_counter_inst/Pc_reg was removed.  [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/program_counter.sv:107]
WARNING: [Synth 8-3332] Sequential element (data_memory_inst/address_reg[0]) is unused and will be removed from module RISCV_COMPLETE.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 566.879 ; gain = 277.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 673.277 ; gain = 396.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1/RISCV_COMPLETE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_COMPLETE_utilization_synth.rpt -pb RISCV_COMPLETE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 673.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 14:31:29 2024...
