###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:56 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.465
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  4.707
= Slack Time                   -1.042
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.683 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.767 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.880 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.032 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    1.268 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.138 | 0.115 |       |   2.425 |    1.384 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.111 | 0.136 | 2.131 |   4.693 |    3.651 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.112 | 0.014 |       |   4.707 |    3.665 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    1.042 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.093 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.241 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.292 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    1.484 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.184 | 0.023 |       |   0.465 |    1.507 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.428
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  4.657
= Slack Time                   -1.030
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.695 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.778 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.891 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.044 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    1.280 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.137 | 0.112 |       |   2.422 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.150 | 0.150 | 2.062 |   4.634 |    3.604 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.159 | 0.023 |       |   4.657 |    3.628 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    1.030 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.081 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.229 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.280 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    1.446 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.149 | 0.011 |       |   0.428 |    1.457 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.367
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.567
- Arrival Time                  4.565
= Slack Time                   -0.998
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.727 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.810 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.923 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.034 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.245 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.109 | 0.084 |       |   2.326 |    1.328 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.150 | 0.151 | 2.064 |   4.541 |    3.543 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.160 | 0.024 |       |   4.565 |    3.567 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.998 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.049 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.197 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    1.243 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    1.360 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.099 | 0.005 |       |   0.367 |    1.365 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.437
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.637
- Arrival Time                  4.618
= Slack Time                   -0.982
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.743 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.827 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.940 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.050 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.252 | 0.199 |       |   2.231 |    1.249 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.129 | 0.095 |       |   2.325 |    1.344 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.052 | 0.099 | 2.192 |   4.616 |    3.634 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.052 | 0.003 |       |   4.618 |    3.637 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.982 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.033 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.181 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    1.231 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |       |   0.424 |    1.405 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.161 | 0.013 |       |   0.437 |    1.418 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.373
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.573
- Arrival Time                  4.542
= Slack Time                   -0.969
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.756 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.840 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.953 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.063 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.261 | 0.256 |       |   2.287 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.134 | 0.110 |       |   2.398 |    1.429 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.145 | 0.155 | 1.966 |   4.518 |    3.549 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.156 | 0.024 |       |   4.542 |    3.573 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.969 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.020 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.168 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    1.214 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    1.331 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.100 | 0.011 |       |   0.373 |    1.342 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.428
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  4.591
= Slack Time                   -0.963
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.762 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.845 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    0.958 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.110 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    1.347 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.135 | 0.103 |       |   2.413 |    1.450 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.193 | 0.173 | 1.963 |   4.549 |    3.586 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.210 | 0.042 |       |   4.591 |    3.628 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.963 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    1.014 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.163 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.213 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    1.380 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.149 | 0.012 |       |   0.428 |    1.391 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.431
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.631
- Arrival Time                  4.545
= Slack Time                   -0.915
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.810 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.894 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.007 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.117 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.252 | 0.199 |       |   2.231 |    1.316 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.129 | 0.108 |       |   2.339 |    1.424 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.092 | 0.125 | 2.072 |   4.536 |    3.622 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.092 | 0.009 |       |   4.545 |    3.631 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.915 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.966 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.114 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    1.164 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |       |   0.424 |    1.338 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.162 | 0.007 |       |   0.431 |    1.345 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.460
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.660
- Arrival Time                  4.565
= Slack Time                   -0.905
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.820 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.903 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.016 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.168 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.224 | 0.208 |       |   2.281 |    1.376 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.114 | 0.093 |       |   2.374 |    1.469 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.045 | 0.094 | 2.095 |   4.563 |    3.658 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.045 | 0.002 |       |   4.565 |    3.660 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.905 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.956 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.104 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.155 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    1.348 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.181 | 0.017 |       |   0.460 |    1.365 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.378
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.578
- Arrival Time                  4.475
= Slack Time                   -0.898
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.827 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.910 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.023 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.134 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.345 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.109 | 0.094 |       |   2.336 |    1.438 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.104 | 0.132 | 1.995 |   4.463 |    3.565 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.104 | 0.013 |       |   4.475 |    3.578 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.898 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.949 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.097 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    1.144 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    1.274 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.125 | 0.002 |       |   0.378 |    1.275 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.426
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.626
- Arrival Time                  4.491
= Slack Time                   -0.865
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.860 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.944 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.057 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.167 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.260 | 0.250 |       |   2.281 |    1.417 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.134 | 0.119 |       |   2.401 |    1.536 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.136 | 0.145 | 1.928 |   4.474 |    3.609 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.145 | 0.017 |       |   4.491 |    3.626 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.865 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.916 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.064 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    1.114 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.113 | 0.163 |       |   0.413 |    1.278 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.113 | 0.013 |       |   0.426 |    1.291 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.364
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.564
- Arrival Time                  4.422
= Slack Time                   -0.858
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.867 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.951 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.064 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.174 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.385 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.109 | 0.091 |       |   2.333 |    1.476 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.090 | 0.125 | 1.954 |   4.412 |    3.555 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.091 | 0.009 |       |   4.422 |    3.564 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.858 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.909 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.057 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    1.103 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    1.220 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.099 | 0.002 |       |   0.364 |    1.222 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.439
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.639
- Arrival Time                  4.452
= Slack Time                   -0.814
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.911 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    0.994 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.107 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.218 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.260 | 0.250 |       |   2.281 |    1.467 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.134 | 0.112 |       |   2.393 |    1.579 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.069 | 0.111 | 1.943 |   4.447 |    3.633 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.069 | 0.005 |       |   4.452 |    3.639 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.814 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.865 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    1.013 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    1.064 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |       |   0.424 |    1.238 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.162 | 0.015 |       |   0.439 |    1.252 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.424
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.624
- Arrival Time                  4.423
= Slack Time                   -0.799
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.926 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.009 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.122 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.233 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.252 | 0.199 |       |   2.231 |    1.432 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.133 | 0.135 |       |   2.366 |    1.567 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.117 | 0.141 | 1.900 |   4.407 |    3.608 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.118 | 0.016 |       |   4.423 |    3.624 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.799 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.850 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.998 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.049 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    1.215 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.148 | 0.008 |       |   0.424 |    1.223 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.465
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  4.438
= Slack Time                   -0.773
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.952 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.035 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.148 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.300 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.137 | 0.113 |       |   2.423 |    1.650 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.100 | 0.132 | 1.871 |   4.427 |    3.653 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.100 | 0.011 |       |   4.438 |    3.665 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.773 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.824 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.973 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    1.023 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    1.216 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.184 | 0.022 |       |   0.465 |    1.238 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.427
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.627
- Arrival Time                  4.372
= Slack Time                   -0.745
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.980 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.064 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.177 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.329 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.224 | 0.208 |       |   2.281 |    1.536 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.114 | 0.092 |       |   2.373 |    1.628 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.183 | 0.173 | 1.787 |   4.333 |    3.588 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.200 | 0.039 |       |   4.372 |    3.627 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.745 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.796 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.944 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.995 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    1.161 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.149 | 0.011 |       |   0.427 |    1.172 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.377
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.577
- Arrival Time                  4.308
= Slack Time                   -0.731
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    0.994 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.078 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.191 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.301 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.512 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.109 | 0.097 |       |   2.340 |    1.609 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.142 | 0.150 | 1.799 |   4.288 |    3.558 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.152 | 0.020 |       |   4.308 |    3.577 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.731 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.782 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.930 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.977 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    1.106 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.125 | 0.002 |       |   0.377 |    1.108 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][0][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  4.142
= Slack Time                   -0.553
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.172 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.256 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.369 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.479 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.714 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.092 |       |   2.358 |    1.806 | 
     | ][0][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.157 | 0.163 | 1.591 |   4.113 |    3.560 | 
     | ][0][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.174 | 0.029 |       |   4.142 |    3.589 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.553 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.604 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.752 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.799 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.929 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.942 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.384
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.584
- Arrival Time                  4.074
= Slack Time                   -0.490
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.235 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.318 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.431 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.541 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y v   | INVX8  | 0.246 | 0.231 |       |   2.263 |    1.773 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.124 | 0.091 |       |   2.354 |    1.864 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.138 | 0.159 | 1.540 |   4.053 |    3.563 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.149 | 0.021 |       |   4.074 |    3.584 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.490 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.541 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.690 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.737 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.866 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.125 | 0.008 |       |   0.384 |    0.874 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.423
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.623
- Arrival Time                  4.105
= Slack Time                   -0.482
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.243 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.326 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.439 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.550 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.260 | 0.250 |       |   2.281 |    1.799 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.134 | 0.111 |       |   2.392 |    1.910 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.090 | 0.129 | 1.575 |   4.096 |    3.614 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.091 | 0.009 |       |   4.105 |    3.623 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.482 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.533 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.681 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    0.732 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.113 | 0.163 |       |   0.413 |    0.895 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.113 | 0.010 |       |   0.423 |    0.905 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.457
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.657
- Arrival Time                  4.072
= Slack Time                   -0.415
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.310 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.393 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.506 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.658 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    1.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.138 | 0.114 |       |   2.424 |    2.009 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.082 | 0.125 | 1.516 |   4.065 |    3.650 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.082 | 0.007 |       |   4.072 |    3.657 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.415 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.466 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.615 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.665 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    0.858 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.180 | 0.014 |       |   0.457 |    0.872 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.992
= Slack Time                   -0.403
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.322 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.405 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.518 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.629 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.864 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.095 |       |   2.362 |    1.959 | 
     | ][4][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.197 | 0.181 | 1.406 |   3.948 |    3.546 | 
     | ][4][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.214 | 0.043 |       |   3.992 |    3.589 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.403 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.454 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.602 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.650 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.779 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.792 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.992
= Slack Time                   -0.402
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.323 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.406 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.519 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.629 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.864 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.089 |       |   2.355 |    1.953 | 
     | ][3][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.163 | 0.159 | 1.449 |   3.964 |    3.561 | 
     | ][3][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.171 | 0.028 |       |   3.992 |    3.589 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.402 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.453 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.602 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.649 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.778 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.792 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.989
= Slack Time                   -0.401
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.324 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.408 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.521 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.631 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.866 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.096 |       |   2.362 |    1.961 | 
     | ][2][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.168 | 0.165 | 1.429 |   3.956 |    3.555 | 
     | ][2][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.185 | 0.033 |       |   3.989 |    3.589 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.401 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.452 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.600 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.647 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.777 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.789 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.983
= Slack Time                   -0.394
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.331 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.414 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.527 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.638 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.872 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.096 |       |   2.362 |    1.968 | 
     | ][6][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.162 | 0.163 | 1.428 |   3.953 |    3.559 | 
     | ][6][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.178 | 0.030 |       |   3.983 |    3.589 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.394 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.445 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.594 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.641 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.770 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.783 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.979
= Slack Time                   -0.390
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.335 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.418 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.531 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.642 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.876 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.088 |       |   2.355 |    1.965 | 
     | ][5][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.166 | 0.160 | 1.437 |   3.952 |    3.562 | 
     | ][5][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.178 | 0.027 |       |   3.979 |    3.589 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.390 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.441 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.589 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.637 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.766 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.779 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.957
= Slack Time                   -0.368
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.357 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.440 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.553 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.664 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.899 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.089 |       |   2.356 |    1.988 | 
     | ][1][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.187 | 0.172 | 1.389 |   3.917 |    3.549 | 
     | ][1][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.204 | 0.040 |       |   3.957 |    3.589 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.368 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.419 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.567 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.614 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.744 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.014 |       |   0.389 |    0.757 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.335
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.535
- Arrival Time                  3.870
= Slack Time                   -0.335
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.390 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.473 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.586 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.697 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.261 | 0.256 |       |   2.287 |    1.952 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.134 | 0.110 |       |   2.398 |    2.063 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.246 | 0.199 | 1.249 |   3.845 |    3.510 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2 | 0.247 | 0.025 |       |   3.870 |    3.535 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.335 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.386 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.534 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.085 | 0.047 |       |   0.246 |    0.581 | 
     | FECTS_clks_clk___L4_I19                            | A v -> Y ^   | INVX8  | 0.087 | 0.088 |       |   0.335 |    0.670 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.087 | 0.001 |       |   0.335 |    0.670 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][11][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.386
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.586
- Arrival Time                  3.898
= Slack Time                   -0.311
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.414 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.497 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.610 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.720 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.955 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.094 |       |   2.360 |    2.049 | 
     | ][11][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.191 | 0.185 | 1.312 |   3.858 |    3.546 | 
     | ][11][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.208 | 0.040 |       |   3.898 |    3.586 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.311 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.362 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.511 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.558 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.687 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.010 |       |   0.386 |    0.698 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.343
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.543
- Arrival Time                  3.835
= Slack Time                   -0.293
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.432 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.516 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.629 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.739 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.950 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.109 | 0.086 |       |   2.328 |    2.035 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.327 | 0.227 | 1.241 |   3.796 |    3.503 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A ^          | AND2X2 | 0.339 | 0.039 |       |   3.835 |    3.543 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.293 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.344 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.492 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.085 | 0.047 |       |   0.246 |    0.539 | 
     | FECTS_clks_clk___L4_I19                            | A v -> Y ^   | INVX8  | 0.087 | 0.088 |       |   0.335 |    0.627 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.093 | 0.008 |       |   0.343 |    0.635 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][14][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.388
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.588
- Arrival Time                  3.856
= Slack Time                   -0.268
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.457 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.541 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.653 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.764 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    1.999 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.097 |       |   2.363 |    2.095 | 
     | ][14][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.190 | 0.173 | 1.279 |   3.814 |    3.547 | 
     | ][14][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.207 | 0.041 |       |   3.856 |    3.588 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.268 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.319 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.467 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.514 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.644 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.012 |       |   0.388 |    0.656 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.372
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.572
- Arrival Time                  3.828
= Slack Time                   -0.256
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.469 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.552 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.665 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.776 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    1.987 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.109 | 0.086 |       |   2.329 |    2.073 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D ^ -> Q ^   | LATCH  | 0.293 | 0.215 | 1.247 |   3.791 |    3.535 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2 | 0.306 | 0.037 |       |   3.828 |    3.572 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.256 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.307 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.455 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    0.501 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    0.618 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.100 | 0.010 |       |   0.372 |    0.628 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][12][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.388
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.588
- Arrival Time                  3.832
= Slack Time                   -0.244
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.481 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.564 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.677 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.788 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.022 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.084 |       |   2.351 |    2.107 | 
     | ][12][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.161 | 0.159 | 1.295 |   3.805 |    3.561 | 
     | ][12][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.170 | 0.027 |       |   3.832 |    3.588 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.295 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.444 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.491 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.620 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.012 |       |   0.388 |    0.632 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.377
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.577
- Arrival Time                  3.812
= Slack Time                   -0.235
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.490 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.574 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.687 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.797 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    2.008 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.110 | 0.094 |       |   2.337 |    2.102 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.140 | 0.161 | 1.292 |   3.789 |    3.555 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A v          | AND2X2 | 0.151 | 0.023 |       |   3.812 |    3.577 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.235 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.286 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.434 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.481 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.611 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.125 | 0.001 |       |   0.377 |    0.612 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][13][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.387
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.587
- Arrival Time                  3.819
= Slack Time                   -0.232
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.493 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.576 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.689 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.799 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.034 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.088 |       |   2.355 |    2.122 | 
     | ][13][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.146 | 0.152 | 1.292 |   3.798 |    3.566 | 
     | ][13][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.157 | 0.021 |       |   3.819 |    3.587 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.232 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.283 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.432 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.479 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.608 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.011 |       |   0.387 |    0.619 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.427
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.627
- Arrival Time                  3.850
= Slack Time                   -0.222
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.503 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.586 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.699 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.809 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.260 | 0.250 |       |   2.281 |    2.059 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.135 | 0.114 |       |   2.396 |    2.173 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.291 | 0.229 | 1.188 |   3.812 |    3.590 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A ^          | AND2X2 | 0.307 | 0.038 |       |   3.850 |    3.627 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.222 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.273 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.422 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    0.472 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.113 | 0.163 |       |   0.413 |    0.636 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.113 | 0.014 |       |   0.427 |    0.650 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.384
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.584
- Arrival Time                  3.798
= Slack Time                   -0.215
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.510 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.594 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.707 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.817 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    2.028 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.109 | 0.096 |       |   2.339 |    2.124 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.248 | 0.201 | 1.233 |   3.772 |    3.557 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.249 | 0.026 |       |   3.798 |    3.584 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.215 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.266 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.414 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.461 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.590 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.125 | 0.008 |       |   0.384 |    0.598 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.424
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.624
- Arrival Time                  3.836
= Slack Time                   -0.212
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.513 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.596 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.709 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.861 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.224 | 0.208 |       |   2.281 |    2.069 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.113 | 0.090 |       |   2.371 |    2.159 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.280 | 0.220 | 1.212 |   3.804 |    3.592 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.294 | 0.033 |       |   3.836 |    3.624 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.212 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.263 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.411 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.462 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    0.629 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.149 | 0.007 |       |   0.424 |    0.636 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (^) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.387
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.587
- Arrival Time                  3.799
= Slack Time                   -0.212
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.513 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.596 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.709 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.820 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.054 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.091 |       |   2.358 |    2.146 | 
     | ][15][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^ -> Q ^   | LATCH  | 0.230 | 0.184 | 1.234 |   3.776 |    3.564 | 
     | ][15][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X2 | 0.231 | 0.023 |       |   3.799 |    3.587 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.212 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.263 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.411 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.459 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.588 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.011 |       |   0.387 |    0.599 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.368
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.569
- Arrival Time                  3.777
= Slack Time                   -0.209
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.516 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.600 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.713 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.823 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.261 | 0.256 |       |   2.287 |    2.079 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.134 | 0.101 |       |   2.388 |    2.180 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.186 | 0.167 | 1.207 |   3.762 |    3.554 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2 | 0.186 | 0.015 |       |   3.777 |    3.569 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.209 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.260 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.408 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    0.454 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    0.571 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.100 | 0.006 |       |   0.368 |    0.577 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.425
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.625
- Arrival Time                  3.831
= Slack Time                   -0.206
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.519 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.602 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.715 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.867 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    2.104 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.135 | 0.106 |       |   2.416 |    2.209 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.229 | 0.188 | 1.207 |   3.810 |    3.604 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A ^          | AND2X2 | 0.229 | 0.021 |       |   3.831 |    3.625 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.206 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.257 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.405 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.456 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    0.623 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.149 | 0.008 |       |   0.425 |    0.631 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.463
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.663
- Arrival Time                  3.865
= Slack Time                   -0.202
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.523 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.606 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.719 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.872 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.224 | 0.208 |       |   2.281 |    2.079 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.113 | 0.093 |       |   2.373 |    2.172 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.060 | 0.115 | 1.373 |   3.861 |    3.659 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.060 | 0.004 |       |   3.865 |    3.663 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.253 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.401 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.452 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    0.644 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.182 | 0.020 |       |   0.463 |    0.665 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.465
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  3.864
= Slack Time                   -0.200
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.525 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.609 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.722 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.874 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    2.111 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.138 | 0.115 |       |   2.425 |    2.225 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D ^ -> Q ^   | LATCH  | 0.286 | 0.202 | 1.209 |   3.836 |    3.637 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2 | 0.303 | 0.028 |       |   3.864 |    3.665 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.200 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.251 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.399 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.450 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    0.642 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.184 | 0.022 |       |   0.465 |    0.664 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.377
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.577
- Arrival Time                  3.766
= Slack Time                   -0.189
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.536 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.619 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.732 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.843 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    2.053 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.109 | 0.096 |       |   2.339 |    2.150 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.204 | 0.174 | 1.236 |   3.749 |    3.560 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | A ^          | AND2X2 | 0.204 | 0.018 |       |   3.766 |    3.577 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.189 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.240 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.388 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.436 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.565 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.125 | 0.002 |       |   0.377 |    0.566 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][8][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.388
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.588
- Arrival Time                  3.775
= Slack Time                   -0.187
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.538 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.621 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.734 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.845 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.080 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.096 |       |   2.363 |    2.176 | 
     | ][8][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.175 | 0.166 | 1.215 |   3.744 |    3.557 | 
     | ][8][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.190 | 0.031 |       |   3.775 |    3.588 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.187 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.238 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.386 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.433 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.563 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.012 |       |   0.388 |    0.575 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][7][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.389
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.589
- Arrival Time                  3.773
= Slack Time                   -0.184
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.541 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.625 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.738 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.848 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.083 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.119 | 0.089 |       |   2.355 |    2.171 | 
     | ][7][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.174 | 0.165 | 1.223 |   3.743 |    3.559 | 
     | ][7][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.188 | 0.030 |       |   3.773 |    3.589 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.184 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.235 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.383 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.430 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.560 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.126 | 0.013 |       |   0.389 |    0.573 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.465
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  3.837
= Slack Time                   -0.172
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.553 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.636 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.749 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.901 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.224 | 0.208 |       |   2.281 |    2.109 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.113 | 0.092 |       |   2.373 |    2.201 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.299 | 0.219 | 1.212 |   3.804 |    3.632 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A ^          | AND2X2 | 0.314 | 0.033 |       |   3.837 |    3.665 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.172 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.223 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.371 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.422 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.176 | 0.192 |       |   0.442 |    0.614 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.184 | 0.022 |       |   0.465 |    0.637 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.427
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  3.798
= Slack Time                   -0.171
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.554 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.638 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.751 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.377 | 0.152 |       |   2.073 |    1.903 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.253 | 0.237 |       |   2.310 |    2.140 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.136 | 0.109 |       |   2.419 |    2.249 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.192 | 0.173 | 1.191 |   3.783 |    3.612 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | A ^          | AND2X2 | 0.192 | 0.015 |       |   3.798 |    3.628 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.171 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.222 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.370 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.114 | 0.051 |       |   0.250 |    0.421 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.145 | 0.167 |       |   0.417 |    0.587 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.149 | 0.011 |       |   0.428 |    0.598 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.428
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  3.798
= Slack Time                   -0.170
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.555 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.638 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.751 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.861 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.260 | 0.250 |       |   2.281 |    2.111 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.134 | 0.117 |       |   2.398 |    2.228 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.198 | 0.172 | 1.212 |   3.782 |    3.612 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2 | 0.198 | 0.016 |       |   3.798 |    3.628 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.170 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.221 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.370 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |       |   0.250 |    0.420 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.113 | 0.163 |       |   0.413 |    0.584 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.113 | 0.014 |       |   0.428 |    0.598 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][9][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.387
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.587
- Arrival Time                  3.757
= Slack Time                   -0.170
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.555 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.638 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.751 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.862 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.236 | 0.235 |       |   2.266 |    2.096 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.118 | 0.086 |       |   2.353 |    2.182 | 
     | ][9][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.150 | 0.157 | 1.222 |   3.732 |    3.562 | 
     | ][9][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.162 | 0.025 |       |   3.757 |    3.587 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.170 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.221 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.370 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.092 | 0.047 |       |   0.247 |    0.417 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.125 | 0.129 |       |   0.376 |    0.546 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.125 | 0.011 |       |   0.387 |    0.557 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.364
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.564
- Arrival Time                  3.679
= Slack Time                   -0.115
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.610 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.122 | 0.083 |       |   1.808 |    1.693 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.095 | 0.113 |       |   1.921 |    1.806 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.299 | 0.111 |       |   2.032 |    1.917 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.221 | 0.211 |       |   2.242 |    2.127 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.109 | 0.094 |       |   2.336 |    2.221 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.104 | 0.124 | 1.214 |   3.674 |    3.559 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A ^          | AND2X2 | 0.104 | 0.004 |       |   3.679 |    3.564 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.115 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |       |   0.051 |    0.166 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |       |   0.199 |    0.314 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.086 | 0.046 |       |   0.245 |    0.360 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.099 | 0.117 |       |   0.362 |    0.477 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.099 | 0.002 |       |   0.364 |    0.479 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

