#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe4743660 .scope module, "main" "main" 2 3;
 .timescale -3 -3;
v0x7fffe4765e70_0 .net "Clock", 0 0, v0x7fffe473c2a0_0;  1 drivers
v0x7fffe4765f30_0 .net "Output", 0 0, L_0x7fffe4767b90;  1 drivers
v0x7fffe4765ff0_0 .net "Reset", 0 0, v0x7fffe473c3a0_0;  1 drivers
v0x7fffe4766150_0 .net "Signal", 0 0, v0x7fffe47637f0_0;  1 drivers
v0x7fffe47661f0_0 .var "dummy", 0 0;
v0x7fffe4766290_0 .var "dumpfile_path", 512 0;
S_0x7fffe47437e0 .scope module, "clk" "clock_gen" 2 6, 3 6 0, S_0x7fffe4743660;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffe473c900 .param/l "PERIOD" 0 3 8, +C4<00000000000000000000000000001010>;
v0x7fffe473c2a0_0 .var "clk", 0 0;
S_0x7fffe4743960 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 13, 3 13 0, S_0x7fffe47437e0;
 .timescale -4 -4;
S_0x7fffe4763270 .scope module, "res" "reset_gen" 2 8, 4 3 0, S_0x7fffe4743660;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "out"
P_0x7fffe4763440 .param/l "PERIODO" 0 4 5, +C4<00000000000000000000000000001010>;
v0x7fffe473c3a0_0 .var "out", 0 0;
S_0x7fffe4763580 .scope module, "signal" "gen_signal" 2 7, 5 4 0, S_0x7fffe4743660;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "out"
P_0x7fffe4763750 .param/l "PERIODO" 0 5 6, +C4<00000000000000000000000000001010>;
v0x7fffe47637f0_0 .var "out", 0 0;
S_0x7fffe4763910 .scope module, "state_machine" "mealy" 2 9, 6 1 0, S_0x7fffe4743660;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
L_0x7fffe47665a0 .functor NOT 1, v0x7fffe47637f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe4766640 .functor NOT 1, L_0x7fffe4766710, C4<0>, C4<0>, C4<0>;
L_0x7fffe4766970 .functor NOT 1, L_0x7fffe4766a30, C4<0>, C4<0>, C4<0>;
L_0x7fffe4766b60 .functor AND 1, L_0x7fffe4766cc0, L_0x7fffe4766db0, v0x7fffe47637f0_0, C4<1>;
L_0x7fffe4766ef0 .functor AND 1, L_0x7fffe4766fe0, L_0x7fffe4767160, L_0x7fffe47665a0, C4<1>;
L_0x7fffe47672f0 .functor OR 1, L_0x7fffe4766b60, L_0x7fffe4766ef0, C4<0>, C4<0>;
L_0x7fffe47673a0 .functor AND 1, L_0x7fffe4767410, L_0x7fffe4767500, L_0x7fffe47665a0, C4<1>;
L_0x7fffe4767660 .functor AND 1, L_0x7fffe4767750, L_0x7fffe4767840, v0x7fffe47637f0_0, C4<1>;
L_0x7fffe47675f0 .functor OR 1, L_0x7fffe47673a0, L_0x7fffe4767660, C4<0>, C4<0>;
L_0x7fffe4767b90 .functor AND 1, L_0x7fffe4767cb0, L_0x7fffe4767de0, v0x7fffe47637f0_0, C4<1>;
v0x7fffe4764690_0 .net "Y", 1 0, L_0x7fffe47679b0;  1 drivers
v0x7fffe4764790_0 .net *"_s11", 0 0, L_0x7fffe4766640;  1 drivers
v0x7fffe4764870_0 .net *"_s14", 0 0, L_0x7fffe4766710;  1 drivers
v0x7fffe4764930_0 .net *"_s16", 0 0, L_0x7fffe4766970;  1 drivers
v0x7fffe4764a10_0 .net *"_s20", 0 0, L_0x7fffe4766a30;  1 drivers
v0x7fffe4764b40_0 .net *"_s23", 0 0, L_0x7fffe4766cc0;  1 drivers
v0x7fffe4764c20_0 .net *"_s25", 0 0, L_0x7fffe4766db0;  1 drivers
v0x7fffe4764d00_0 .net *"_s28", 0 0, L_0x7fffe4766fe0;  1 drivers
v0x7fffe4764de0_0 .net *"_s30", 0 0, L_0x7fffe4767160;  1 drivers
v0x7fffe4764ec0_0 .net *"_s32", 0 0, L_0x7fffe47672f0;  1 drivers
v0x7fffe4764fa0_0 .net *"_s36", 0 0, L_0x7fffe4767410;  1 drivers
v0x7fffe4765080_0 .net *"_s38", 0 0, L_0x7fffe4767500;  1 drivers
v0x7fffe4765160_0 .net *"_s41", 0 0, L_0x7fffe4767750;  1 drivers
v0x7fffe4765240_0 .net *"_s43", 0 0, L_0x7fffe4767840;  1 drivers
v0x7fffe4765320_0 .net *"_s45", 0 0, L_0x7fffe47675f0;  1 drivers
v0x7fffe4765400_0 .net *"_s50", 0 0, L_0x7fffe4767cb0;  1 drivers
v0x7fffe47654e0_0 .net *"_s52", 0 0, L_0x7fffe4767de0;  1 drivers
v0x7fffe47655c0_0 .net "a", 0 0, L_0x7fffe4766b60;  1 drivers
v0x7fffe4765680_0 .net "b", 0 0, L_0x7fffe4766ef0;  1 drivers
v0x7fffe4765740_0 .net "c", 0 0, L_0x7fffe47673a0;  1 drivers
v0x7fffe4765800_0 .net "clk", 0 0, v0x7fffe473c2a0_0;  alias, 1 drivers
v0x7fffe47658a0_0 .net "d", 0 0, L_0x7fffe4767660;  1 drivers
v0x7fffe4765960_0 .net "in", 0 0, v0x7fffe47637f0_0;  alias, 1 drivers
v0x7fffe4765a00_0 .net "in_neg", 0 0, L_0x7fffe47665a0;  1 drivers
v0x7fffe4765aa0_0 .net "out", 0 0, L_0x7fffe4767b90;  alias, 1 drivers
v0x7fffe4765b60_0 .net "rst", 0 0, v0x7fffe473c3a0_0;  alias, 1 drivers
v0x7fffe4765c00_0 .net "y", 1 0, L_0x7fffe47664a0;  1 drivers
v0x7fffe4765ce0_0 .net "y_neg", 1 0, L_0x7fffe4766880;  1 drivers
L_0x7fffe4766330 .part L_0x7fffe47679b0, 0, 1;
L_0x7fffe47663d0 .part L_0x7fffe47679b0, 1, 1;
L_0x7fffe47664a0 .concat8 [ 1 1 0 0], v0x7fffe4763eb0_0, v0x7fffe4764480_0;
L_0x7fffe4766710 .part L_0x7fffe47664a0, 0, 1;
L_0x7fffe4766880 .concat8 [ 1 1 0 0], L_0x7fffe4766640, L_0x7fffe4766970;
L_0x7fffe4766a30 .part L_0x7fffe47664a0, 1, 1;
L_0x7fffe4766cc0 .part L_0x7fffe4766880, 0, 1;
L_0x7fffe4766db0 .part L_0x7fffe4766880, 1, 1;
L_0x7fffe4766fe0 .part L_0x7fffe4766880, 0, 1;
L_0x7fffe4767160 .part L_0x7fffe47664a0, 1, 1;
L_0x7fffe4767410 .part L_0x7fffe4766880, 0, 1;
L_0x7fffe4767500 .part L_0x7fffe47664a0, 1, 1;
L_0x7fffe4767750 .part L_0x7fffe47664a0, 0, 1;
L_0x7fffe4767840 .part L_0x7fffe4766880, 1, 1;
L_0x7fffe47679b0 .concat8 [ 1 1 0 0], L_0x7fffe47672f0, L_0x7fffe47675f0;
L_0x7fffe4767cb0 .part L_0x7fffe47664a0, 0, 1;
L_0x7fffe4767de0 .part L_0x7fffe47664a0, 1, 1;
S_0x7fffe4763ae0 .scope module, "ffd1" "flip_flop" 6 10, 6 28 0, S_0x7fffe4763910;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffe4763d20_0 .net "Clock", 0 0, v0x7fffe473c2a0_0;  alias, 1 drivers
v0x7fffe4763e10_0 .net "D", 0 0, L_0x7fffe4766330;  1 drivers
v0x7fffe4763eb0_0 .var "Q", 0 0;
v0x7fffe4763f80_0 .net "Reset", 0 0, v0x7fffe473c3a0_0;  alias, 1 drivers
E_0x7fffe472d340 .event posedge, v0x7fffe473c2a0_0, v0x7fffe473c3a0_0;
S_0x7fffe47640e0 .scope module, "ffd2" "flip_flop" 6 11, 6 28 0, S_0x7fffe4763910;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffe47642d0_0 .net "Clock", 0 0, v0x7fffe473c2a0_0;  alias, 1 drivers
v0x7fffe47643c0_0 .net "D", 0 0, L_0x7fffe47663d0;  1 drivers
v0x7fffe4764480_0 .var "Q", 0 0;
v0x7fffe4764520_0 .net "Reset", 0 0, v0x7fffe473c3a0_0;  alias, 1 drivers
    .scope S_0x7fffe47437e0;
T_0 ;
    %fork t_1, S_0x7fffe4743960;
    %jmp t_0;
    .scope S_0x7fffe4743960;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe473c2a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe473c2a0_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0x7fffe47437e0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe4763580;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe47637f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe47637f0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7fffe4763270;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe473c3a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe473c3a0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fffe4763ae0;
T_3 ;
    %wait E_0x7fffe472d340;
    %load/vec4 v0x7fffe4763f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe4763eb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe4763e10_0;
    %assign/vec4 v0x7fffe4763eb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe47640e0;
T_4 ;
    %wait E_0x7fffe472d340;
    %load/vec4 v0x7fffe4764520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe4764480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe47643c0_0;
    %assign/vec4 v0x7fffe4764480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe4743660;
T_5 ;
    %delay 150, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffe4743660;
T_6 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x7fffe4766290_0, 0, 513;
    %end;
    .thread T_6;
    .scope S_0x7fffe4743660;
T_7 ;
    %vpi_func 2 20 "$value$plusargs" 32, "VCD_PATH=%s", v0x7fffe4766290_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7fffe47661f0_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", v0x7fffe4766290_0 {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe4743660 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "source/Main.v";
    "source/Clock.v";
    "source/Reset.v";
    "source/Gen_signal.v";
    "source/Mealy.v";
