Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 19c6b9f192ff483f98765bae90ba6e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <encoder_using_case> not found while processing module instance <uut> [D:/ENCO/ENCO.srcs/sim_1/new/Encoder_tb.sv:5]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
