INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab5/lab5.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol EqualD, assumed default net type wire [C:/Users/MONSTER/Desktop/lab5/lab5.srcs/sources_1/new/top.sv:236]
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module newTop
INFO: [VRFC 10-311] analyzing module top_mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab5/lab5.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
