read -sv run_verilog_mid/adder_32b_12_88_451eb2eff4efa8d220f202fe58b73f95.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_88_451eb2eff4efa8d220f202fe58b73f95_yosys.v
