\doxysection{ADC\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFGR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFGR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SMPR}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AWD1\+TR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AWD2\+TR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CHSELR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AWD3\+TR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [4]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [23]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AWD2\+CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AWD3\+CR}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [3]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CALFACT}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter. 

\doxysubsection{Field Documentation}
\label{struct_a_d_c___type_def_ad139fa9e5542db020f0ce814de2c1b1c} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD1TR@{AWD1TR}}
\index{AWD1TR@{AWD1TR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{AWD1TR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AWD1\+TR}

ADC analog watchdog 1 threshold register, Address offset\+: 0x20 \label{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD2CR@{AWD2CR}}
\index{AWD2CR@{AWD2CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{AWD2CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AWD2\+CR}

ADC analog watchdog 2 configuration register, Address offset\+: 0x\+A0 \label{struct_a_d_c___type_def_ad83ed5678d6c82b7e5568ce5cc709dab} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD2TR@{AWD2TR}}
\index{AWD2TR@{AWD2TR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{AWD2TR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AWD2\+TR}

ADC analog watchdog 2 threshold register, Address offset\+: 0x24 \label{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD3CR@{AWD3CR}}
\index{AWD3CR@{AWD3CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{AWD3CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AWD3\+CR}

ADC analog watchdog 3 configuration register, Address offset\+: 0x\+A4 \label{struct_a_d_c___type_def_a44ec8f93c3fb4a0580844b2a55ad0166} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD3TR@{AWD3TR}}
\index{AWD3TR@{AWD3TR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{AWD3TR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AWD3\+TR}

ADC analog watchdog 3 threshold register, Address offset\+: 0x2C \label{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CALFACT@{CALFACT}}
\index{CALFACT@{CALFACT}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{CALFACT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CALFACT}

ADC Calibration factor register, Address offset\+: 0x\+B4 \label{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{CFGR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFGR1}

ADC configuration register 1, Address offset\+: 0x0C \label{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{CFGR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFGR2}

ADC configuration register 2, Address offset\+: 0x10 \label{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHSELR@{CHSELR}}
\index{CHSELR@{CHSELR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{CHSELR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CHSELR}

ADC group regular sequencer register, Address offset\+: 0x28 \label{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

ADC control register, Address offset\+: 0x08 \label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

ADC group regular data register, Address offset\+: 0x40 \label{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

ADC interrupt enable register, Address offset\+: 0x04 \label{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

ADC interrupt and status register, Address offset\+: 0x00 \label{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x18 \label{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x1C \label{struct_a_d_c___type_def_a5a306d53debbd9976b95c1c90aff9b2a} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[4]}

Reserved, 0x30 -\/ 0x3C \label{struct_a_d_c___type_def_ad5cd16d95b750a62beb4a696925cbee4} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[23]}

Reserved, 0x44 -\/ 0x9C \label{struct_a_d_c___type_def_a483243a2e8c2c0cd24ae76385a9eb318} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5[3]}

Reserved, 0x\+A8 -\/ 0x\+B0 \label{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR@{SMPR}}
\index{SMPR@{SMPR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{SMPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SMPR}

ADC sampling time register, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
