// Seed: 3726058913
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_2 (
    output wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9,
    output wand id_10,
    output tri0 id_11,
    output tri1 id_12,
    output wire id_13
);
  logic ["" : ~  1] id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
