module top_module( 
    input a,b,c,
    output w,x,y,z );
    
    wire signal1 = a;
    wire signal2 = b;
    wire signal3 = c;
    
    assign w = signal1;
    assign x = signal2;
    assign y = signal2;
    assign z = signal3;

endmodule
