;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 110
	ADD #127, @0
	ADD #127, @0
	SPL 0, #2
	SUB #-807, <-420
	SLT @0, @2
	SUB @127, 110
	ADD 270, 60
	SUB @127, 110
	ADD 270, 60
	ADD 10, 9
	CMP 17, <-52
	MOV -7, <-20
	ADD 270, 61
	SUB @127, 110
	SUB #-807, <-420
	ADD 10, 9
	JMN @12, #201
	ADD 270, 60
	ADD 270, 60
	CMP 17, <-52
	CMP @121, 103
	SUB @121, 106
	MOV -1, <-20
	SUB @0, @2
	CMP -1, <-20
	SUB 12, @10
	SUB 12, @10
	JMZ <121, 106
	MOV -1, <-20
	SUB @121, 103
	ADD 270, 60
	ADD 10, 9
	JMZ <121, 106
	SUB @0, @2
	SUB @0, @2
	MOV 270, 60
	JMZ <121, 106
	MOV -1, <-20
	ADD 270, 60
	CMP 17, <-52
	CMP -7, <-420
	SPL 0, #2
	ADD #127, @0
	DJN -1, @-20
	SPL 0, #2
