import os
from stc0 import *

stc0 = stc0()
stc0.genVerilogAddrMap(sys.argv[1])
