INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jasmi/ECE327 project 3/ECE327 project 3.srcs/sources_1/new/sorting_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jasmi/ECE327 project 3/ECE327 project 3.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-1581] illegal format specifier p for monitor [C:/Users/jasmi/ECE327 project 3/ECE327 project 3.srcs/sources_1/new/top_module.v:61]
