V3 20
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" 2023/05/28.20:04:14 J.36
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" 2023/05/29.19:43:54 J.36
EN work/ACNT 1685369644 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/ACNT/RTL 1685369645 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" \
      EN work/ACNT 1685369644 CP JKFF
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" 2023/05/28.20:04:14 J.36
EN work/Johnson_counter 1685330382 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/Johnson_counter/Behavioral 1685330383 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" \
      EN work/Johnson_counter 1685330382
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" 2023/05/28.20:04:14 J.36
EN work/PULSE_COUNTER 1685330422 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/PULSE_COUNTER/RTL 1685330423 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" \
      EN work/PULSE_COUNTER 1685330422
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" 2023/05/28.20:04:14 J.36
EN work/Ring_counter 1685330433 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/Ring_counter/Behavioral 1685330434 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" \
      EN work/Ring_counter 1685330433
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" 2023/05/28.20:04:14 J.36
EN work/updown_counter 1685330467 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/updown_counter/Behavioral 1685330468 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" \
      EN work/updown_counter 1685330467
FL "D:/git repositories/vlsi-system-design/lab/lab 5 - flipflop/flipflop_ise/JKFF.vhd" 2023/05/28.20:04:14 J.36
EN work/JKFF 1685369642 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 5 - flipflop/flipflop_ise/JKFF.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/JKFF/RTL 1685369643 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 5 - flipflop/flipflop_ise/JKFF.vhd" \
      EN work/JKFF 1685369642
