// TODO. Take the input/output stuff from the generated verilog and sort the lines