0.6
2018.3
Dec  7 2018
00:33:28
D:/VivadoProject/project_9/project_9.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/project_9/project_9.srcs/sim_1/new/test_ram_b.v,1745292830,verilog,,,,MIPS_tb,,,,,,,,
D:/VivadoProject/project_9/project_9.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1745292470,verilog,,D:/VivadoProject/project_9/project_9.srcs/sources_1/new/MIPS.v,,RAM_B,,,,,,,,
D:/VivadoProject/project_9/project_9.srcs/sources_1/new/MIPS.v,1745291752,verilog,,D:/VivadoProject/project_9/project_9.srcs/sim_1/new/test_ram_b.v,,MIPS,,,,,,,,
