m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time47/sim
vhex_7seg_decoder
Z0 !s110 1693821856
!i10b 1
!s100 93A^c^6U6_m83FiCABPQ22
!s11b b3T5K:^]zz?k4To4:jzQC2
I8g]_m8XgQTElWhLjIL3j:0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/sim
Z3 w1693821779
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v
L0 3
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693821856.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_hex_7seg_decoder
R0
!i10b 1
!s100 =M_i4ZIijEOK_fb[ZfIKi0
!s11b Rhh7;D?f]lQaaObkj^k:n3
IS]zgNV^DCn8A4@QX:faVJ3
R1
R2
R3
R4
R5
L0 47
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v|
R8
!i113 1
R9
R10
