<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: CC26xx/CC13xx common</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:26 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__cc26xx__cc13xx.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#files">Files</a>  </div>
  <div class="headertitle"><div class="title">CC26xx/CC13xx common<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Common code for TI cc26xx/cc13xx family  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Common code for TI cc26xx/cc13xx family </p>
<p>This module contains code common to all cc26xx/cc13xx cpus supported by RIOT: <a class="el" href="group__cpu__cc26x0__cc13x0.html">TI CC26x0/CC13x0</a>, <a class="el" href="group__cpu__cc26x2__cc13x2.html">TI CC26x2, CC13x2</a></p>
<h1><a class="anchor" id="cc26xx_cc13xx_riot"></a>
RIOT-OS on CC26xx/CC13xx boards</h1>
<h1><a class="anchor" id="autotoc_md23"></a>
Overview</h1>
<p>The CC26xx/C13xx is a family of micro controllers fabricated by Texas Instruments for low-power communications, using protocols such as BLE, IEEE 802.15.4g-2012, and proprietary radio protocols.</p>
<p>These family of MCUs is divided in two generations, the cc26x0/cc13x0, and the cc26x2/cc13x2 family. The difference is that the later provides more ROM and RAM and improvements on various peripherals.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">MCU family   </th><th class="markdownTableHeadLeft">RAM   </th><th class="markdownTableHeadLeft">Flash    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">CC26x0/CC13x0   </td><td class="markdownTableBodyLeft">20 K   </td><td class="markdownTableBodyLeft">128 K    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">CC26x2/CC13x2   </td><td class="markdownTableBodyLeft">80 K   </td><td class="markdownTableBodyLeft">352 K   </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>The actual flash size is the flash size minus 88 bytes, these 88 bytes are reserved for the CCFG, see also Flashing the CCFG.</dd></dl>
<h1><a class="anchor" id="autotoc_md24"></a>
Flashing the CCFG</h1>
<dl class="section warning"><dt>Warning</dt><dd>Setting an incorrect CCFG configuration may lock out yourself out of the device.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Blank chips from Texas Instruments come without a CCFG flashed, so any firmware flashed won't boot until the configuration is flashed. As this might be the case for custom boards remember flashing it.</dd></dl>
<p>RIOT provides built-in support to flash the Customer Configuration on the CC26xx/CC13xx MCUs. It can be done through Kconfig using <code>make menuconfig</code>.</p>
<p>For example:</p>
<div class="fragment"><div class="line">make -C examples/hello-world menuconfig BOARD=cc1350-launchpad</div>
</div><!-- fragment --><p>It will open the Kconfig terminal configuration utility, you may see the <code>Update CCFG</code> option, selecting it will include the default configuration that Texas Instruments provides from their own SDK. You may change any further options available through Kconfig.</p>
<p>Once configuration is saved you may compile a new binary and flash it onto the device.</p>
<p>For example:</p>
<div class="fragment"><div class="line">make -C examples/hello-world flash BOARD=cc1350-launchpad</div>
</div><!-- fragment --><dl class="section note"><dt>Note</dt><dd>Once flashed, there's no need to flash it again, unless the configuration needs to be changed.</dd></dl>
<h1><a class="anchor" id="autotoc_md25"></a>
Debugging</h1>
<p>Development kits from Texas Instruments come with an XDS110 on-board debug probe that provides programming, flashing and debugging capabilities.</p>
<p>It can either use proprietary Texas Instruments tools for programming, or OpenOCD.</p>
<h3><a class="anchor" id="autotoc_md26"></a>
Using Upstream OpenOCD</h3>
<p>OpenOCD is the default programmer and debugger. Hence, flashing can be done by navigating to the application directory and running:</p>
<div class="fragment"><div class="line">make flash BOARD=&lt;CC26xx-or-CC13xx-based-board&gt;</div>
</div><!-- fragment --><dl class="section warning"><dt>Warning</dt><dd>A reliable and robust sequence to reset the CC26xx / CC13xx from upstream OpenOCD is not yet implemented. As a result, OpenOCD will halt the MCU for flashing without reset. This may result in IRQ handlers being already set up and responding to IRQs that trigger while flashing. Hence, flashing is likely not 100% reliable.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>By default the XDS110 debug adapter is used, which is the debugger TI integrates into is developments boards. This can be overwritten by setting <code>OPENOCD_DEBUG_ADAPTER</code> to a different debugger.</dd></dl>
<h3><a class="anchor" id="autotoc_md27"></a>
Using TI's OpenOCD Fork</h3>
<p>TI maintains an outdated fork of OpenOCD that contains patches and special handling that have not upstreamed yet. It can be build using:</p>
<div class="fragment"><div class="line"><span class="preprocessor"># Clone into the openocd-ti folder</span></div>
<div class="line">git clone https:<span class="comment">//git.ti.com/cgit/sdo-emu/openocd openocd-ti</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor"># Change directory to the openocd source code</span></div>
<div class="line">cd openocd-ti/openocd</div>
<div class="line"> </div>
<div class="line"><span class="preprocessor"># Configure, build, install</span></div>
<div class="line">./configure</div>
<div class="line">make</div>
<div class="line">sudo make install</div>
</div><!-- fragment --><dl class="section warning"><dt>Warning</dt><dd>Sometimes OpenOCD may stop working when the firmware on the XDS110 is updated (when using Uniflash, happens without user intervention). With that in mind, it's encouraged to either enable the ROM bootloader backdoor to enable serial programming or the installation of TI Uniflash as a fallback. See Using Uniflash</dd></dl>
<dl class="section note"><dt>Note</dt><dd>With &lsquo;OPENOCD_CMD_RESET_HALT="-c 'reset halt&amp;rsquo;"` the default reset sequence can be restored. This may work with TI's OpenOCD fork.</dd></dl>
<p>Otherwise, usage is identical with the upstream version of OpenOCD.</p>
<h3><a class="anchor" id="autotoc_md28"></a>
using J-Link</h3>
<p>By passing (or exporting) <code>PROGRAMMER=jlink</code> J-Link can be used to flash the board. This requires a J-Link compatible programmer / debugger. Since the XDS110 that TI's development boards use is not compatible, an external programmer has to be used. The upside is that flashing appears to be reliable with that.</p>
<h3><a class="anchor" id="autotoc_md29"></a>
Using Uniflash</h3>
<p>The TI's Code Composer Studio provides the necessary tools to use the debug features of the XDS110; Uniflash provides flashing tools. Both programs can be found here:</p>
<ul>
<li><a href="http://www.ti.com/tool/CCSTUDIO">Code Composer Studio (CCS) Integrated Development Environment (IDE)</a>.</li>
<li><a href="http://www.ti.com/tool/UNIFLASH">Uniflash Standalone Flash Tool for TI Microcontrollers (MCU), Sitara Processors &amp; SimpleLink devices</a>.</li>
</ul>
<p>Before using the XDS110 with the latest CCS/Uniflash versions the firmware for it needs to be updated. Texas Instruments has a guide to correctly update it <a href="http://software-dl.ti.com/ccs/esd/documents/xdsdebugprobes/emu_xds110.html#updating-the-xds110-firmware">here</a>.</p>
<h4><a class="anchor" id="autotoc_md30"></a>
Setting up the environment</h4>
<p>In order to make use of the programming and debugging capabilities of the XDS110 some environment variable needs to be set:</p>
<div class="fragment"><div class="line"><span class="keyword">export</span> CCS_PATH=&lt;path to ti install folder&gt;/ti/ccs930</div>
<div class="line"><span class="keyword">export</span> UNIFLASH_PATH&lt;path to ti install folder&gt;/ti/uniflash_5.2.0</div>
</div><!-- fragment --><p>That assumes you have CCS 9.3.0 (for the path name) and Uniflash 5.2.0, adjust accordingly.</p>
<p>After that you can flash using the RIOT <code>make flash</code> command on your application or to debug you first start the debug server:</p>
<div class="fragment"><div class="line">make debug-server</div>
</div><!-- fragment --><p>And then on another terminal you can run:</p>
<div class="fragment"><div class="line">make debug</div>
</div><!-- fragment --><p>It will open GDB and connect to the debug server automatically.</p>
<dl class="section note"><dt>Note</dt><dd>By default LaunchPad boards on RIOT use uniflash as the default programmer, if it's not the case for an external board, you can always use uniflash by setting this environment variable <code>PROGRAMMER=uniflash</code> to change the default programmer. </dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26xx__cc13xx__power_8h.html">cc26xx_cc13xx_power.h</a></td></tr>
<tr class="memdesc:cc26xx__cc13xx__power_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC26xx/CC13xx Power management. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__conf__cc26xx__cc13xx_8h.html">cpu_conf_cc26xx_cc13xx.h</a></td></tr>
<tr class="memdesc:cpu__conf__cc26xx__cc13xx_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation specific CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc26xx__cc13xx_2include_2periph__cpu__common_8h.html">periph_cpu_common.h</a></td></tr>
<tr class="memdesc:cc26xx__cc13xx_2include_2periph__cpu__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675" id="r_ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration.  <br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39" id="r_gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a>&#160;&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a43a4ccf25be34e0742d054c093d83402">IRQN_COUNT</a></td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45" id="r_gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e34a6874eb0adaa73326f9775353236" id="r_ga7e34a6874eb0adaa73326f9775353236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e34a6874eb0adaa73326f9775353236">CONFIG_CC26XX_CC13XX_UPDATE_CCFG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7e34a6874eb0adaa73326f9775353236"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC26xx/CC13xx specific CPU configuration.  <br /></td></tr>
<tr class="separator:ga7e34a6874eb0adaa73326f9775353236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d43d139ab1dda8cb8ebbc06a2e74f2" id="r_gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab7d43d139ab1dda8cb8ebbc06a2e74f2">CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force VDDR high setting, enables higher output power but also higher power consumption.  <br /></td></tr>
<tr class="separator:gab7d43d139ab1dda8cb8ebbc06a2e74f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6571b7e803f6692ec7994a5da83f9b6c" id="r_ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6571b7e803f6692ec7994a5da83f9b6c">CONFIG_CC26XX_CC13XX_GPRAM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPRAM and use 8K VIMS RAM as GPRAM (instead of cache).  <br /></td></tr>
<tr class="separator:ga6571b7e803f6692ec7994a5da83f9b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa001ffe54e8788786ea0b8df7ae2199e" id="r_gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa001ffe54e8788786ea0b8df7ae2199e">CONFIG_CC26XX_CC13XX_BL_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This configures the level need to enter the bootloader backdoor at boot time.  <br /></td></tr>
<tr class="separator:gaa001ffe54e8788786ea0b8df7ae2199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e08a33f13109663cd742eeaf278153" id="r_ga76e08a33f13109663cd742eeaf278153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga76e08a33f13109663cd742eeaf278153">CONFIG_CC26XX_CC13XX_BL_PIN</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga76e08a33f13109663cd742eeaf278153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO (pin) number used to enter the bootloader backdoor at boot time.  <br /></td></tr>
<tr class="separator:ga76e08a33f13109663cd742eeaf278153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaebf5326180f20c91b249cc07064e48" id="r_gadaebf5326180f20c91b249cc07064e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadaebf5326180f20c91b249cc07064e48">SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gadaebf5326180f20c91b249cc07064e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM.  <br /></td></tr>
<tr class="separator:gadaebf5326180f20c91b249cc07064e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710511672f5bb02e18a43825103676ef" id="r_ga710511672f5bb02e18a43825103676ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga710511672f5bb02e18a43825103676ef">NUM_HEAPS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga710511672f5bb02e18a43825103676ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b9a67bd2cd6a81b5ce37e9d38fb499" id="r_gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2b9a67bd2cd6a81b5ce37e9d38fb499">SET_EXT_LF_CLK_DIO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Customer Configuration (CCFG)  <br /></td></tr>
<tr class="separator:gac2b9a67bd2cd6a81b5ce37e9d38fb499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314ce9feca91abc4b186004db725805e" id="r_ga314ce9feca91abc4b186004db725805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga314ce9feca91abc4b186004db725805e">SET_EXT_LF_CLK_RTC_INCREMENT</a>&#160;&#160;&#160;0x800000</td></tr>
<tr class="memdesc:ga314ce9feca91abc4b186004db725805e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The input frequency of the external clock and is written to <code>AON_RTC:SUBSECINC.VALUEINC</code>.  <br /></td></tr>
<tr class="separator:ga314ce9feca91abc4b186004db725805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7d142d67f265afa8ffce868672afa7" id="r_ga8c7d142d67f265afa8ffce868672afa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8c7d142d67f265afa8ffce868672afa7">SET_MODE_CONF_1_TCXO_TYPE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga8c7d142d67f265afa8ffce868672afa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TCXO type.  <br /></td></tr>
<tr class="separator:ga8c7d142d67f265afa8ffce868672afa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e923bdbe8faefe6dbd185a473740dc" id="r_ga06e923bdbe8faefe6dbd185a473740dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga06e923bdbe8faefe6dbd185a473740dc">SET_MODE_CONF_1_TCXO_MAX_START</a>&#160;&#160;&#160;0x7F</td></tr>
<tr class="memdesc:ga06e923bdbe8faefe6dbd185a473740dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum TCXO startup time in units of 100us.  <br /></td></tr>
<tr class="separator:ga06e923bdbe8faefe6dbd185a473740dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f7149f0ada3ee650a06557fc415828" id="r_ga88f7149f0ada3ee650a06557fc415828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga88f7149f0ada3ee650a06557fc415828">SET_MODE_CONF_1_ALT_DCDC_VMIN</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga88f7149f0ada3ee650a06557fc415828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga88f7149f0ada3ee650a06557fc415828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc846063e25230eac6b16caec19695d" id="r_ga6dc846063e25230eac6b16caec19695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6dc846063e25230eac6b16caec19695d">SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga6dc846063e25230eac6b16caec19695d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DC/DC dithering if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga6dc846063e25230eac6b16caec19695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633811ddd1a29e626b9d75e60d144011" id="r_ga633811ddd1a29e626b9d75e60d144011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga633811ddd1a29e626b9d75e60d144011">SET_MODE_CONF_1_DELTA_IBIAS_INIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga633811ddd1a29e626b9d75e60d144011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inductor peak current if alternate DC/DC setting is enabled.  <br /></td></tr>
<tr class="separator:ga633811ddd1a29e626b9d75e60d144011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7d732d91f78a822a1d801fe19e2730" id="r_ga5f7d732d91f78a822a1d801fe19e2730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f7d732d91f78a822a1d801fe19e2730">SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga5f7d732d91f78a822a1d801fe19e2730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value for IBIAS_OFFSET.  <br /></td></tr>
<tr class="separator:ga5f7d732d91f78a822a1d801fe19e2730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873aab8732a900bb9fda65469b585b2" id="r_gaf873aab8732a900bb9fda65469b585b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf873aab8732a900bb9fda65469b585b2">SET_MODE_CONF_1_XOSC_MAX_START</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf873aab8732a900bb9fda65469b585b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC startup time (worst case) in units of 100us.  <br /></td></tr>
<tr class="separator:gaf873aab8732a900bb9fda65469b585b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4148f5de13c32e388055a24221c2c324" id="r_ga4148f5de13c32e388055a24221c2c324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4148f5de13c32e388055a24221c2c324">SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG</a>&#160;&#160;&#160;0x0058</td></tr>
<tr class="memdesc:ga4148f5de13c32e388055a24221c2c324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of the CCFG in bytes.  <br /></td></tr>
<tr class="separator:ga4148f5de13c32e388055a24221c2c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c8f11733ea17f652e7c6e76fc51ec7" id="r_gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6c8f11733ea17f652e7c6e76fc51ec7">SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</a></td></tr>
<tr class="memdesc:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved by Texas Instruments for future use.  <br /></td></tr>
<tr class="separator:gab6c8f11733ea17f652e7c6e76fc51ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a8b9b6102dca332200e82402800f5a" id="r_gab1a8b9b6102dca332200e82402800f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1a8b9b6102dca332200e82402800f5a">SET_SIZE_AND_DIS_FLAGS_DIS_TCXO</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab1a8b9b6102dca332200e82402800f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TCXO.  <br /></td></tr>
<tr class="separator:gab1a8b9b6102dca332200e82402800f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608217082c5cd679be2f88f68d8ef744" id="r_ga608217082c5cd679be2f88f68d8ef744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga608217082c5cd679be2f88f68d8ef744">SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga608217082c5cd679be2f88f68d8ef744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM).  <br /></td></tr>
<tr class="separator:ga608217082c5cd679be2f88f68d8ef744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c40db542c7996dd468f92a6b2ca1245" id="r_ga9c40db542c7996dd468f92a6b2ca1245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c40db542c7996dd468f92a6b2ca1245">SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga9c40db542c7996dd468f92a6b2ca1245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable XOSC override functionality.  <br /></td></tr>
<tr class="separator:ga9c40db542c7996dd468f92a6b2ca1245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f390271c4cef97e2873f875fed86f" id="r_ga7c7f390271c4cef97e2873f875fed86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c7f390271c4cef97e2873f875fed86f">SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:ga7c7f390271c4cef97e2873f875fed86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed delta value to apply to the VDDR_TRIM_SLEEP target, minus one.  <br /></td></tr>
<tr class="separator:ga7c7f390271c4cef97e2873f875fed86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954d6a5e557c63ff92a60d5ad81207f2" id="r_ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga954d6a5e557c63ff92a60d5ad81207f2">SET_MODE_CONF_DCDC_RECHARGE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC during recharge in powerdown.  <br /></td></tr>
<tr class="separator:ga954d6a5e557c63ff92a60d5ad81207f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006cc6f273485e3ca859110af50822e5" id="r_ga006cc6f273485e3ca859110af50822e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga006cc6f273485e3ca859110af50822e5">SET_MODE_CONF_DCDC_ACTIVE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga006cc6f273485e3ca859110af50822e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DC/DC in active mode.  <br /></td></tr>
<tr class="separator:ga006cc6f273485e3ca859110af50822e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d0c70555492d2c4d022edc636b16d6" id="r_ga51d0c70555492d2c4d022edc636b16d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga51d0c70555492d2c4d022edc636b16d6">SET_MODE_CONF_VDDR_EXT_LOAD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga51d0c70555492d2c4d022edc636b16d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use byte TI.  <br /></td></tr>
<tr class="separator:ga51d0c70555492d2c4d022edc636b16d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a5bdc03366b02d251b529d135a7115" id="r_gac1a5bdc03366b02d251b529d135a7115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac1a5bdc03366b02d251b529d135a7115">SET_MODE_CONF_VDDS_BOD_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gac1a5bdc03366b02d251b529d135a7115"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDS BOD level.  <br /></td></tr>
<tr class="separator:gac1a5bdc03366b02d251b529d135a7115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d0ea74fb14706282dc602856e52346" id="r_gaa9d0ea74fb14706282dc602856e52346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9d0ea74fb14706282dc602856e52346">SET_MODE_CONF_SCLK_LF_OPTION</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaa9d0ea74fb14706282dc602856e52346"><td class="mdescLeft">&#160;</td><td class="mdescRight">LF clock option.  <br /></td></tr>
<tr class="separator:gaa9d0ea74fb14706282dc602856e52346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79159d704e740e82b00c390097d2c806" id="r_ga79159d704e740e82b00c390097d2c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga79159d704e740e82b00c390097d2c806">SET_MODE_CONF_VDDR_TRIM_SLEEP_TC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga79159d704e740e82b00c390097d2c806"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDR_TRIM_SLEEP_DELTA temperature compensation.  <br /></td></tr>
<tr class="separator:ga79159d704e740e82b00c390097d2c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e17d1adf3b0be3c44a9ed3d3de5d8c" id="r_gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab4e17d1adf3b0be3c44a9ed3d3de5d8c">SET_MODE_CONF_RTC_COMP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI.  <br /></td></tr>
<tr class="separator:gab4e17d1adf3b0be3c44a9ed3d3de5d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14747e2856e443e8eb4287f5d7a32ad7" id="r_ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga14747e2856e443e8eb4287f5d7a32ad7">SET_MODE_CONF_XOSC_CAP_MOD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">External crystal frequency.  <br /></td></tr>
<tr class="separator:ga14747e2856e443e8eb4287f5d7a32ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e54c5f4027f4aecfccd133cf16c7b06" id="r_ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e54c5f4027f4aecfccd133cf16c7b06">SET_MODE_CONF_HF_COMP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use by TI.  <br /></td></tr>
<tr class="separator:ga0e54c5f4027f4aecfccd133cf16c7b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1c312f3048268ab979f8f66030ad14" id="r_ga4a1c312f3048268ab979f8f66030ad14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4a1c312f3048268ab979f8f66030ad14">SET_MODE_CONF_XOSC_CAPARRAY_DELTA</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga4a1c312f3048268ab979f8f66030ad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modifies trimmed XOSC cap-array step value.  <br /></td></tr>
<tr class="separator:ga4a1c312f3048268ab979f8f66030ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace701bd258f679b6603d1cb6f49f3013" id="r_gace701bd258f679b6603d1cb6f49f3013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gace701bd258f679b6603d1cb6f49f3013">SET_MODE_CONF_VDDR_CAP</a>&#160;&#160;&#160;0x3A</td></tr>
<tr class="memdesc:gace701bd258f679b6603d1cb6f49f3013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF.  <br /></td></tr>
<tr class="separator:gace701bd258f679b6603d1cb6f49f3013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851d4d49bdf16ed961e129ef6a2350a5" id="r_ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga851d4d49bdf16ed961e129ef6a2350a5">SET_BL_CONFIG_BOOTLOADER_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bootloader enable.  <br /></td></tr>
<tr class="separator:ga851d4d49bdf16ed961e129ef6a2350a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038f777293137032ab039c4788359d6a" id="r_ga038f777293137032ab039c4788359d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga038f777293137032ab039c4788359d6a">SET_BL_CONFIG_BL_LEVEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga038f777293137032ab039c4788359d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field.  <br /></td></tr>
<tr class="separator:ga038f777293137032ab039c4788359d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b95d8c73b2eb3dc1f8192153a3cd9d8" id="r_ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b95d8c73b2eb3dc1f8192153a3cd9d8">SET_BL_CONFIG_BL_PIN_NUMBER</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DIO number that is level checked if the boot loader backdoor is enabled by the <a class="el" href="#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a> setting.  <br /></td></tr>
<tr class="separator:ga1b95d8c73b2eb3dc1f8192153a3cd9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9289a4c0cd2e785701633e209016ca60" id="r_ga9289a4c0cd2e785701633e209016ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga9289a4c0cd2e785701633e209016ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the boot loader backdoor.  <br /></td></tr>
<tr class="separator:ga9289a4c0cd2e785701633e209016ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9889b7778222ed5b6af3cff36d02e2c" id="r_gab9889b7778222ed5b6af3cff36d02e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9889b7778222ed5b6af3cff36d02e2c">SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:gab9889b7778222ed5b6af3cff36d02e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU DAP.  <br /></td></tr>
<tr class="separator:gab9889b7778222ed5b6af3cff36d02e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27856d5738eac5a3855b99b1d8d22a90" id="r_ga27856d5738eac5a3855b99b1d8d22a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga27856d5738eac5a3855b99b1d8d22a90">SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE</a>&#160;&#160;&#160;0xC5</td></tr>
<tr class="memdesc:ga27856d5738eac5a3855b99b1d8d22a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWRPROF TAP (PRCM on x0 CPUs).  <br /></td></tr>
<tr class="separator:ga27856d5738eac5a3855b99b1d8d22a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca25816936b7d5cf6319e3b1d05f10" id="r_ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3cca25816936b7d5cf6319e3b1d05f10">SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Test TAP.  <br /></td></tr>
<tr class="separator:ga3cca25816936b7d5cf6319e3b1d05f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa001ffe54e8788786ea0b8df7ae2199e" name="gaa001ffe54e8788786ea0b8df7ae2199e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa001ffe54e8788786ea0b8df7ae2199e">&#9670;&#160;</a></span>CONFIG_CC26XX_CC13XX_BL_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_BL_LEVEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This configures the level need to enter the bootloader backdoor at boot time. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00100">100</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga76e08a33f13109663cd742eeaf278153" name="ga76e08a33f13109663cd742eeaf278153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76e08a33f13109663cd742eeaf278153">&#9670;&#160;</a></span>CONFIG_CC26XX_CC13XX_BL_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_BL_PIN&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DIO (pin) number used to enter the bootloader backdoor at boot time. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00108">108</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab7d43d139ab1dda8cb8ebbc06a2e74f2" name="gab7d43d139ab1dda8cb8ebbc06a2e74f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7d43d139ab1dda8cb8ebbc06a2e74f2">&#9670;&#160;</a></span>CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force VDDR high setting, enables higher output power but also higher power consumption. </p>
<p>This is also called "boost mode". </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00074">74</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga6571b7e803f6692ec7994a5da83f9b6c" name="ga6571b7e803f6692ec7994a5da83f9b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6571b7e803f6692ec7994a5da83f9b6c">&#9670;&#160;</a></span>CONFIG_CC26XX_CC13XX_GPRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_GPRAM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable GPRAM and use 8K VIMS RAM as GPRAM (instead of cache). </p>
<dl class="section note"><dt>Note</dt><dd>Enabling GPRAM disables CACHE and will reduce CPU execution speed (up to 60%). </dd>
<dd>
GPRAM is 8KB in size and located at 0x11000000-0x11001FFF if enabled. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00086">86</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga7e34a6874eb0adaa73326f9775353236" name="ga7e34a6874eb0adaa73326f9775353236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e34a6874eb0adaa73326f9775353236">&#9670;&#160;</a></span>CONFIG_CC26XX_CC13XX_UPDATE_CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CC26XX_CC13XX_UPDATE_CCFG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CC26xx/CC13xx specific CPU configuration. </p>
<p>This includes the CCFG configuration in the binary for flashing onto the micro-controller. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00064">64</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga811633719ff60ee247e64b333d4b8675" name="ga811633719ff60ee247e64b333d4b8675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811633719ff60ee247e64b333d4b8675">&#9670;&#160;</a></span>CPU_DEFAULT_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_DEFAULT_IRQ_PRIO&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM Cortex-M specific CPU configuration. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00050">50</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gad33eb792f7cf98b55b73fea8239c5f45" name="gad33eb792f7cf98b55b73fea8239c5f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33eb792f7cf98b55b73fea8239c5f45">&#9670;&#160;</a></span>CPU_FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_FLASH_BASE&#160;&#160;&#160;<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00052">52</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaf6c13d219504576c5c69399033b0ae39" name="gaf6c13d219504576c5c69399033b0ae39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c13d219504576c5c69399033b0ae39">&#9670;&#160;</a></span>CPU_IRQ_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_IRQ_NUMOF&#160;&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a43a4ccf25be34e0742d054c093d83402">IRQN_COUNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00051">51</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga710511672f5bb02e18a43825103676ef" name="ga710511672f5bb02e18a43825103676ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710511672f5bb02e18a43825103676ef">&#9670;&#160;</a></span>NUM_HEAPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_HEAPS&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00143">143</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga9289a4c0cd2e785701633e209016ca60" name="ga9289a4c0cd2e785701633e209016ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9289a4c0cd2e785701633e209016ca60">&#9670;&#160;</a></span>SET_BL_CONFIG_BL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BL_ENABLE&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the boot loader backdoor. </p>
<p>C5h = Boot loader backdoor is enabled. Any other value = Boot loader backdoor is disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00502">502</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga038f777293137032ab039c4788359d6a" name="ga038f777293137032ab039c4788359d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038f777293137032ab039c4788359d6a">&#9670;&#160;</a></span>SET_BL_CONFIG_BL_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BL_LEVEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field. </p>
<p>0h = Active low. 1h = Active high. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00485">485</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga1b95d8c73b2eb3dc1f8192153a3cd9d8" name="ga1b95d8c73b2eb3dc1f8192153a3cd9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b95d8c73b2eb3dc1f8192153a3cd9d8">&#9670;&#160;</a></span>SET_BL_CONFIG_BL_PIN_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BL_PIN_NUMBER&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DIO number that is level checked if the boot loader backdoor is enabled by the <a class="el" href="#ga9289a4c0cd2e785701633e209016ca60">SET_BL_CONFIG_BL_ENABLE</a> setting. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00493">493</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga851d4d49bdf16ed961e129ef6a2350a5" name="ga851d4d49bdf16ed961e129ef6a2350a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851d4d49bdf16ed961e129ef6a2350a5">&#9670;&#160;</a></span>SET_BL_CONFIG_BOOTLOADER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_BL_CONFIG_BOOTLOADER_ENABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bootloader enable. </p>
<p>Boot loader can be accessed if IMAGE_VALID_CONF.IMAGE_VALID is non-zero or BL_ENABLE is enabled (and conditions for boot loader backdoor are met).</p>
<p>C5h = Boot loader is enabled. Any other value = Boot loader is disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00475">475</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab9889b7778222ed5b6af3cff36d02e2c" name="gab9889b7778222ed5b6af3cff36d02e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9889b7778222ed5b6af3cff36d02e2c">&#9670;&#160;</a></span>SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE&#160;&#160;&#160;0xC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable CPU DAP. </p>
<p>C5h = Main CPU DAP access is enabled. Any other value = Main CPU DAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00511">511</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga27856d5738eac5a3855b99b1d8d22a90" name="ga27856d5738eac5a3855b99b1d8d22a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27856d5738eac5a3855b99b1d8d22a90">&#9670;&#160;</a></span>SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE&#160;&#160;&#160;0xC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PWRPROF TAP (PRCM on x0 CPUs). </p>
<p>C5h = PWRPROF TAP access is enabled. Any other value = PWRPROF TAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00520">520</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga3cca25816936b7d5cf6319e3b1d05f10" name="ga3cca25816936b7d5cf6319e3b1d05f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cca25816936b7d5cf6319e3b1d05f10">&#9670;&#160;</a></span>SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Test TAP. </p>
<p>C5h = TEST TAP access is enabled. Any other value = TEST TAP access will remain disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00529">529</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gac2b9a67bd2cd6a81b5ce37e9d38fb499" name="gac2b9a67bd2cd6a81b5ce37e9d38fb499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b9a67bd2cd6a81b5ce37e9d38fb499">&#9670;&#160;</a></span>SET_EXT_LF_CLK_DIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_EXT_LF_CLK_DIO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Customer Configuration (CCFG) </p>
<p>Selects the DIO to supply external 32kHz clock as SCLK_LF when <a class="el" href="#gaa9d0ea74fb14706282dc602856e52346">SET_MODE_CONF_SCLK_LF_OPTION</a> is set to "external LF". The </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00156">156</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga314ce9feca91abc4b186004db725805e" name="ga314ce9feca91abc4b186004db725805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314ce9feca91abc4b186004db725805e">&#9670;&#160;</a></span>SET_EXT_LF_CLK_RTC_INCREMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_EXT_LF_CLK_RTC_INCREMENT&#160;&#160;&#160;0x800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The input frequency of the external clock and is written to <code>AON_RTC:SUBSECINC.VALUEINC</code>. </p>
<p>Defined as follows:</p>
<p><code>EXT_LF_CLK.RTC_INCREMENT = 2^38/InputClockFrequency in Hertz</code></p>
<p>For example:</p>
<p><code>RTC_INCREMENT=0x800000</code> for <code>InputClockFrequency=32768 Hz</code> </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00172">172</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga6dc846063e25230eac6b16caec19695d" name="ga6dc846063e25230eac6b16caec19695d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc846063e25230eac6b16caec19695d">&#9670;&#160;</a></span>SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_ALT_DCDC_DITHER_EN&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DC/DC dithering if alternate DC/DC setting is enabled. </p>
<p>0h = Dither disable 1h = Dither enable </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00231">231</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga88f7149f0ada3ee650a06557fc415828" name="ga88f7149f0ada3ee650a06557fc415828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f7149f0ada3ee650a06557fc415828">&#9670;&#160;</a></span>SET_MODE_CONF_1_ALT_DCDC_VMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_ALT_DCDC_VMIN&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled. </p>
<p>The VMIN voltage is defnied as follows:</p>
<p><code>Voltage = (28 + ALT_DCDC_VMIN) / 16</code></p>
<p>For example:</p>
<p>0 = 1.75 V 1 = 1.8125 V ... 8 = 2.25 V ... 14 = 2.625 V 15 = 2.6875 V </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00222">222</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga633811ddd1a29e626b9d75e60d144011" name="ga633811ddd1a29e626b9d75e60d144011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga633811ddd1a29e626b9d75e60d144011">&#9670;&#160;</a></span>SET_MODE_CONF_1_DELTA_IBIAS_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_DELTA_IBIAS_INIT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inductor peak current if alternate DC/DC setting is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>Assuming 10uH external inductor!</dd>
<dd>
Values changes between x2 and x0 CPUs.</dd></dl>
<p>Signed delta value for IBIAS_INIT. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00249">249</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga5f7d732d91f78a822a1d801fe19e2730" name="ga5f7d732d91f78a822a1d801fe19e2730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7d732d91f78a822a1d801fe19e2730">&#9670;&#160;</a></span>SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_DELTA_IBIAS_OFFSET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signed delta value for IBIAS_OFFSET. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00256">256</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga06e923bdbe8faefe6dbd185a473740dc" name="ga06e923bdbe8faefe6dbd185a473740dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e923bdbe8faefe6dbd185a473740dc">&#9670;&#160;</a></span>SET_MODE_CONF_1_TCXO_MAX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_TCXO_MAX_START&#160;&#160;&#160;0x7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum TCXO startup time in units of 100us. </p>
<dl class="section note"><dt>Note</dt><dd>x2 CPUs only.</dd>
<dd>
Value is only valid if <a class="el" href="group__cpu__cc26x0__cc13x0.html#gab9a86c9cd4512770b89f32254503a451">SET_MODE_CONF_XOSC_FREQ</a> is equal to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00198">198</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga8c7d142d67f265afa8ffce868672afa7" name="ga8c7d142d67f265afa8ffce868672afa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c7d142d67f265afa8ffce868672afa7">&#9670;&#160;</a></span>SET_MODE_CONF_1_TCXO_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_TCXO_TYPE&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the TCXO type. </p>
<p>0h = CMOS type. Internal common-mode bias will not be enabled. 1h = Clipped-sine type. Internal common-mode bias will be enabled when TCXO is used.</p>
<dl class="section note"><dt>Note</dt><dd>x2 CPUs only.</dd>
<dd>
Value is only valid if <a class="el" href="group__cpu__cc26x0__cc13x0.html#gab9a86c9cd4512770b89f32254503a451">SET_MODE_CONF_XOSC_FREQ</a> is equal to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00187">187</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaf873aab8732a900bb9fda65469b585b2" name="gaf873aab8732a900bb9fda65469b585b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf873aab8732a900bb9fda65469b585b2">&#9670;&#160;</a></span>SET_MODE_CONF_1_XOSC_MAX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_1_XOSC_MAX_START&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum XOSC startup time (worst case) in units of 100us. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00263">263</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga006cc6f273485e3ca859110af50822e5" name="ga006cc6f273485e3ca859110af50822e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006cc6f273485e3ca859110af50822e5">&#9670;&#160;</a></span>SET_MODE_CONF_DCDC_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_DCDC_ACTIVE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DC/DC in active mode. </p>
<p>0h = Use the DC/DC during active mode. 1h = Do not use the DC/DC during active mode (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00358">358</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga954d6a5e557c63ff92a60d5ad81207f2" name="ga954d6a5e557c63ff92a60d5ad81207f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga954d6a5e557c63ff92a60d5ad81207f2">&#9670;&#160;</a></span>SET_MODE_CONF_DCDC_RECHARGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_DCDC_RECHARGE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DC/DC during recharge in powerdown. </p>
<p>0h = Use the DC/DC during recharge in powerdown. 1h = Do not use the DC/DC during recharge in powerdown (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00349">349</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga0e54c5f4027f4aecfccd133cf16c7b06" name="ga0e54c5f4027f4aecfccd133cf16c7b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e54c5f4027f4aecfccd133cf16c7b06">&#9670;&#160;</a></span>SET_MODE_CONF_HF_COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_HF_COMP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved for future use by TI. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00443">443</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab4e17d1adf3b0be3c44a9ed3d3de5d8c" name="gab4e17d1adf3b0be3c44a9ed3d3de5d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e17d1adf3b0be3c44a9ed3d3de5d8c">&#9670;&#160;</a></span>SET_MODE_CONF_RTC_COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_RTC_COMP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved for future use by TI. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00414">414</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaa9d0ea74fb14706282dc602856e52346" name="gaa9d0ea74fb14706282dc602856e52346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d0ea74fb14706282dc602856e52346">&#9670;&#160;</a></span>SET_MODE_CONF_SCLK_LF_OPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_SCLK_LF_OPTION&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LF clock option. </p>
<p>0h = LF clock derived from HF clock. Note: using this configuration will block the device from entering Standby mode. 1h = External LF clock. 2h = LF XOSC. 3h = LF RCOSC. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00389">389</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gace701bd258f679b6603d1cb6f49f3013" name="gace701bd258f679b6603d1cb6f49f3013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace701bd258f679b6603d1cb6f49f3013">&#9670;&#160;</a></span>SET_MODE_CONF_VDDR_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_CAP&#160;&#160;&#160;0x3A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Represents the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF. </p>
<p>This should take into account capacitor tolerance and voltage dependent capacitance variation. This bit affects the recharge period calculation when going into powerdown or standby. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00464">464</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga51d0c70555492d2c4d022edc636b16d6" name="ga51d0c70555492d2c4d022edc636b16d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d0c70555492d2c4d022edc636b16d6">&#9670;&#160;</a></span>SET_MODE_CONF_VDDR_EXT_LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_EXT_LOAD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved for future use byte TI. </p>
<p>However it's used to enable VDDR_HH setting, with an "special value". </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00366">366</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga7c7f390271c4cef97e2873f875fed86f" name="ga7c7f390271c4cef97e2873f875fed86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c7f390271c4cef97e2873f875fed86f">&#9670;&#160;</a></span>SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signed delta value to apply to the VDDR_TRIM_SLEEP target, minus one. </p>
<p>0x8 (-8) : Delta = -7 ... 0xF (-1) : Delta = 0 0x0 (0) : Delta = +1 ... 0x7 (7) : Delta = +8 </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00340">340</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga79159d704e740e82b00c390097d2c806" name="ga79159d704e740e82b00c390097d2c806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79159d704e740e82b00c390097d2c806">&#9670;&#160;</a></span>SET_MODE_CONF_VDDR_TRIM_SLEEP_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDR_TRIM_SLEEP_TC&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDDR_TRIM_SLEEP_DELTA temperature compensation. </p>
<p>1h = VDDR_TRIM_SLEEP_DELTA is not temperature compensated. 0h = RTOS/driver temperature compensates VDDR_TRIM_SLEEP_DELTA every time standby mode is entered. This improves low-temperature RCOSC_LF frequency stability in standby mode.</p>
<p>When temperature compensation is performed, the delta is calculates this way:</p>
<p>Delta = max (delta, min(8, floor(62-temp)/8))</p>
<p>Here, delta is given by VDDR_TRIM_SLEEP_DELTA, and temp is the current temperature in degrees C. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00407">407</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gac1a5bdc03366b02d251b529d135a7115" name="gac1a5bdc03366b02d251b529d135a7115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a5bdc03366b02d251b529d135a7115">&#9670;&#160;</a></span>SET_MODE_CONF_VDDS_BOD_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_VDDS_BOD_LEVEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDDS BOD level. </p>
<p>0h = VDDS BOD level is 2.0V (necessary for external load mode, or for maximum PA output power on CC13xx). 1h = VDDS BOD level is 1.8V (or 1.65V for external regulator mode) (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00377">377</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga14747e2856e443e8eb4287f5d7a32ad7" name="ga14747e2856e443e8eb4287f5d7a32ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14747e2856e443e8eb4287f5d7a32ad7">&#9670;&#160;</a></span>SET_MODE_CONF_XOSC_CAP_MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_XOSC_CAP_MOD&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External crystal frequency. </p>
<p>1h = HPOSC 2h = 48 MHz 3h = 24 MHz</p>
<p>On x2 chips 48 MHz is the default, on x0 chips it's 24 MHz</p>
<p>Enable modification (delta) to XOSC cap-array. Value specified in XOSC_CAPARRAY_DELTA.</p>
<p>0h = Apply cap-array delta. 1h = Do not apply cap-array delta (default). </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00436">436</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga4a1c312f3048268ab979f8f66030ad14" name="ga4a1c312f3048268ab979f8f66030ad14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1c312f3048268ab979f8f66030ad14">&#9670;&#160;</a></span>SET_MODE_CONF_XOSC_CAPARRAY_DELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_MODE_CONF_XOSC_CAPARRAY_DELTA&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modifies trimmed XOSC cap-array step value. </p>
<p>Enabled by <a class="el" href="#ga14747e2856e443e8eb4287f5d7a32ad7">SET_MODE_CONF_XOSC_CAP_MOD</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00452">452</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga608217082c5cd679be2f88f68d8ef744" name="ga608217082c5cd679be2f88f68d8ef744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga608217082c5cd679be2f88f68d8ef744">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM). </p>
<p>0h = GPRAM is enabled and hence CACHE disabled. 1h = GPRAM is disabled and instead CACHE is enabled (default).</p>
<dl class="section note"><dt>Note</dt><dd>Disabling CACHE will reduce CPU execution speed (up to 60%). </dd>
<dd>
GPRAM is 8 K-bytes in size and located at 0x11000000-0x11001FFF if</dd></dl>
<p>Disable alternate DC/DC settings.</p>
<p>0h = Enable alternate DC/DC settings. 1h = Disable alternate DC/DC settings.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="#ga88f7149f0ada3ee650a06557fc415828">SET_MODE_CONF_1_ALT_DCDC_VMIN</a> </dd>
<dd>
<a class="el" href="#ga6dc846063e25230eac6b16caec19695d">SET_MODE_CONF_1_ALT_DCDC_DITHER_EN</a> </dd>
<dd>
<a class="el" href="group__cpu__cc26x0__cc13x0.html#gaebc492379656706ff3ec4738bfed1fc2">SET_MODE_CONF_1_ALT_DCDC_IPEAK</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00313">313</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gadaebf5326180f20c91b249cc07064e48" name="gadaebf5326180f20c91b249cc07064e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaebf5326180f20c91b249cc07064e48">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable GPRAM. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00122">122</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab1a8b9b6102dca332200e82402800f5a" name="gab1a8b9b6102dca332200e82402800f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a8b9b6102dca332200e82402800f5a">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_TCXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_TCXO&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TCXO. </p>
<p>0h = TCXO functionality enabled. 1h = TCXO functionality disabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00288">288</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga9c40db542c7996dd468f92a6b2ca1245" name="ga9c40db542c7996dd468f92a6b2ca1245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c40db542c7996dd468f92a6b2ca1245">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable XOSC override functionality. </p>
<p>0h = Enable XOSC override functionality. 1h = Disable XOSC override functionality.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="#ga633811ddd1a29e626b9d75e60d144011">SET_MODE_CONF_1_DELTA_IBIAS_INIT</a> </dd>
<dd>
<a class="el" href="#ga5f7d732d91f78a822a1d801fe19e2730">SET_MODE_CONF_1_DELTA_IBIAS_OFFSET</a> </dd>
<dd>
<a class="el" href="#gaf873aab8732a900bb9fda65469b585b2">SET_MODE_CONF_1_XOSC_MAX_START</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00326">326</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gab6c8f11733ea17f652e7c6e76fc51ec7" name="gab6c8f11733ea17f652e7c6e76fc51ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c8f11733ea17f652e7c6e76fc51ec7">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_m &gt;&gt; \</div>
<div class="line">     CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_s)</div>
</div><!-- fragment -->
<p>Reserved by Texas Instruments for future use. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00277">277</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga4148f5de13c32e388055a24221c2c324" name="ga4148f5de13c32e388055a24221c2c324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4148f5de13c32e388055a24221c2c324">&#9670;&#160;</a></span>SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG&#160;&#160;&#160;0x0058</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total size of the CCFG in bytes. </p>

<p class="definition">Definition at line <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html#l00270">270</a> of file <a class="el" href="cpu__conf__cc26xx__cc13xx_8h_source.html">cpu_conf_cc26xx_cc13xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
