Info: Starting: Create simulation model
Info: qsys-generate C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_eq_solver/soc_eq_solver_hps.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_eq_solver_hps.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: soc_eq_solver_hps: Generating soc_eq_solver_hps "soc_eq_solver_hps" for SIM_VHDL
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "soc_eq_solver_hps" instantiated altera_hps "ARM_A9_HPS"
Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --vhdl --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0002_Onchip_SRAM_gen//soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0002_Onchip_SRAM_gen/  ]
Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM: "soc_eq_solver_hps" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: System_PLL: "soc_eq_solver_hps" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0003_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --vhdl --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0003_fifo_HPS_to_FPGA_gen//soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0003_fifo_HPS_to_FPGA_gen/  ]
Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA: "soc_eq_solver_hps" instantiated altera_avalon_fifo "fifo_HPS_to_FPGA"
Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0004_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --vhdl --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0004_ready_gen//soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0004_ready_gen/  ]
Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready: "soc_eq_solver_hps" instantiated altera_avalon_pio "ready"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_eq_solver_hps" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_eq_solver_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Sat Jul 28 22:17:22 2018 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Sat Jul 28 22:17:23 2018 Info: Command: quartus_map soc_eq_solver_hps_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected Info (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps_system_pll_sys_pll.v     Info (12023): Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll File: C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 2 Info (12127): Elaborating entity "soc_eq_solver_hps_System_PLL_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4794 megabytes     Info: Processing ended: Sat Jul 28 22:17:30 2018     Info: Elapsed time: 00:00:07     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4667 megabytes     Info: Processing ended: Sat Jul 28 22:17:30 2018     Info: Elapsed time: 00:00:08     Info: Total CPU time (on all processors): 00:00:01
Info: sys_pll: Simgen was successful
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fifo_HPS_to_FPGA_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_HPS_to_FPGA_in_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: fifo_HPS_to_FPGA_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_HPS_to_FPGA_in_agent"
Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_HPS_to_FPGA_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_sc_fifo.v
Info: fifo_HPS_to_FPGA_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_HPS_to_FPGA_in_burst_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_arbitrator.sv
Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fifo_HPS_to_FPGA_in_rsp_width_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_eq_solver_hps: Done "soc_eq_solver_hps" with 38 modules, 71 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps\soc_eq_solver_hps.spd --output-directory=C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps\soc_eq_solver_hps.spd --output-directory=C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps.qsys --block-symbol-file --output-directory=C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_eq_solver/soc_eq_solver_hps.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_eq_solver_hps.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps.qsys --synthesis=VHDL --output-directory=C:\Jagadeep\master_thesis\thesis_files\source_codes\codes_for_submission\soc_eq_solver\soc_eq_solver_hps\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_eq_solver/soc_eq_solver_hps.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_HPS_to_FPGA
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_eq_solver_hps.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info: soc_eq_solver_hps: Generating soc_eq_solver_hps "soc_eq_solver_hps" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "soc_eq_solver_hps" instantiated altera_hps "ARM_A9_HPS"
Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0034_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0034_Onchip_SRAM_gen//soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'
Info: Onchip_SRAM: "soc_eq_solver_hps" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: System_PLL: "soc_eq_solver_hps" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0035_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0035_fifo_HPS_to_FPGA_gen//soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'
Info: fifo_HPS_to_FPGA: "soc_eq_solver_hps" instantiated altera_avalon_fifo "fifo_HPS_to_FPGA"
Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0036_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/jagad/AppData/Local/Temp/alt7740_7465016816567545413.dir/0036_ready_gen//soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=0  ]
Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'
Info: ready: "soc_eq_solver_hps" instantiated altera_avalon_pio "ready"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_eq_solver_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_eq_solver_hps" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_eq_solver_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fifo_HPS_to_FPGA_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_HPS_to_FPGA_in_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: fifo_HPS_to_FPGA_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_HPS_to_FPGA_in_agent"
Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_HPS_to_FPGA_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fifo_HPS_to_FPGA_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_HPS_to_FPGA_in_burst_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fifo_HPS_to_FPGA_in_rsp_width_adapter"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Jagadeep/master_thesis/thesis_files/source_codes/codes_for_submission/soc_eq_solver/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_eq_solver_hps: Done "soc_eq_solver_hps" with 38 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
