$date
	Tue Aug 22 14:41:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module H1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1$
#2
0$
1#
#3
0!
1"
1$
#4
0"
0$
0#
#5
1!
1$
#6
0$
1#
#7
0!
1"
1$
#8
0"
0$
0#
