INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-2379] empty port in module declaration [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
