\documentclass[9pt,letterpaper]{article}
\usepackage[left=1.5cm, right=1.5cm, top=2cm]{geometry}
\usepackage{ltablex}
\usepackage{makecell}
\usepackage{tabularx}
\renewcommand\familydefault{\sfdefault}
\usepackage[T1]{fontenc}
\usepackage[usenames, dvipsnames]{color}
\definecolor{parentcolor}{rgb}{0.325, 0.408, 0.584}
\definecolor{modulecolor}{rgb}{1.000, 1.000, 1.000}

\date{}

\renewcommand{\contentsname}{Modules}

\usepackage{hyperref}
\hypersetup{
    colorlinks=true, %set true if you want colored links
    linktoc=all,     %set to all if you want both sections and subsections linked
    linkcolor=black, %choose some color if you want links to stand out
}

\title{Optohybrid v3 Address Table}
% START: ADDRESS_TABLE_VERSION :: DO NOT EDIT
    \author{ Firmware Version 03.02.02.2A \\ 20190322}
% END: ADDRESS_TABLE_VERSION :: DO NOT EDIT
\begin{document}

\maketitle
\tableofcontents

% START: ADDRESS_TABLE :: DO NOT EDIT

    \pagebreak
    \section{Module: FPGA.CONTROL \hfill \texttt{0x0}}

    Implements various control and monitoring functions of the Optohybrid\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.LOOPBACK}}

    \vspace{4mm}
    \noindent
    Loopback data register for testing read/write communication with the Optohybrid FPGA
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DATA & \texttt{0x0} & \texttt{[31:0]} & rw & \texttt{0x1234567} & Write/Read Data Port \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.RELEASE}}

    \vspace{4mm}
    \noindent
    Optohybrid Firmware Release Date and Version
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DATE & \texttt{0x1} & \texttt{[31:0]} & r & \texttt{} & Release YYYY/MM/DD \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.RELEASE.VERSION}}

    \vspace{4mm}
    \noindent
    Optohybrid Release Version (XX.YY.ZZ.AA)                 \\\\ XX indicates the firmware major version                 \\\\ YY indicates the firmware minor version                 \\\\ ZZ indicates the firmware patch                 \\\\ AA indicates the hardware generation (0C = v3C short, 1C = v3C long)                 
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    MAJOR & \texttt{0x2} & \texttt{[7:0]} & r & \texttt{} & Release semantic version major \\\hline
    MINOR & \texttt{0x2} & \texttt{[15:8]} & r & \texttt{} & Release semantic version minor \\\hline
    BUILD & \texttt{0x2} & \texttt{[23:16]} & r & \texttt{} & Release semantic version build \\\hline
    GENERATION & \texttt{0x2} & \texttt{[31:24]} & r & \texttt{} & Release semantic version build \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.SEM}}

    \vspace{4mm}
    \noindent
    Connects to Outputs of the FPGA's built-in single event upset monitoring system
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CNT\_SEM\_CRITICAL & \texttt{0x3} & \texttt{[15:0]} & r & \texttt{} & Counts of critical single event upsets \\\hline
    CNT\_SEM\_CORRECTION & \texttt{0x4} & \texttt{[31:16]} & r & \texttt{} & Counts of corrected single event upsets \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.VFAT}}

    \vspace{4mm}
    \noindent
    Controls the 12 VFAT reset outputs from the FPGA
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RESET & \texttt{0x5} & \texttt{[11:0]} & rw & \texttt{0x0} & Mask of VFAT Reset Outputs; 1=reset 0=enable \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.FMM}}

    \vspace{4mm}
    \noindent
    FMM Run Control Module
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DONT\_WAIT & \texttt{0x6} & \texttt{[0:0]} & rw & \texttt{0x1} & OH won't wait for bc0 to start sending trigger \\\hline
    STOP\_TRIGGER & \texttt{0x7} & \texttt{[1:1]} & r & \texttt{} & OH trigger is stopped waiting for bc0 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.TTC}}

    \vspace{4mm}
    \noindent
    TTC Status and Control
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    BX0\_CNT\_LOCAL & \texttt{0x8} & \texttt{[23:0]} & r & \texttt{} & TTC BX0 Local Counter \\\hline
    BX0\_CNT\_TTC & \texttt{0x9} & \texttt{[23:0]} & r & \texttt{} & TTC BX0 Received Counter \\\hline
    BXN\_CNT\_LOCAL & \texttt{0xa} & \texttt{[11:0]} & r & \texttt{} & TTC BXN Counter \\\hline
    BXN\_SYNC\_ERR & \texttt{0xb} & \texttt{[12:12]} & r & \texttt{} & BXN Synchronization Error; Local BXN and received BXN do not match \\\hline
    BX0\_SYNC\_ERR & \texttt{0xc} & \texttt{[13:13]} & r & \texttt{} & BX0 Synchronization Error \\\hline
    BXN\_OFFSET & \texttt{0xd} & \texttt{[27:16]} & rw & \texttt{0x0} & Local BXN counter offset (starting value at resync) \\\hline
    L1A\_CNT & \texttt{0xe} & \texttt{[23:0]} & r & \texttt{} & L1A Received Counter \\\hline
    BXN\_SYNC\_ERR\_CNT & \texttt{0xf} & \texttt{[15:0]} & r & \texttt{} & BXN Sync Error Counter \\\hline
    BX0\_SYNC\_ERR\_CNT & \texttt{0x10} & \texttt{[31:16]} & r & \texttt{} & BX0 Sync Error Counter \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.SBITS}}

    \vspace{4mm}
    \noindent
    S-bit and Cluster Packing Rate
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CLUSTER\_RATE & \texttt{0x11} & \texttt{[31:0]} & r & \texttt{} & Trigger cluster rate measured in Hz \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.HDMI}}

    \vspace{4mm}
    \noindent
    HDMI Connector Control:                 \\\\ Mode=0: Each signal is a single VFAT. The VFAT of interest is chosen by SBIT\_SEL                 \\\\ Mode=1: Each signal is the OR of three VFATs in an ieta row. The row of interest is configured by SBIT\_SEL                 \\\\ Mode=2: Each signal is the OR of four VFATs in an iphi half column (e.g. 0-3, 4-7, 8-11, 12-15, 16-19, 20-23)
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    SBIT\_SEL0 & \texttt{0x12} & \texttt{[4:0]} & rw & \texttt{0x0} & HDMI Output 0 S-bit select \\\hline
    SBIT\_SEL1 & \texttt{0x12} & \texttt{[9:5]} & rw & \texttt{0x0} & HDMI Output 1 S-bit select \\\hline
    SBIT\_SEL2 & \texttt{0x12} & \texttt{[14:10]} & rw & \texttt{0x0} & HDMI Output 2 S-bit select \\\hline
    SBIT\_SEL3 & \texttt{0x12} & \texttt{[19:15]} & rw & \texttt{0x0} & HDMI Output 3 S-bit select \\\hline
    SBIT\_SEL4 & \texttt{0x12} & \texttt{[24:20]} & rw & \texttt{0x0} & HDMI Output 4 S-bit select \\\hline
    SBIT\_SEL5 & \texttt{0x12} & \texttt{[29:25]} & rw & \texttt{0x0} & HDMI Output 5 S-bit select \\\hline
    SBIT\_SEL6 & \texttt{0x13} & \texttt{[4:0]} & rw & \texttt{0x0} & HDMI Output 6 S-bit select \\\hline
    SBIT\_SEL7 & \texttt{0x13} & \texttt{[9:5]} & rw & \texttt{0x0} & HDMI Output 7 S-bit select \\\hline
    SBIT\_MODE0 & \texttt{0x13} & \texttt{[11:10]} & rw & \texttt{0x0} & HDMI Output 0 S-bit mode \\\hline
    SBIT\_MODE1 & \texttt{0x13} & \texttt{[13:12]} & rw & \texttt{0x0} & HDMI Output 1 S-bit mode \\\hline
    SBIT\_MODE2 & \texttt{0x13} & \texttt{[15:14]} & rw & \texttt{0x0} & HDMI Output 2 S-bit mode \\\hline
    SBIT\_MODE3 & \texttt{0x13} & \texttt{[17:16]} & rw & \texttt{0x0} & HDMI Output 3 S-bit mode \\\hline
    SBIT\_MODE4 & \texttt{0x13} & \texttt{[19:18]} & rw & \texttt{0x0} & HDMI Output 4 S-bit mode \\\hline
    SBIT\_MODE5 & \texttt{0x13} & \texttt{[21:20]} & rw & \texttt{0x0} & HDMI Output 5 S-bit mode \\\hline
    SBIT\_MODE6 & \texttt{0x13} & \texttt{[23:22]} & rw & \texttt{0x0} & HDMI Output 6 S-bit mode \\\hline
    SBIT\_MODE7 & \texttt{0x13} & \texttt{[25:24]} & rw & \texttt{0x0} & HDMI Output 7 S-bit mode \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.CNT\_SNAP}}

    \vspace{4mm}
    \noindent
    Control the global counter snapshot
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    PULSE & \texttt{0x14} & \texttt{[0:0]} & w & Pulsed & Pulse to take a counter snapshot \\\hline
    DISABLE & \texttt{0x15} & \texttt{[1:1]} & rw & \texttt{0x1} & 0=enable snapshots (counters freeze synchronously and need a snapshot to update) \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL}}

    \vspace{4mm}
    \noindent
    Implements various control and monitoring functions of the Optohybrid
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    SOFT\_RESET & \texttt{0x16} & \texttt{[0:0]} & w & Pulsed & Write to set the soft logic reset of the Optohybrid FPGA \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CONTROL.DNA}}

    \vspace{4mm}
    \noindent
    57 Bit FPGA-specific device identifier
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    DNA\_LSBS & \texttt{0x17} & \texttt{[31:0]} & r & \texttt{} & Device DNA bits 31 downto 0 \\\hline
    DNA\_MSBS & \texttt{0x18} & \texttt{[24:0]} & r & \texttt{} & Device DNA bits 56 downto 32 \\\hline
    \end{tabularx}
    \vspace{5mm}



    \pagebreak
    \section{Module: FPGA.ADC \hfill \texttt{0x1000}}

    Connects to the Virtex-6 XADC and allows for reading of temperature, VCCINT, and VCCAUX voltages\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.ADC.CTRL}}

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    OVERTEMP & \texttt{0x1000} & \texttt{[0:0]} & r & \texttt{} & FPGA over temperature \\\hline
    VCCAUX\_ALARM & \texttt{0x1000} & \texttt{[1:1]} & r & \texttt{} & FPGA VCCAUX Alarm \\\hline
    VCCINT\_ALARM & \texttt{0x1000} & \texttt{[2:2]} & r & \texttt{} & FPGA VCCINT Alarm \\\hline
    ADR\_IN & \texttt{0x1000} & \texttt{[9:3]} & rw & \texttt{0x0} & XADC Addr In \\\hline
    ENABLE & \texttt{0x1000} & \texttt{[10:10]} & rw & \texttt{0x1} & XADC Data In \\\hline
    CNT\_OVERTEMP & \texttt{0x1000} & \texttt{[17:11]} & r & \texttt{} & Overtemperature counter \\\hline
    CNT\_VCCAUX\_ALARM & \texttt{0x1000} & \texttt{[24:18]} & r & \texttt{} & VCCAUX Alarm Counter \\\hline
    CNT\_VCCINT\_ALARM & \texttt{0x1000} & \texttt{[31:25]} & r & \texttt{} & VCCINT Alarm Counter \\\hline
    DATA\_IN & \texttt{0x1001} & \texttt{[15:0]} & rw & \texttt{0x0} & XADC Data In \\\hline
    DATA\_OUT & \texttt{0x1001} & \texttt{[31:16]} & r & \texttt{} & XADC Data Out \\\hline
    RESET & \texttt{0x1002} & \texttt{[0:0]} & w & Pulsed & XADC Reset \\\hline
    WR\_EN & \texttt{0x1003} & \texttt{[0:0]} & w & Pulsed & XADC Write Enable \\\hline
    \end{tabularx}
    \vspace{5mm}



    \pagebreak
    \section{Module: FPGA.TRIG \hfill \texttt{0x2000}}

    Connects to the trigger control module\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.CTRL}}

    \vspace{4mm}
    \noindent
    Controls and monitors various parameters of the S-bit deserialization and cluster building.
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    VFAT\_MASK & \texttt{0x2000} & \texttt{[11:0]} & rw & \texttt{0x0} & 12 bit mask of VFATs (1=off) \\\hline
    SBIT\_DEADTIME & \texttt{0x2000} & \texttt{[27:24]} & rw & \texttt{0x7} & Set programmable oneshot deadtime which applies to retriggers on individual VFAT channels \\\hline
    ACTIVE\_VFATS & \texttt{0x2001} & \texttt{[11:0]} & r & \texttt{} & 12 bit list of VFATs with hits in this BX \\\hline
    CNT\_OVERFLOW & \texttt{0x2002} & \texttt{[15:0]} & r & \texttt{} & Overflow Counter (more than 8 clusters in a bx) \\\hline
    ALIGNED\_COUNT\_TO\_READY & \texttt{0x2002} & \texttt{[27:16]} & rw & \texttt{0xFFF} & Number of link consecutive good frames required before the transmission unit is marked as good and S-bits can be produced \\\hline
    SBIT\_SOT\_READY & \texttt{0x2003} & \texttt{[11:0]} & r & \texttt{} & 12 bit list of VFATs with stable Start-of-frame pulses (in sync for a number of clock cycles) \\\hline
    SBIT\_SOT\_UNSTABLE & \texttt{0x2004} & \texttt{[11:0]} & r & \texttt{} & 12 bit list of VFATs with unstable Start-of-frame pulses (became misaligned after already achieving lock) \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.CTRL.INVERT}}

    \vspace{4mm}
    \noindent
    Controls the polarity of S-bit signals to account for polarity swaps on the GEB or OH
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    SOT\_INVERT & \texttt{0x2005} & \texttt{[11:0]} & rw & \texttt{0x2} & 1=invert pair \\\hline
    VFAT0\_TU\_INVERT & \texttt{0x2006} & \texttt{[7:0]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT1\_TU\_INVERT & \texttt{0x2006} & \texttt{[15:8]} & rw & \texttt{0xFE} & 1=invert pair \\\hline
    VFAT2\_TU\_INVERT & \texttt{0x2006} & \texttt{[23:16]} & rw & \texttt{0x2} & 1=invert pair \\\hline
    VFAT3\_TU\_INVERT & \texttt{0x2006} & \texttt{[31:24]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT4\_TU\_INVERT & \texttt{0x2007} & \texttt{[7:0]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT5\_TU\_INVERT & \texttt{0x2007} & \texttt{[15:8]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT6\_TU\_INVERT & \texttt{0x2007} & \texttt{[23:16]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT7\_TU\_INVERT & \texttt{0x2007} & \texttt{[31:24]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT8\_TU\_INVERT & \texttt{0x2008} & \texttt{[7:0]} & rw & \texttt{0xD8} & 1=invert pair \\\hline
    VFAT9\_TU\_INVERT & \texttt{0x2008} & \texttt{[15:8]} & rw & \texttt{0x0} & 1=invert pair \\\hline
    VFAT10\_TU\_INVERT & \texttt{0x2008} & \texttt{[23:16]} & rw & \texttt{0xBC} & 1=invert pair \\\hline
    VFAT11\_TU\_INVERT & \texttt{0x2008} & \texttt{[31:24]} & rw & \texttt{0xFA} & 1=invert pair \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.CTRL.SBITS\_MUX}}

    \vspace{4mm}
    \noindent
    Multiplexed copy of Sbits from a selected VFAT
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    SBIT\_MUX\_SEL & \texttt{0x200e} & \texttt{[8:4]} & rw & \texttt{0x10} & Select a VFAT which will connect to the S-bit multiplexer \\\hline
    SBITS\_MUX\_LSB & \texttt{0x200f} & \texttt{[31:0]} & r & \texttt{} & Multiplexed S-bits 31 to 0 \\\hline
    SBITS\_MUX\_MSB & \texttt{0x2010} & \texttt{[31:0]} & r & \texttt{} & Multiplexed S-bits 63 to 32 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.CTRL.TU\_MASK}}

    \vspace{4mm}
    \noindent
    VFAT Trigger Unit Mask \\\\ Set a pair to 1 to invert it
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    VFAT0\_TU\_MASK & \texttt{0x2011} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT1\_TU\_MASK & \texttt{0x2011} & \texttt{[15:8]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT2\_TU\_MASK & \texttt{0x2011} & \texttt{[23:16]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT3\_TU\_MASK & \texttt{0x2011} & \texttt{[31:24]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT4\_TU\_MASK & \texttt{0x2012} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT5\_TU\_MASK & \texttt{0x2012} & \texttt{[15:8]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT6\_TU\_MASK & \texttt{0x2012} & \texttt{[23:16]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT7\_TU\_MASK & \texttt{0x2012} & \texttt{[31:24]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT8\_TU\_MASK & \texttt{0x2013} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT9\_TU\_MASK & \texttt{0x2013} & \texttt{[15:8]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT10\_TU\_MASK & \texttt{0x2013} & \texttt{[23:16]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    VFAT11\_TU\_MASK & \texttt{0x2013} & \texttt{[31:24]} & rw & \texttt{0x0} & 1 = mask the differential pair \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.CNT}}

    \vspace{4mm}
    \noindent
    S-BIT Counters \\\\  Set CNT\_PERSIST to 1 to accumulate. Otherwise the counters will automatically reset after a programmable time. By default this time is 1 second, making these counters a rate counter in Hertz
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    VFAT0 & \texttt{0x2017} & \texttt{[31:0]} & r & \texttt{} & VFAT \{Y\} Counter \\\hline
    RESET & \texttt{0x202f} & \texttt{[0:0]} & w & Pulsed & Reset S-bit counters \\\hline
    SBIT\_CNT\_PERSIST & \texttt{0x2030} & \texttt{[0:0]} & rw & \texttt{0x0} & 1=counters will persist until manually reset; \\ & & & & &                                 0=counters will automatically reset at CNT\_TIME \\\hline
    SBIT\_CNT\_TIME\_MAX & \texttt{0x2031} & \texttt{[31:0]} & rw & \texttt{0x2638E98} & Number of BX that the VFAT S-bit counters will count to before automatically resetting to zero \\\hline
    CLUSTER\_COUNT & \texttt{0x2032} & \texttt{[31:0]} & r & \texttt{} & VFAT Cluster Counter (chamber) \\\hline
    CNT\_PULSE & \texttt{0x2033} & \texttt{[0:0]} & w & Pulsed & Pulses S-bit counters for testing \\\hline
    SBITS\_OVER\_64x0 & \texttt{0x2036} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x1 & \texttt{0x2037} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x2 & \texttt{0x2038} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x3 & \texttt{0x2039} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x4 & \texttt{0x203a} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x5 & \texttt{0x203b} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x6 & \texttt{0x203c} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x7 & \texttt{0x203d} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x8 & \texttt{0x203e} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x9 & \texttt{0x203f} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x10 & \texttt{0x2040} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    SBITS\_OVER\_64x11 & \texttt{0x2041} & \texttt{[15:0]} & r & \texttt{} & More than 64 * \$\{OVERFLOW\_IDX\} Sbits in a bx Counter \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.TIMING}}

    \vspace{4mm}
    \noindent
    Controls the tap delay settings of the S-bit trigger unit inputs.                 Phase shifts the inputs in 78 ps increments                 \\\\ The delay of each S-bit in a VFAT should be increased to match the longest delay incurred by the GEB + Optohybrid routing on that VFAT
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    TAP\_DELAY\_VFAT0\_BIT0 & \texttt{0x2053} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 0 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT1 & \texttt{0x2053} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 0 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT2 & \texttt{0x2053} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 0 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT3 & \texttt{0x2053} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 0 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT4 & \texttt{0x2053} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 0 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT5 & \texttt{0x2053} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 0 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT6 & \texttt{0x2054} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 0 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT0\_BIT7 & \texttt{0x2054} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 0 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT0 & \texttt{0x2054} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 1 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT1 & \texttt{0x2054} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 1 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT2 & \texttt{0x2054} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 1 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT3 & \texttt{0x2054} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 1 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT4 & \texttt{0x2055} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 1 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT5 & \texttt{0x2055} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 1 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT6 & \texttt{0x2055} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 1 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT1\_BIT7 & \texttt{0x2055} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 1 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT0 & \texttt{0x2055} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 2 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT1 & \texttt{0x2055} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 2 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT2 & \texttt{0x2056} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 2 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT3 & \texttt{0x2056} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 2 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT4 & \texttt{0x2056} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 2 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT5 & \texttt{0x2056} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 2 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT6 & \texttt{0x2056} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 2 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT2\_BIT7 & \texttt{0x2056} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 2 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT0 & \texttt{0x2057} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 3 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT1 & \texttt{0x2057} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 3 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT2 & \texttt{0x2057} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 3 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT3 & \texttt{0x2057} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 3 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT4 & \texttt{0x2057} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 3 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT5 & \texttt{0x2057} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 3 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT6 & \texttt{0x2058} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 3 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT3\_BIT7 & \texttt{0x2058} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 3 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT0 & \texttt{0x2058} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 4 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT1 & \texttt{0x2058} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 4 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT2 & \texttt{0x2058} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 4 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT3 & \texttt{0x2058} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 4 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT4 & \texttt{0x2059} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 4 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT5 & \texttt{0x2059} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 4 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT6 & \texttt{0x2059} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 4 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT4\_BIT7 & \texttt{0x2059} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 4 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT0 & \texttt{0x2059} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 5 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT1 & \texttt{0x2059} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 5 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT2 & \texttt{0x205a} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 5 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT3 & \texttt{0x205a} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 5 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT4 & \texttt{0x205a} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 5 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT5 & \texttt{0x205a} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 5 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT6 & \texttt{0x205a} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 5 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT5\_BIT7 & \texttt{0x205a} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 5 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT0 & \texttt{0x205b} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 6 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT1 & \texttt{0x205b} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 6 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT2 & \texttt{0x205b} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 6 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT3 & \texttt{0x205b} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 6 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT4 & \texttt{0x205b} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 6 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT5 & \texttt{0x205b} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 6 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT6 & \texttt{0x205c} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 6 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT6\_BIT7 & \texttt{0x205c} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 6 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT0 & \texttt{0x205c} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 7 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT1 & \texttt{0x205c} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 7 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT2 & \texttt{0x205c} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 7 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT3 & \texttt{0x205c} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 7 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT4 & \texttt{0x205d} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 7 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT5 & \texttt{0x205d} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 7 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT6 & \texttt{0x205d} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 7 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT7\_BIT7 & \texttt{0x205d} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 7 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT0 & \texttt{0x205d} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 8 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT1 & \texttt{0x205d} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 8 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT2 & \texttt{0x205e} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 8 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT3 & \texttt{0x205e} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 8 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT4 & \texttt{0x205e} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 8 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT5 & \texttt{0x205e} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 8 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT6 & \texttt{0x205e} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 8 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT8\_BIT7 & \texttt{0x205e} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 8 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT0 & \texttt{0x205f} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 9 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT1 & \texttt{0x205f} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 9 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT2 & \texttt{0x205f} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 9 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT3 & \texttt{0x205f} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 9 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT4 & \texttt{0x205f} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 9 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT5 & \texttt{0x205f} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 9 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT6 & \texttt{0x2060} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 9 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT9\_BIT7 & \texttt{0x2060} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 9 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT0 & \texttt{0x2060} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 10 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT1 & \texttt{0x2060} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 10 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT2 & \texttt{0x2060} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 10 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT3 & \texttt{0x2060} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 10 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT4 & \texttt{0x2061} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 10 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT5 & \texttt{0x2061} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 10 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT6 & \texttt{0x2061} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 10 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT10\_BIT7 & \texttt{0x2061} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 10 S-bit 7 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT0 & \texttt{0x2061} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 11 S-bit 0 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT1 & \texttt{0x2061} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 11 S-bit 1 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT2 & \texttt{0x2062} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 11 S-bit 2 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT3 & \texttt{0x2062} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 11 S-bit 3 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT4 & \texttt{0x2062} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 11 S-bit 4 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT5 & \texttt{0x2062} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 11 S-bit 5 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT6 & \texttt{0x2062} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 11 S-bit 6 tap delay \\\hline
    TAP\_DELAY\_VFAT11\_BIT7 & \texttt{0x2062} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 11 S-bit 7 tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT0 & \texttt{0x2063} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 0 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT1 & \texttt{0x2063} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 1 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT2 & \texttt{0x2063} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 2 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT3 & \texttt{0x2063} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 3 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT4 & \texttt{0x2063} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 4 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT5 & \texttt{0x2063} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 5 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT6 & \texttt{0x2064} & \texttt{[4:0]} & rw & \texttt{0x0} & VFAT 6 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT7 & \texttt{0x2064} & \texttt{[9:5]} & rw & \texttt{0x0} & VFAT 7 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT8 & \texttt{0x2064} & \texttt{[14:10]} & rw & \texttt{0x0} & VFAT 8 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT9 & \texttt{0x2064} & \texttt{[19:15]} & rw & \texttt{0x0} & VFAT 9 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT10 & \texttt{0x2064} & \texttt{[24:20]} & rw & \texttt{0x0} & VFAT 10 SOT tap delay \\\hline
    SOT\_TAP\_DELAY\_VFAT11 & \texttt{0x2064} & \texttt{[29:25]} & rw & \texttt{0x0} & VFAT 11 SOT tap delay \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.LINKS}}

    \vspace{4mm}
    \noindent
    Controls and monitors the multi-gigabit links that drive the trigger fiber tranceivers
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RESET & \texttt{0x2080} & \texttt{[0:0]} & w & Pulsed & Reset trigger links \\\hline
    TX\_PLL\_LOCKED & \texttt{0x2081} & \texttt{[3:0]} & r & \texttt{} & Transmit PLLs are Locked \\\hline
    TX\_RESET\_DONE & \texttt{0x2081} & \texttt{[7:4]} & r & \texttt{} & Transmit Resets are Done \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.TRIG.SBIT\_MONITOR}}

    \vspace{4mm}
    \noindent
    sbit monitor module which shows the first valid sbit clusters after a reset on the selected link
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RESET & \texttt{0x2090} & \texttt{[31:0]} & w & Pulsed & Reset the sbit monitor module and re-arm for triggering \\\hline
    CLUSTER0 & \texttt{0x2091} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER1 & \texttt{0x2092} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER2 & \texttt{0x2093} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER3 & \texttt{0x2094} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER4 & \texttt{0x2095} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER5 & \texttt{0x2096} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER6 & \texttt{0x2097} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    CLUSTER7 & \texttt{0x2098} & \texttt{[15:0]} & r & \texttt{} & Last cluster \$\{CLUSTER\_IDX\} \\\hline
    L1A\_DELAY & \texttt{0x20a0} & \texttt{[31:0]} & r & \texttt{} & Number of BX between this sbit and the subsequent L1A \\\hline
    \end{tabularx}
    \vspace{5mm}



    \pagebreak
    \section{Module: FPGA.CLOCKING \hfill \texttt{0x3000}}

    Controls and monitors the status of the Optohybrid clocks\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.CLOCKING}}

    \vspace{4mm}
    \noindent
    Controls and monitors the status of the Optohybrid clocks
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    GBT\_MMCM\_LOCKED & \texttt{0x3000} & \texttt{[0:0]} & r & \texttt{} & GBT deserialization MMCM locked \\\hline
    LOGIC\_MMCM\_LOCKED & \texttt{0x3000} & \texttt{[1:1]} & r & \texttt{} & User logic MMCM locked \\\hline
    GBT\_MMCM\_UNLOCKED\_CNT & \texttt{0x3000} & \texttt{[23:16]} & r & \texttt{} & GBT deserialization MMCM unlocked cnt \\\hline
    LOGIC\_MMCM\_UNLOCKED\_CNT & \texttt{0x3000} & \texttt{[31:24]} & r & \texttt{} & User logic MMCM unlocked cnt \\\hline
    \end{tabularx}
    \vspace{5mm}



    \pagebreak
    \section{Module: FPGA.GBT \hfill \texttt{0x4000}}

    Contains functionality for controlling and monitoring the bidirectional GBTx to FPGA link\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.GBT.TX}}

    \vspace{4mm}
    \noindent
    Controls and monitors the transmit link from the FPGA to the GBTx
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CNT\_RESPONSE\_SENT & \texttt{0x4000} & \texttt{[31:8]} & r & \texttt{} & Number of wishbone responses sent back \\\hline
    TX\_READY & \texttt{0x4001} & \texttt{[0:0]} & r & \texttt{} & GBT TX READY from GBTx Chip \\\hline
    TX\_DELAY & \texttt{0x4001} & \texttt{[8:4]} & rw & \texttt{0x0} & GBT TX IODELAY in 78 ps steps, 0-31 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.GBT.RX}}

    \vspace{4mm}
    \noindent
    Controls and monitors the transmit link from the GBTx to the FPGA
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RX\_READY & \texttt{0x4004} & \texttt{[0:0]} & r & \texttt{} & GBT RX READY from GBTx Chip \\\hline
    RX\_VALID & \texttt{0x4004} & \texttt{[1:1]} & r & \texttt{} & GBT RX VALID from GBTx Chip \\\hline
    CNT\_REQUEST\_RECEIVED & \texttt{0x4004} & \texttt{[31:8]} & r & \texttt{} & Number of wishbone requests received \\\hline
    CNT\_LINK\_ERR & \texttt{0x4005} & \texttt{[23:0]} & r & \texttt{} & Number of GBT link errrors detected \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \textcolor{parentcolor}{\textbf{FPGA.GBT.TTC}}

    \vspace{4mm}
    \noindent
    Emulates the TTC commands from GBTx through Wishbone
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Dir} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    FORCE\_L1A & \texttt{0x4005} & \texttt{[31:0]} & w & Pulsed & GBT Force L1A \\\hline
    FORCE\_BC0 & \texttt{0x4006} & \texttt{[31:0]} & w & Pulsed & GBT Force BC0 \\\hline
    FORCE\_RESYNC & \texttt{0x4007} & \texttt{[31:0]} & w & Pulsed & GBT Force Resync \\\hline
    \end{tabularx}
    \vspace{5mm}


% END: ADDRESS_TABLE :: DO NOT EDIT

\end{document}

