
STM32_Nucelo_H723ZG_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012280  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b1c  08012550  08012550  00022550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801506c  0801506c  0002506c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015074  08015074  00025074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015078  08015078  00025078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  24000000  0801507c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00015218  2400008c  08015108  0003008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240152a4  08015108  000352a4  2**0
                  ALLOC
  9 .lwip_sec     00000160  30000000  30000000  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
 11 .comment      00000043  00000000  00000000  000300ba  2**0
                  CONTENTS, READONLY
 12 .debug_info   00058e0d  00000000  00000000  000300fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b0e2  00000000  00000000  00088f0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002450  00000000  00000000  00093ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00004135  00000000  00000000  00096440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00046d0b  00000000  00000000  0009a575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0005b56e  00000000  00000000  000e1280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00188f47  00000000  00000000  0013c7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00008680  00000000  00000000  002c5738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00024d96  00000000  00000000  002cddb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  002f2b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400008c 	.word	0x2400008c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08012538 	.word	0x08012538

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000090 	.word	0x24000090
 800030c:	08012538 	.word	0x08012538

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b970 	b.w	80006b8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9e08      	ldr	r6, [sp, #32]
 80003f6:	460d      	mov	r5, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	460f      	mov	r7, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4694      	mov	ip, r2
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0xe2>
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	b143      	cbz	r3, 800041e <__udivmoddi4+0x2e>
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	f1c3 0220 	rsb	r2, r3, #32
 8000414:	409f      	lsls	r7, r3
 8000416:	fa20 f202 	lsr.w	r2, r0, r2
 800041a:	4317      	orrs	r7, r2
 800041c:	409c      	lsls	r4, r3
 800041e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000422:	fa1f f58c 	uxth.w	r5, ip
 8000426:	fbb7 f1fe 	udiv	r1, r7, lr
 800042a:	0c22      	lsrs	r2, r4, #16
 800042c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000430:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000434:	fb01 f005 	mul.w	r0, r1, r5
 8000438:	4290      	cmp	r0, r2
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x62>
 800043c:	eb1c 0202 	adds.w	r2, ip, r2
 8000440:	f101 37ff 	add.w	r7, r1, #4294967295
 8000444:	f080 811c 	bcs.w	8000680 <__udivmoddi4+0x290>
 8000448:	4290      	cmp	r0, r2
 800044a:	f240 8119 	bls.w	8000680 <__udivmoddi4+0x290>
 800044e:	3902      	subs	r1, #2
 8000450:	4462      	add	r2, ip
 8000452:	1a12      	subs	r2, r2, r0
 8000454:	b2a4      	uxth	r4, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000462:	fb00 f505 	mul.w	r5, r0, r5
 8000466:	42a5      	cmp	r5, r4
 8000468:	d90a      	bls.n	8000480 <__udivmoddi4+0x90>
 800046a:	eb1c 0404 	adds.w	r4, ip, r4
 800046e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000472:	f080 8107 	bcs.w	8000684 <__udivmoddi4+0x294>
 8000476:	42a5      	cmp	r5, r4
 8000478:	f240 8104 	bls.w	8000684 <__udivmoddi4+0x294>
 800047c:	4464      	add	r4, ip
 800047e:	3802      	subs	r0, #2
 8000480:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000484:	1b64      	subs	r4, r4, r5
 8000486:	2100      	movs	r1, #0
 8000488:	b11e      	cbz	r6, 8000492 <__udivmoddi4+0xa2>
 800048a:	40dc      	lsrs	r4, r3
 800048c:	2300      	movs	r3, #0
 800048e:	e9c6 4300 	strd	r4, r3, [r6]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0xbc>
 800049a:	2e00      	cmp	r6, #0
 800049c:	f000 80ed 	beq.w	800067a <__udivmoddi4+0x28a>
 80004a0:	2100      	movs	r1, #0
 80004a2:	e9c6 0500 	strd	r0, r5, [r6]
 80004a6:	4608      	mov	r0, r1
 80004a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ac:	fab3 f183 	clz	r1, r3
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d149      	bne.n	8000548 <__udivmoddi4+0x158>
 80004b4:	42ab      	cmp	r3, r5
 80004b6:	d302      	bcc.n	80004be <__udivmoddi4+0xce>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	f200 80f8 	bhi.w	80006ae <__udivmoddi4+0x2be>
 80004be:	1a84      	subs	r4, r0, r2
 80004c0:	eb65 0203 	sbc.w	r2, r5, r3
 80004c4:	2001      	movs	r0, #1
 80004c6:	4617      	mov	r7, r2
 80004c8:	2e00      	cmp	r6, #0
 80004ca:	d0e2      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	e9c6 4700 	strd	r4, r7, [r6]
 80004d0:	e7df      	b.n	8000492 <__udivmoddi4+0xa2>
 80004d2:	b902      	cbnz	r2, 80004d6 <__udivmoddi4+0xe6>
 80004d4:	deff      	udf	#255	; 0xff
 80004d6:	fab2 f382 	clz	r3, r2
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f040 8090 	bne.w	8000600 <__udivmoddi4+0x210>
 80004e0:	1a8a      	subs	r2, r1, r2
 80004e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e6:	fa1f fe8c 	uxth.w	lr, ip
 80004ea:	2101      	movs	r1, #1
 80004ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80004f0:	fb07 2015 	mls	r0, r7, r5, r2
 80004f4:	0c22      	lsrs	r2, r4, #16
 80004f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004fa:	fb0e f005 	mul.w	r0, lr, r5
 80004fe:	4290      	cmp	r0, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x124>
 8000502:	eb1c 0202 	adds.w	r2, ip, r2
 8000506:	f105 38ff 	add.w	r8, r5, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x122>
 800050c:	4290      	cmp	r0, r2
 800050e:	f200 80cb 	bhi.w	80006a8 <__udivmoddi4+0x2b8>
 8000512:	4645      	mov	r5, r8
 8000514:	1a12      	subs	r2, r2, r0
 8000516:	b2a4      	uxth	r4, r4
 8000518:	fbb2 f0f7 	udiv	r0, r2, r7
 800051c:	fb07 2210 	mls	r2, r7, r0, r2
 8000520:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000524:	fb0e fe00 	mul.w	lr, lr, r0
 8000528:	45a6      	cmp	lr, r4
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x14e>
 800052c:	eb1c 0404 	adds.w	r4, ip, r4
 8000530:	f100 32ff 	add.w	r2, r0, #4294967295
 8000534:	d202      	bcs.n	800053c <__udivmoddi4+0x14c>
 8000536:	45a6      	cmp	lr, r4
 8000538:	f200 80bb 	bhi.w	80006b2 <__udivmoddi4+0x2c2>
 800053c:	4610      	mov	r0, r2
 800053e:	eba4 040e 	sub.w	r4, r4, lr
 8000542:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000546:	e79f      	b.n	8000488 <__udivmoddi4+0x98>
 8000548:	f1c1 0720 	rsb	r7, r1, #32
 800054c:	408b      	lsls	r3, r1
 800054e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000552:	ea4c 0c03 	orr.w	ip, ip, r3
 8000556:	fa05 f401 	lsl.w	r4, r5, r1
 800055a:	fa20 f307 	lsr.w	r3, r0, r7
 800055e:	40fd      	lsrs	r5, r7
 8000560:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000564:	4323      	orrs	r3, r4
 8000566:	fbb5 f8f9 	udiv	r8, r5, r9
 800056a:	fa1f fe8c 	uxth.w	lr, ip
 800056e:	fb09 5518 	mls	r5, r9, r8, r5
 8000572:	0c1c      	lsrs	r4, r3, #16
 8000574:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000578:	fb08 f50e 	mul.w	r5, r8, lr
 800057c:	42a5      	cmp	r5, r4
 800057e:	fa02 f201 	lsl.w	r2, r2, r1
 8000582:	fa00 f001 	lsl.w	r0, r0, r1
 8000586:	d90b      	bls.n	80005a0 <__udivmoddi4+0x1b0>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000590:	f080 8088 	bcs.w	80006a4 <__udivmoddi4+0x2b4>
 8000594:	42a5      	cmp	r5, r4
 8000596:	f240 8085 	bls.w	80006a4 <__udivmoddi4+0x2b4>
 800059a:	f1a8 0802 	sub.w	r8, r8, #2
 800059e:	4464      	add	r4, ip
 80005a0:	1b64      	subs	r4, r4, r5
 80005a2:	b29d      	uxth	r5, r3
 80005a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005a8:	fb09 4413 	mls	r4, r9, r3, r4
 80005ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005b4:	45a6      	cmp	lr, r4
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x1da>
 80005b8:	eb1c 0404 	adds.w	r4, ip, r4
 80005bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005c0:	d26c      	bcs.n	800069c <__udivmoddi4+0x2ac>
 80005c2:	45a6      	cmp	lr, r4
 80005c4:	d96a      	bls.n	800069c <__udivmoddi4+0x2ac>
 80005c6:	3b02      	subs	r3, #2
 80005c8:	4464      	add	r4, ip
 80005ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ce:	fba3 9502 	umull	r9, r5, r3, r2
 80005d2:	eba4 040e 	sub.w	r4, r4, lr
 80005d6:	42ac      	cmp	r4, r5
 80005d8:	46c8      	mov	r8, r9
 80005da:	46ae      	mov	lr, r5
 80005dc:	d356      	bcc.n	800068c <__udivmoddi4+0x29c>
 80005de:	d053      	beq.n	8000688 <__udivmoddi4+0x298>
 80005e0:	b156      	cbz	r6, 80005f8 <__udivmoddi4+0x208>
 80005e2:	ebb0 0208 	subs.w	r2, r0, r8
 80005e6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ea:	fa04 f707 	lsl.w	r7, r4, r7
 80005ee:	40ca      	lsrs	r2, r1
 80005f0:	40cc      	lsrs	r4, r1
 80005f2:	4317      	orrs	r7, r2
 80005f4:	e9c6 7400 	strd	r7, r4, [r6]
 80005f8:	4618      	mov	r0, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000600:	f1c3 0120 	rsb	r1, r3, #32
 8000604:	fa02 fc03 	lsl.w	ip, r2, r3
 8000608:	fa20 f201 	lsr.w	r2, r0, r1
 800060c:	fa25 f101 	lsr.w	r1, r5, r1
 8000610:	409d      	lsls	r5, r3
 8000612:	432a      	orrs	r2, r5
 8000614:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000618:	fa1f fe8c 	uxth.w	lr, ip
 800061c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000620:	fb07 1510 	mls	r5, r7, r0, r1
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800062a:	fb00 f50e 	mul.w	r5, r0, lr
 800062e:	428d      	cmp	r5, r1
 8000630:	fa04 f403 	lsl.w	r4, r4, r3
 8000634:	d908      	bls.n	8000648 <__udivmoddi4+0x258>
 8000636:	eb1c 0101 	adds.w	r1, ip, r1
 800063a:	f100 38ff 	add.w	r8, r0, #4294967295
 800063e:	d22f      	bcs.n	80006a0 <__udivmoddi4+0x2b0>
 8000640:	428d      	cmp	r5, r1
 8000642:	d92d      	bls.n	80006a0 <__udivmoddi4+0x2b0>
 8000644:	3802      	subs	r0, #2
 8000646:	4461      	add	r1, ip
 8000648:	1b49      	subs	r1, r1, r5
 800064a:	b292      	uxth	r2, r2
 800064c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000650:	fb07 1115 	mls	r1, r7, r5, r1
 8000654:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000658:	fb05 f10e 	mul.w	r1, r5, lr
 800065c:	4291      	cmp	r1, r2
 800065e:	d908      	bls.n	8000672 <__udivmoddi4+0x282>
 8000660:	eb1c 0202 	adds.w	r2, ip, r2
 8000664:	f105 38ff 	add.w	r8, r5, #4294967295
 8000668:	d216      	bcs.n	8000698 <__udivmoddi4+0x2a8>
 800066a:	4291      	cmp	r1, r2
 800066c:	d914      	bls.n	8000698 <__udivmoddi4+0x2a8>
 800066e:	3d02      	subs	r5, #2
 8000670:	4462      	add	r2, ip
 8000672:	1a52      	subs	r2, r2, r1
 8000674:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000678:	e738      	b.n	80004ec <__udivmoddi4+0xfc>
 800067a:	4631      	mov	r1, r6
 800067c:	4630      	mov	r0, r6
 800067e:	e708      	b.n	8000492 <__udivmoddi4+0xa2>
 8000680:	4639      	mov	r1, r7
 8000682:	e6e6      	b.n	8000452 <__udivmoddi4+0x62>
 8000684:	4610      	mov	r0, r2
 8000686:	e6fb      	b.n	8000480 <__udivmoddi4+0x90>
 8000688:	4548      	cmp	r0, r9
 800068a:	d2a9      	bcs.n	80005e0 <__udivmoddi4+0x1f0>
 800068c:	ebb9 0802 	subs.w	r8, r9, r2
 8000690:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000694:	3b01      	subs	r3, #1
 8000696:	e7a3      	b.n	80005e0 <__udivmoddi4+0x1f0>
 8000698:	4645      	mov	r5, r8
 800069a:	e7ea      	b.n	8000672 <__udivmoddi4+0x282>
 800069c:	462b      	mov	r3, r5
 800069e:	e794      	b.n	80005ca <__udivmoddi4+0x1da>
 80006a0:	4640      	mov	r0, r8
 80006a2:	e7d1      	b.n	8000648 <__udivmoddi4+0x258>
 80006a4:	46d0      	mov	r8, sl
 80006a6:	e77b      	b.n	80005a0 <__udivmoddi4+0x1b0>
 80006a8:	3d02      	subs	r5, #2
 80006aa:	4462      	add	r2, ip
 80006ac:	e732      	b.n	8000514 <__udivmoddi4+0x124>
 80006ae:	4608      	mov	r0, r1
 80006b0:	e70a      	b.n	80004c8 <__udivmoddi4+0xd8>
 80006b2:	4464      	add	r4, ip
 80006b4:	3802      	subs	r0, #2
 80006b6:	e742      	b.n	800053e <__udivmoddi4+0x14e>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
   /* ETH_CODE: add breakpoint when stack oveflow is detected by FreeRTOS.
	* Useful for debugging issues.
	*/
   __BKPT(0);
 80006bc:	be00      	bkpt	0x0000
}
 80006be:	4770      	bx	lr

080006c0 <lwiperf_tcp_close>:
static void
lwiperf_list_remove(lwiperf_state_base_t *item)
{
  lwiperf_state_base_t *prev = NULL;
  lwiperf_state_base_t *iter;
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 80006c0:	4a3b      	ldr	r2, [pc, #236]	; (80007b0 <lwiperf_tcp_close+0xf0>)
 80006c2:	6813      	ldr	r3, [r2, #0]
}

/** Close an iperf tcp session */
static void
lwiperf_tcp_close(lwiperf_state_tcp_t *conn, enum lwiperf_report_type report_type)
{
 80006c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006c8:	4604      	mov	r4, r0
 80006ca:	b087      	sub	sp, #28
 80006cc:	460e      	mov	r6, r1
  for (iter = lwiperf_all_connections; iter != NULL; prev = iter, iter = iter->next) {
 80006ce:	b91b      	cbnz	r3, 80006d8 <lwiperf_tcp_close+0x18>
 80006d0:	e01b      	b.n	800070a <lwiperf_tcp_close+0x4a>
 80006d2:	461a      	mov	r2, r3
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	b1c3      	cbz	r3, 800070a <lwiperf_tcp_close+0x4a>
    if (iter == item) {
 80006d8:	429c      	cmp	r4, r3
 80006da:	d1fa      	bne.n	80006d2 <lwiperf_tcp_close+0x12>
        prev->next = iter->next;
 80006dc:	6825      	ldr	r5, [r4, #0]
 80006de:	6015      	str	r5, [r2, #0]
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 80006e0:	b19d      	cbz	r5, 800070a <lwiperf_tcp_close+0x4a>
        LWIP_ASSERT("duplicate entry", iter != item);
 80006e2:	42ac      	cmp	r4, r5
 80006e4:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80007b8 <lwiperf_tcp_close+0xf8>
 80006e8:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80007c0 <lwiperf_tcp_close+0x100>
 80006ec:	4f31      	ldr	r7, [pc, #196]	; (80007b4 <lwiperf_tcp_close+0xf4>)
 80006ee:	d003      	beq.n	80006f8 <lwiperf_tcp_close+0x38>
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 80006f0:	682d      	ldr	r5, [r5, #0]
 80006f2:	b155      	cbz	r5, 800070a <lwiperf_tcp_close+0x4a>
        LWIP_ASSERT("duplicate entry", iter != item);
 80006f4:	42ac      	cmp	r4, r5
 80006f6:	d1fb      	bne.n	80006f0 <lwiperf_tcp_close+0x30>
 80006f8:	464b      	mov	r3, r9
 80006fa:	22d0      	movs	r2, #208	; 0xd0
 80006fc:	4641      	mov	r1, r8
 80006fe:	4638      	mov	r0, r7
 8000700:	f010 fdea 	bl	80112d8 <iprintf>
      for (iter = iter->next; iter != NULL; iter = iter->next) {
 8000704:	682d      	ldr	r5, [r5, #0]
 8000706:	2d00      	cmp	r5, #0
 8000708:	d1f4      	bne.n	80006f4 <lwiperf_tcp_close+0x34>
  if ((conn != NULL) && (conn->report_fn != NULL)) {
 800070a:	b1cc      	cbz	r4, 8000740 <lwiperf_tcp_close+0x80>
 800070c:	69a3      	ldr	r3, [r4, #24]
 800070e:	b1bb      	cbz	r3, 8000740 <lwiperf_tcp_close+0x80>
    now = sys_now();
 8000710:	f006 fbba 	bl	8006e88 <sys_now>
    duration_ms = now - conn->time_started;
 8000714:	6963      	ldr	r3, [r4, #20]
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 8000716:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
    if (duration_ms == 0) {
 800071a:	1ac5      	subs	r5, r0, r3
 800071c:	d046      	beq.n	80007ac <lwiperf_tcp_close+0xec>
      bandwidth_kbitpsec = (conn->bytes_transferred / duration_ms) * 8U;
 800071e:	fbbc f7f5 	udiv	r7, ip, r5
 8000722:	00ff      	lsls	r7, r7, #3
                    &conn->conn_pcb->local_ip, conn->conn_pcb->local_port,
 8000724:	6922      	ldr	r2, [r4, #16]
    conn->report_fn(conn->report_arg, report_type,
 8000726:	4631      	mov	r1, r6
 8000728:	8ad3      	ldrh	r3, [r2, #22]
 800072a:	e9d4 6006 	ldrd	r6, r0, [r4, #24]
 800072e:	e9cd 5703 	strd	r5, r7, [sp, #12]
 8000732:	f8cd c008 	str.w	ip, [sp, #8]
 8000736:	8b15      	ldrh	r5, [r2, #24]
 8000738:	9501      	str	r5, [sp, #4]
                    &conn->conn_pcb->remote_ip, conn->conn_pcb->remote_port,
 800073a:	1d15      	adds	r5, r2, #4
    conn->report_fn(conn->report_arg, report_type,
 800073c:	9500      	str	r5, [sp, #0]
 800073e:	47b0      	blx	r6
  err_t err;

  lwiperf_list_remove(&conn->base);
  lwip_tcp_conn_report(conn, report_type);
  if (conn->conn_pcb != NULL) {
 8000740:	6920      	ldr	r0, [r4, #16]
 8000742:	b330      	cbz	r0, 8000792 <lwiperf_tcp_close+0xd2>
    tcp_arg(conn->conn_pcb, NULL);
 8000744:	2100      	movs	r1, #0
 8000746:	f00a ffbd 	bl	800b6c4 <tcp_arg>
    tcp_poll(conn->conn_pcb, NULL, 0);
 800074a:	2200      	movs	r2, #0
 800074c:	6920      	ldr	r0, [r4, #16]
 800074e:	4611      	mov	r1, r2
 8000750:	f00b f81a 	bl	800b788 <tcp_poll>
    tcp_sent(conn->conn_pcb, NULL);
 8000754:	2100      	movs	r1, #0
 8000756:	6920      	ldr	r0, [r4, #16]
 8000758:	f00a ffd6 	bl	800b708 <tcp_sent>
    tcp_recv(conn->conn_pcb, NULL);
 800075c:	2100      	movs	r1, #0
 800075e:	6920      	ldr	r0, [r4, #16]
 8000760:	f00a ffb8 	bl	800b6d4 <tcp_recv>
    tcp_err(conn->conn_pcb, NULL);
 8000764:	6920      	ldr	r0, [r4, #16]
 8000766:	2100      	movs	r1, #0
 8000768:	f00a ffe8 	bl	800b73c <tcp_err>
    err = tcp_close(conn->conn_pcb);
 800076c:	6920      	ldr	r0, [r4, #16]
 800076e:	f00b fe5d 	bl	800c42c <tcp_close>
    if (err != ERR_OK) {
 8000772:	b928      	cbnz	r0, 8000780 <lwiperf_tcp_close+0xc0>
  } else {
    /* no conn pcb, this is the listener pcb */
    err = tcp_close(conn->server_pcb);
    LWIP_ASSERT("error", err == ERR_OK);
  }
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000774:	4620      	mov	r0, r4
}
 8000776:	b007      	add	sp, #28
 8000778:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 800077c:	f009 bb02 	b.w	8009d84 <mem_free>
      tcp_abort(conn->conn_pcb);
 8000780:	6920      	ldr	r0, [r4, #16]
 8000782:	f00b fc6d 	bl	800c060 <tcp_abort>
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 8000786:	4620      	mov	r0, r4
}
 8000788:	b007      	add	sp, #28
 800078a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIPERF_FREE(lwiperf_state_tcp_t, conn);
 800078e:	f009 baf9 	b.w	8009d84 <mem_free>
    err = tcp_close(conn->server_pcb);
 8000792:	68e0      	ldr	r0, [r4, #12]
 8000794:	f00b fe4a 	bl	800c42c <tcp_close>
    LWIP_ASSERT("error", err == ERR_OK);
 8000798:	2800      	cmp	r0, #0
 800079a:	d0eb      	beq.n	8000774 <lwiperf_tcp_close+0xb4>
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <lwiperf_tcp_close+0xf8>)
 800079e:	f240 120d 	movw	r2, #269	; 0x10d
 80007a2:	4906      	ldr	r1, [pc, #24]	; (80007bc <lwiperf_tcp_close+0xfc>)
 80007a4:	4803      	ldr	r0, [pc, #12]	; (80007b4 <lwiperf_tcp_close+0xf4>)
 80007a6:	f010 fd97 	bl	80112d8 <iprintf>
 80007aa:	e7e3      	b.n	8000774 <lwiperf_tcp_close+0xb4>
      bandwidth_kbitpsec = 0;
 80007ac:	462f      	mov	r7, r5
 80007ae:	e7b9      	b.n	8000724 <lwiperf_tcp_close+0x64>
 80007b0:	240000a8 	.word	0x240000a8
 80007b4:	08012578 	.word	0x08012578
 80007b8:	08012550 	.word	0x08012550
 80007bc:	080125a0 	.word	0x080125a0
 80007c0:	08012568 	.word	0x08012568

080007c4 <lwiperf_tcp_accept>:
/** This is called when a new client connects for an iperf tcp session */
static err_t
lwiperf_tcp_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
  lwiperf_state_tcp_t *s, *conn;
  if ((err != ERR_OK) || (newpcb == NULL) || (arg == NULL)) {
 80007c4:	2800      	cmp	r0, #0
 80007c6:	bf18      	it	ne
 80007c8:	2900      	cmpne	r1, #0
 80007ca:	f000 8092 	beq.w	80008f2 <lwiperf_tcp_accept+0x12e>
 80007ce:	2a00      	cmp	r2, #0
 80007d0:	f040 808f 	bne.w	80008f2 <lwiperf_tcp_accept+0x12e>
{
 80007d4:	b570      	push	{r4, r5, r6, lr}
    return ERR_VAL;
  }

  s = (lwiperf_state_tcp_t *)arg;
  LWIP_ASSERT("invalid session", s->base.server);
 80007d6:	7943      	ldrb	r3, [r0, #5]
 80007d8:	460e      	mov	r6, r1
 80007da:	4604      	mov	r4, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d06b      	beq.n	80008b8 <lwiperf_tcp_accept+0xf4>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 80007e0:	68e3      	ldr	r3, [r4, #12]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d072      	beq.n	80008cc <lwiperf_tcp_accept+0x108>
  LWIP_ASSERT("invalid conn pcb", s->conn_pcb == NULL);
 80007e6:	6923      	ldr	r3, [r4, #16]
 80007e8:	b133      	cbz	r3, 80007f8 <lwiperf_tcp_accept+0x34>
 80007ea:	4b43      	ldr	r3, [pc, #268]	; (80008f8 <lwiperf_tcp_accept+0x134>)
 80007ec:	f240 225a 	movw	r2, #602	; 0x25a
 80007f0:	4942      	ldr	r1, [pc, #264]	; (80008fc <lwiperf_tcp_accept+0x138>)
 80007f2:	4843      	ldr	r0, [pc, #268]	; (8000900 <lwiperf_tcp_accept+0x13c>)
 80007f4:	f010 fd70 	bl	80112d8 <iprintf>
  if (s->specific_remote) {
 80007f8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d138      	bne.n	8000872 <lwiperf_tcp_accept+0xae>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
      /* this listener belongs to a client session, and this is not the correct remote */
      return ERR_VAL;
    }
  } else {
    LWIP_ASSERT("s->base.related_master_state == NULL", s->base.related_master_state == NULL);
 8000800:	68a3      	ldr	r3, [r4, #8]
 8000802:	b133      	cbz	r3, 8000812 <lwiperf_tcp_accept+0x4e>
 8000804:	4b3c      	ldr	r3, [pc, #240]	; (80008f8 <lwiperf_tcp_accept+0x134>)
 8000806:	f240 2262 	movw	r2, #610	; 0x262
 800080a:	493e      	ldr	r1, [pc, #248]	; (8000904 <lwiperf_tcp_accept+0x140>)
 800080c:	483c      	ldr	r0, [pc, #240]	; (8000900 <lwiperf_tcp_accept+0x13c>)
 800080e:	f010 fd63 	bl	80112d8 <iprintf>
  }

  conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000812:	2048      	movs	r0, #72	; 0x48
 8000814:	f009 fc66 	bl	800a0e4 <mem_malloc>
  if (conn == NULL) {
 8000818:	4605      	mov	r5, r0
 800081a:	2800      	cmp	r0, #0
 800081c:	d066      	beq.n	80008ec <lwiperf_tcp_accept+0x128>
    return ERR_MEM;
  }
  memset(conn, 0, sizeof(lwiperf_state_tcp_t));
 800081e:	2248      	movs	r2, #72	; 0x48
 8000820:	2100      	movs	r1, #0
 8000822:	f010 fdf8 	bl	8011416 <memset>
  conn->base.tcp = 1;
 8000826:	f240 1301 	movw	r3, #257	; 0x101
  conn->base.server = 1;
  conn->base.related_master_state = &s->base;
 800082a:	60ac      	str	r4, [r5, #8]
  conn->base.tcp = 1;
 800082c:	80ab      	strh	r3, [r5, #4]
  conn->conn_pcb = newpcb;
 800082e:	612e      	str	r6, [r5, #16]
  conn->time_started = sys_now();
 8000830:	f006 fb2a 	bl	8006e88 <sys_now>
  conn->report_fn = s->report_fn;
 8000834:	69a3      	ldr	r3, [r4, #24]
  conn->report_arg = s->report_arg;

  /* setup the tcp rx connection */
  tcp_arg(newpcb, conn);
 8000836:	4629      	mov	r1, r5
  conn->report_fn = s->report_fn;
 8000838:	e9c5 0305 	strd	r0, r3, [r5, #20]
  conn->report_arg = s->report_arg;
 800083c:	69e3      	ldr	r3, [r4, #28]
  tcp_arg(newpcb, conn);
 800083e:	4630      	mov	r0, r6
  conn->report_arg = s->report_arg;
 8000840:	61eb      	str	r3, [r5, #28]
  tcp_arg(newpcb, conn);
 8000842:	f00a ff3f 	bl	800b6c4 <tcp_arg>
  tcp_recv(newpcb, lwiperf_tcp_recv);
 8000846:	4930      	ldr	r1, [pc, #192]	; (8000908 <lwiperf_tcp_accept+0x144>)
 8000848:	4630      	mov	r0, r6
 800084a:	f00a ff43 	bl	800b6d4 <tcp_recv>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 800084e:	2202      	movs	r2, #2
 8000850:	492e      	ldr	r1, [pc, #184]	; (800090c <lwiperf_tcp_accept+0x148>)
 8000852:	4630      	mov	r0, r6
 8000854:	f00a ff98 	bl	800b788 <tcp_poll>
  tcp_err(conn->conn_pcb, lwiperf_tcp_err);
 8000858:	492d      	ldr	r1, [pc, #180]	; (8000910 <lwiperf_tcp_accept+0x14c>)
 800085a:	6928      	ldr	r0, [r5, #16]
 800085c:	f00a ff6e 	bl	800b73c <tcp_err>

  if (s->specific_remote) {
 8000860:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8000864:	b97b      	cbnz	r3, 8000886 <lwiperf_tcp_accept+0xc2>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000866:	4e2b      	ldr	r6, [pc, #172]	; (8000914 <lwiperf_tcp_accept+0x150>)
 8000868:	6831      	ldr	r1, [r6, #0]
      s->report_fn = NULL;
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
    }
  }
  lwiperf_list_add(&conn->base);
  return ERR_OK;
 800086a:	2000      	movs	r0, #0
  item->next = lwiperf_all_connections;
 800086c:	6029      	str	r1, [r5, #0]
  lwiperf_all_connections = item;
 800086e:	6035      	str	r5, [r6, #0]
}
 8000870:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 8000872:	68a3      	ldr	r3, [r4, #8]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d031      	beq.n	80008dc <lwiperf_tcp_accept+0x118>
    if (!ip_addr_cmp(&newpcb->remote_ip, &s->remote_addr)) {
 8000878:	6872      	ldr	r2, [r6, #4]
 800087a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800087c:	429a      	cmp	r2, r3
 800087e:	d0c8      	beq.n	8000812 <lwiperf_tcp_accept+0x4e>
    return ERR_VAL;
 8000880:	f06f 0005 	mvn.w	r0, #5
}
 8000884:	bd70      	pop	{r4, r5, r6, pc}
    conn->base.related_master_state = s->base.related_master_state;
 8000886:	68a2      	ldr	r2, [r4, #8]
 8000888:	4e22      	ldr	r6, [pc, #136]	; (8000914 <lwiperf_tcp_accept+0x150>)
 800088a:	60aa      	str	r2, [r5, #8]
    if (!s->client_tradeoff_mode || !lwiperf_list_find(s->base.related_master_state)) {
 800088c:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8000890:	b153      	cbz	r3, 80008a8 <lwiperf_tcp_accept+0xe4>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 8000892:	6831      	ldr	r1, [r6, #0]
 8000894:	b141      	cbz	r1, 80008a8 <lwiperf_tcp_accept+0xe4>
    if (iter == item) {
 8000896:	428a      	cmp	r2, r1
 8000898:	d0e7      	beq.n	800086a <lwiperf_tcp_accept+0xa6>
 800089a:	460b      	mov	r3, r1
 800089c:	e001      	b.n	80008a2 <lwiperf_tcp_accept+0xde>
 800089e:	429a      	cmp	r2, r3
 80008a0:	d0e3      	beq.n	800086a <lwiperf_tcp_accept+0xa6>
  for (iter = lwiperf_all_connections; iter != NULL; iter = iter->next) {
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d1fa      	bne.n	800089e <lwiperf_tcp_accept+0xda>
      s->report_fn = NULL;
 80008a8:	2300      	movs	r3, #0
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 80008aa:	2102      	movs	r1, #2
 80008ac:	4620      	mov	r0, r4
      s->report_fn = NULL;
 80008ae:	61a3      	str	r3, [r4, #24]
      lwiperf_tcp_close(s, LWIPERF_TCP_ABORTED_LOCAL);
 80008b0:	f7ff ff06 	bl	80006c0 <lwiperf_tcp_close>
  item->next = lwiperf_all_connections;
 80008b4:	6831      	ldr	r1, [r6, #0]
 80008b6:	e7d8      	b.n	800086a <lwiperf_tcp_accept+0xa6>
  LWIP_ASSERT("invalid session", s->base.server);
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <lwiperf_tcp_accept+0x134>)
 80008ba:	f44f 7216 	mov.w	r2, #600	; 0x258
 80008be:	4916      	ldr	r1, [pc, #88]	; (8000918 <lwiperf_tcp_accept+0x154>)
 80008c0:	480f      	ldr	r0, [pc, #60]	; (8000900 <lwiperf_tcp_accept+0x13c>)
 80008c2:	f010 fd09 	bl	80112d8 <iprintf>
  LWIP_ASSERT("invalid listen pcb", s->server_pcb != NULL);
 80008c6:	68e3      	ldr	r3, [r4, #12]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d18c      	bne.n	80007e6 <lwiperf_tcp_accept+0x22>
 80008cc:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <lwiperf_tcp_accept+0x134>)
 80008ce:	f240 2259 	movw	r2, #601	; 0x259
 80008d2:	4912      	ldr	r1, [pc, #72]	; (800091c <lwiperf_tcp_accept+0x158>)
 80008d4:	480a      	ldr	r0, [pc, #40]	; (8000900 <lwiperf_tcp_accept+0x13c>)
 80008d6:	f010 fcff 	bl	80112d8 <iprintf>
 80008da:	e784      	b.n	80007e6 <lwiperf_tcp_accept+0x22>
    LWIP_ASSERT("s->base.related_master_state != NULL", s->base.related_master_state != NULL);
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <lwiperf_tcp_accept+0x134>)
 80008de:	f44f 7217 	mov.w	r2, #604	; 0x25c
 80008e2:	490f      	ldr	r1, [pc, #60]	; (8000920 <lwiperf_tcp_accept+0x15c>)
 80008e4:	4806      	ldr	r0, [pc, #24]	; (8000900 <lwiperf_tcp_accept+0x13c>)
 80008e6:	f010 fcf7 	bl	80112d8 <iprintf>
 80008ea:	e7c5      	b.n	8000878 <lwiperf_tcp_accept+0xb4>
    return ERR_MEM;
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
}
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 80008f2:	f06f 0005 	mvn.w	r0, #5
}
 80008f6:	4770      	bx	lr
 80008f8:	08012550 	.word	0x08012550
 80008fc:	080125cc 	.word	0x080125cc
 8000900:	08012578 	.word	0x08012578
 8000904:	08012608 	.word	0x08012608
 8000908:	08000d29 	.word	0x08000d29
 800090c:	08000a6d 	.word	0x08000a6d
 8000910:	08000925 	.word	0x08000925
 8000914:	240000a8 	.word	0x240000a8
 8000918:	080125a8 	.word	0x080125a8
 800091c:	080125b8 	.word	0x080125b8
 8000920:	080125e0 	.word	0x080125e0

08000924 <lwiperf_tcp_err>:
  lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000924:	2105      	movs	r1, #5
 8000926:	f7ff becb 	b.w	80006c0 <lwiperf_tcp_close>
 800092a:	bf00      	nop

0800092c <lwiperf_tcp_client_send_more>:
{
 800092c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 8000930:	4605      	mov	r5, r0
 8000932:	b110      	cbz	r0, 800093a <lwiperf_tcp_client_send_more+0xe>
 8000934:	7903      	ldrb	r3, [r0, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d16f      	bne.n	8000a1a <lwiperf_tcp_client_send_more+0xee>
 800093a:	4b3a      	ldr	r3, [pc, #232]	; (8000a24 <lwiperf_tcp_client_send_more+0xf8>)
 800093c:	f240 121d 	movw	r2, #285	; 0x11d
 8000940:	4939      	ldr	r1, [pc, #228]	; (8000a28 <lwiperf_tcp_client_send_more+0xfc>)
 8000942:	483a      	ldr	r0, [pc, #232]	; (8000a2c <lwiperf_tcp_client_send_more+0x100>)
 8000944:	f010 fcc8 	bl	80112d8 <iprintf>
      u32_t time_ms = time * 10;
 8000948:	f06f 0909 	mvn.w	r9, #9
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 800094c:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 8000a34 <lwiperf_tcp_client_send_more+0x108>
 8000950:	e006      	b.n	8000960 <lwiperf_tcp_client_send_more+0x34>
    if (err == ERR_OK) {
 8000952:	bb78      	cbnz	r0, 80009b4 <lwiperf_tcp_client_send_more+0x88>
      conn->bytes_transferred += txlen;
 8000954:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000956:	4423      	add	r3, r4
 8000958:	626b      	str	r3, [r5, #36]	; 0x24
  } while (send_more);
 800095a:	f1b8 0f00 	cmp.w	r8, #0
 800095e:	d029      	beq.n	80009b4 <lwiperf_tcp_client_send_more+0x88>
    if (conn->settings.amount & PP_HTONL(0x80000000)) {
 8000960:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8000962:	0602      	lsls	r2, r0, #24
 8000964:	d52c      	bpl.n	80009c0 <lwiperf_tcp_client_send_more+0x94>
      u32_t now = sys_now();
 8000966:	f006 fa8f 	bl	8006e88 <sys_now>
      u32_t diff_ms = now - conn->time_started;
 800096a:	696b      	ldr	r3, [r5, #20]
      u32_t now = sys_now();
 800096c:	4604      	mov	r4, r0
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 800096e:	6be8      	ldr	r0, [r5, #60]	; 0x3c
      u32_t diff_ms = now - conn->time_started;
 8000970:	1ae4      	subs	r4, r4, r3
      u32_t time = (u32_t) - (s32_t)lwip_htonl(conn->settings.amount);
 8000972:	f009 f949 	bl	8009c08 <lwip_htonl>
      u32_t time_ms = time * 10;
 8000976:	fb09 f000 	mul.w	r0, r9, r0
      if (diff_ms >= time_ms) {
 800097a:	4284      	cmp	r4, r0
 800097c:	d225      	bcs.n	80009ca <lwiperf_tcp_client_send_more+0x9e>
    if (conn->bytes_transferred < 24) {
 800097e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000980:	2b17      	cmp	r3, #23
 8000982:	d93f      	bls.n	8000a04 <lwiperf_tcp_client_send_more+0xd8>
    } else if (conn->bytes_transferred < 48) {
 8000984:	2b2f      	cmp	r3, #47	; 0x2f
 8000986:	d827      	bhi.n	80009d8 <lwiperf_tcp_client_send_more+0xac>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 8000988:	18ee      	adds	r6, r5, r3
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 800098a:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
      apiflags = TCP_WRITE_FLAG_COPY | TCP_WRITE_FLAG_MORE;
 800098e:	f04f 0a03 	mov.w	sl, #3
      send_more = 1;
 8000992:	f04f 0801 	mov.w	r8, #1
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred - 24];
 8000996:	3610      	adds	r6, #16
      txlen_max = (u16_t)(48 - conn->bytes_transferred);
 8000998:	b29c      	uxth	r4, r3
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 800099a:	f240 27da 	movw	r7, #730	; 0x2da
      err = tcp_write(conn->conn_pcb, txptr, txlen, apiflags);
 800099e:	4653      	mov	r3, sl
 80009a0:	4622      	mov	r2, r4
 80009a2:	4631      	mov	r1, r6
 80009a4:	6928      	ldr	r0, [r5, #16]
 80009a6:	f00d fc2b 	bl	800e200 <tcp_write>
      if (err ==  ERR_MEM) {
 80009aa:	1c43      	adds	r3, r0, #1
 80009ac:	d1d1      	bne.n	8000952 <lwiperf_tcp_client_send_more+0x26>
        txlen /= 2;
 80009ae:	0864      	lsrs	r4, r4, #1
    } while ((err == ERR_MEM) && (txlen >= (TCP_MSS / 2)));
 80009b0:	42bc      	cmp	r4, r7
 80009b2:	d0f4      	beq.n	800099e <lwiperf_tcp_client_send_more+0x72>
  tcp_output(conn->conn_pcb);
 80009b4:	6928      	ldr	r0, [r5, #16]
 80009b6:	f00e fa41 	bl	800ee3c <tcp_output>
}
 80009ba:	2000      	movs	r0, #0
 80009bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      u32_t amount_bytes = lwip_htonl(conn->settings.amount);
 80009c0:	f009 f922 	bl	8009c08 <lwip_htonl>
      if (amount_bytes >= conn->bytes_transferred) {
 80009c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80009c6:	4283      	cmp	r3, r0
 80009c8:	d8da      	bhi.n	8000980 <lwiperf_tcp_client_send_more+0x54>
        lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_CLIENT);
 80009ca:	4628      	mov	r0, r5
 80009cc:	2101      	movs	r1, #1
 80009ce:	f7ff fe77 	bl	80006c0 <lwiperf_tcp_close>
}
 80009d2:	2000      	movs	r0, #0
 80009d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009d8:	4a15      	ldr	r2, [pc, #84]	; (8000a30 <lwiperf_tcp_client_send_more+0x104>)
      apiflags = 0; /* no copying needed */
 80009da:	f240 54b4 	movw	r4, #1460	; 0x5b4
 80009de:	f04f 0a00 	mov.w	sl, #0
 80009e2:	f04f 0801 	mov.w	r8, #1
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009e6:	fba2 1203 	umull	r1, r2, r2, r3
      apiflags = 0; /* no copying needed */
 80009ea:	f240 519c 	movw	r1, #1436	; 0x59c
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009ee:	08d2      	lsrs	r2, r2, #3
      apiflags = 0; /* no copying needed */
 80009f0:	2b30      	cmp	r3, #48	; 0x30
 80009f2:	bf08      	it	eq
 80009f4:	460c      	moveq	r4, r1
      txptr = LWIP_CONST_CAST(void *, &lwiperf_txbuf_const[conn->bytes_transferred % 10]);
 80009f6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80009fa:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 80009fe:	eb0b 0603 	add.w	r6, fp, r3
      if (conn->bytes_transferred == 48) { /* @todo: fix this for intermediate settings, too */
 8000a02:	e7ca      	b.n	800099a <lwiperf_tcp_client_send_more+0x6e>
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 8000a04:	f105 0628 	add.w	r6, r5, #40	; 0x28
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 8000a08:	f1c3 0418 	rsb	r4, r3, #24
      apiflags = TCP_WRITE_FLAG_COPY;
 8000a0c:	f04f 0a01 	mov.w	sl, #1
    send_more = 0;
 8000a10:	f04f 0800 	mov.w	r8, #0
      txptr = &((u8_t *)&conn->settings)[conn->bytes_transferred];
 8000a14:	441e      	add	r6, r3
      txlen_max = (u16_t)(24 - conn->bytes_transferred);
 8000a16:	b2a4      	uxth	r4, r4
      apiflags = TCP_WRITE_FLAG_COPY;
 8000a18:	e7bf      	b.n	800099a <lwiperf_tcp_client_send_more+0x6e>
  LWIP_ASSERT("conn invalid", (conn != NULL) && conn->base.tcp && (conn->base.server == 0));
 8000a1a:	7943      	ldrb	r3, [r0, #5]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d093      	beq.n	8000948 <lwiperf_tcp_client_send_more+0x1c>
 8000a20:	e78b      	b.n	800093a <lwiperf_tcp_client_send_more+0xe>
 8000a22:	bf00      	nop
 8000a24:	08012550 	.word	0x08012550
 8000a28:	08012630 	.word	0x08012630
 8000a2c:	08012578 	.word	0x08012578
 8000a30:	cccccccd 	.word	0xcccccccd
 8000a34:	080126c4 	.word	0x080126c4

08000a38 <lwiperf_tcp_client_sent>:
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a38:	6903      	ldr	r3, [r0, #16]
 8000a3a:	428b      	cmp	r3, r1
{
 8000a3c:	b510      	push	{r4, lr}
 8000a3e:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000a40:	d006      	beq.n	8000a50 <lwiperf_tcp_client_sent+0x18>
 8000a42:	4b07      	ldr	r3, [pc, #28]	; (8000a60 <lwiperf_tcp_client_sent+0x28>)
 8000a44:	f44f 72b3 	mov.w	r2, #358	; 0x166
 8000a48:	4906      	ldr	r1, [pc, #24]	; (8000a64 <lwiperf_tcp_client_sent+0x2c>)
 8000a4a:	4807      	ldr	r0, [pc, #28]	; (8000a68 <lwiperf_tcp_client_sent+0x30>)
 8000a4c:	f010 fc44 	bl	80112d8 <iprintf>
  conn->poll_count = 0;
 8000a50:	2300      	movs	r3, #0
  return lwiperf_tcp_client_send_more(conn);
 8000a52:	4620      	mov	r0, r4
  conn->poll_count = 0;
 8000a54:	f884 3020 	strb.w	r3, [r4, #32]
}
 8000a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000a5c:	f7ff bf66 	b.w	800092c <lwiperf_tcp_client_send_more>
 8000a60:	08012550 	.word	0x08012550
 8000a64:	08012640 	.word	0x08012640
 8000a68:	08012578 	.word	0x08012578

08000a6c <lwiperf_tcp_poll>:
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a6c:	6903      	ldr	r3, [r0, #16]
 8000a6e:	428b      	cmp	r3, r1
{
 8000a70:	b510      	push	{r4, lr}
 8000a72:	4604      	mov	r4, r0
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000a74:	d006      	beq.n	8000a84 <lwiperf_tcp_poll+0x18>
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <lwiperf_tcp_poll+0x48>)
 8000a78:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000a7c:	490e      	ldr	r1, [pc, #56]	; (8000ab8 <lwiperf_tcp_poll+0x4c>)
 8000a7e:	480f      	ldr	r0, [pc, #60]	; (8000abc <lwiperf_tcp_poll+0x50>)
 8000a80:	f010 fc2a 	bl	80112d8 <iprintf>
  if (++conn->poll_count >= LWIPERF_TCP_MAX_IDLE_SEC) {
 8000a84:	f894 3020 	ldrb.w	r3, [r4, #32]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b09      	cmp	r3, #9
 8000a8e:	f884 3020 	strb.w	r3, [r4, #32]
 8000a92:	d808      	bhi.n	8000aa6 <lwiperf_tcp_poll+0x3a>
  if (!conn->base.server) {
 8000a94:	7963      	ldrb	r3, [r4, #5]
 8000a96:	b10b      	cbz	r3, 8000a9c <lwiperf_tcp_poll+0x30>
}
 8000a98:	2000      	movs	r0, #0
 8000a9a:	bd10      	pop	{r4, pc}
    lwiperf_tcp_client_send_more(conn);
 8000a9c:	4620      	mov	r0, r4
 8000a9e:	f7ff ff45 	bl	800092c <lwiperf_tcp_client_send_more>
}
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	bd10      	pop	{r4, pc}
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	f7ff fe09 	bl	80006c0 <lwiperf_tcp_close>
}
 8000aae:	2000      	movs	r0, #0
 8000ab0:	bd10      	pop	{r4, pc}
 8000ab2:	bf00      	nop
 8000ab4:	08012550 	.word	0x08012550
 8000ab8:	08012650 	.word	0x08012650
 8000abc:	08012578 	.word	0x08012578

08000ac0 <lwiperf_tcp_client_connected>:
{
 8000ac0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000ac2:	6903      	ldr	r3, [r0, #16]
{
 8000ac4:	4604      	mov	r4, r0
 8000ac6:	4615      	mov	r5, r2
  LWIP_ASSERT("invalid conn", conn->conn_pcb == tpcb);
 8000ac8:	428b      	cmp	r3, r1
 8000aca:	d006      	beq.n	8000ada <lwiperf_tcp_client_connected+0x1a>
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <lwiperf_tcp_client_connected+0x40>)
 8000ace:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8000ad2:	490c      	ldr	r1, [pc, #48]	; (8000b04 <lwiperf_tcp_client_connected+0x44>)
 8000ad4:	480c      	ldr	r0, [pc, #48]	; (8000b08 <lwiperf_tcp_client_connected+0x48>)
 8000ad6:	f010 fbff 	bl	80112d8 <iprintf>
  if (err != ERR_OK) {
 8000ada:	b955      	cbnz	r5, 8000af2 <lwiperf_tcp_client_connected+0x32>
  conn->poll_count = 0;
 8000adc:	f884 5020 	strb.w	r5, [r4, #32]
  conn->time_started = sys_now();
 8000ae0:	f006 f9d2 	bl	8006e88 <sys_now>
 8000ae4:	4603      	mov	r3, r0
  return lwiperf_tcp_client_send_more(conn);
 8000ae6:	4620      	mov	r0, r4
  conn->time_started = sys_now();
 8000ae8:	6163      	str	r3, [r4, #20]
}
 8000aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return lwiperf_tcp_client_send_more(conn);
 8000aee:	f7ff bf1d 	b.w	800092c <lwiperf_tcp_client_send_more>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000af2:	4620      	mov	r0, r4
 8000af4:	2105      	movs	r1, #5
 8000af6:	f7ff fde3 	bl	80006c0 <lwiperf_tcp_close>
}
 8000afa:	2000      	movs	r0, #0
 8000afc:	bd38      	pop	{r3, r4, r5, pc}
 8000afe:	bf00      	nop
 8000b00:	08012550 	.word	0x08012550
 8000b04:	08012640 	.word	0x08012640
 8000b08:	08012578 	.word	0x08012578

08000b0c <lwiperf_start_tcp_server_impl.constprop.0>:
    return state;
  }
  return NULL;
}

static err_t lwiperf_start_tcp_server_impl(const ip_addr_t *local_addr, u16_t local_port,
 8000b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b10:	4605      	mov	r5, r0
 8000b12:	460f      	mov	r7, r1
 8000b14:	4690      	mov	r8, r2
 8000b16:	461e      	mov	r6, r3
{
  err_t err;
  struct tcp_pcb *pcb;
  lwiperf_state_tcp_t *s;

  LWIP_ASSERT_CORE_LOCKED();
 8000b18:	f006 fb3a 	bl	8007190 <sys_check_core_locking>

  LWIP_ASSERT("state != NULL", state != NULL);

  if (local_addr == NULL) {
 8000b1c:	2d00      	cmp	r5, #0
 8000b1e:	d037      	beq.n	8000b90 <lwiperf_start_tcp_server_impl.constprop.0+0x84>
    return ERR_ARG;
  }

  s = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000b20:	2048      	movs	r0, #72	; 0x48
 8000b22:	f009 fadf 	bl	800a0e4 <mem_malloc>
  if (s == NULL) {
 8000b26:	4604      	mov	r4, r0
 8000b28:	b378      	cbz	r0, 8000b8a <lwiperf_start_tcp_server_impl.constprop.0+0x7e>
    return ERR_MEM;
  }
  memset(s, 0, sizeof(lwiperf_state_tcp_t));
 8000b2a:	2248      	movs	r2, #72	; 0x48
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	f010 fc72 	bl	8011416 <memset>
  s->base.tcp = 1;
  s->base.server = 1;
  s->base.related_master_state = related_master_state;
 8000b32:	9b06      	ldr	r3, [sp, #24]
  s->report_fn = report_fn;
  s->report_arg = report_arg;
 8000b34:	61e6      	str	r6, [r4, #28]

  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000b36:	202e      	movs	r0, #46	; 0x2e
  s->base.related_master_state = related_master_state;
 8000b38:	60a3      	str	r3, [r4, #8]
  s->base.tcp = 1;
 8000b3a:	f240 1301 	movw	r3, #257	; 0x101
  s->report_fn = report_fn;
 8000b3e:	f8c4 8018 	str.w	r8, [r4, #24]
  s->base.tcp = 1;
 8000b42:	80a3      	strh	r3, [r4, #4]
  pcb = tcp_new_ip_type(LWIPERF_SERVER_IP_TYPE);
 8000b44:	f00b fb9e 	bl	800c284 <tcp_new_ip_type>
  if (pcb == NULL) {
 8000b48:	4606      	mov	r6, r0
 8000b4a:	b1f0      	cbz	r0, 8000b8a <lwiperf_start_tcp_server_impl.constprop.0+0x7e>
    return ERR_MEM;
  }
  err = tcp_bind(pcb, local_addr, local_port);
 8000b4c:	4629      	mov	r1, r5
 8000b4e:	463a      	mov	r2, r7
 8000b50:	f00a fb4a 	bl	800b1e8 <tcp_bind>
  if (err != ERR_OK) {
 8000b54:	4605      	mov	r5, r0
 8000b56:	b110      	cbz	r0, 8000b5e <lwiperf_start_tcp_server_impl.constprop.0+0x52>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);

  lwiperf_list_add(&s->base);
  *state = s;
  return ERR_OK;
}
 8000b58:	4628      	mov	r0, r5
 8000b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s->server_pcb = tcp_listen_with_backlog(pcb, 1);
 8000b5e:	2101      	movs	r1, #1
 8000b60:	4630      	mov	r0, r6
 8000b62:	f00a fc2b 	bl	800b3bc <tcp_listen_with_backlog>
 8000b66:	60e0      	str	r0, [r4, #12]
  if (s->server_pcb == NULL) {
 8000b68:	b1a8      	cbz	r0, 8000b96 <lwiperf_start_tcp_server_impl.constprop.0+0x8a>
  tcp_arg(s->server_pcb, s);
 8000b6a:	4621      	mov	r1, r4
 8000b6c:	f00a fdaa 	bl	800b6c4 <tcp_arg>
  tcp_accept(s->server_pcb, lwiperf_tcp_accept);
 8000b70:	68e0      	ldr	r0, [r4, #12]
 8000b72:	490d      	ldr	r1, [pc, #52]	; (8000ba8 <lwiperf_start_tcp_server_impl.constprop.0+0x9c>)
 8000b74:	f00a fdfc 	bl	800b770 <tcp_accept>
  item->next = lwiperf_all_connections;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <lwiperf_start_tcp_server_impl.constprop.0+0xa0>)
}
 8000b7a:	4628      	mov	r0, r5
  item->next = lwiperf_all_connections;
 8000b7c:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000b7e:	601c      	str	r4, [r3, #0]
  *state = s;
 8000b80:	9b07      	ldr	r3, [sp, #28]
  item->next = lwiperf_all_connections;
 8000b82:	6022      	str	r2, [r4, #0]
  *state = s;
 8000b84:	601c      	str	r4, [r3, #0]
}
 8000b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_MEM;
 8000b8a:	f04f 35ff 	mov.w	r5, #4294967295
 8000b8e:	e7e3      	b.n	8000b58 <lwiperf_start_tcp_server_impl.constprop.0+0x4c>
    return ERR_ARG;
 8000b90:	f06f 050f 	mvn.w	r5, #15
 8000b94:	e7e0      	b.n	8000b58 <lwiperf_start_tcp_server_impl.constprop.0+0x4c>
      tcp_close(pcb);
 8000b96:	4630      	mov	r0, r6
    return ERR_MEM;
 8000b98:	f04f 35ff 	mov.w	r5, #4294967295
      tcp_close(pcb);
 8000b9c:	f00b fc46 	bl	800c42c <tcp_close>
    LWIPERF_FREE(lwiperf_state_tcp_t, s);
 8000ba0:	4620      	mov	r0, r4
 8000ba2:	f009 f8ef 	bl	8009d84 <mem_free>
    return ERR_MEM;
 8000ba6:	e7d7      	b.n	8000b58 <lwiperf_start_tcp_server_impl.constprop.0+0x4c>
 8000ba8:	080007c5 	.word	0x080007c5
 8000bac:	240000a8 	.word	0x240000a8

08000bb0 <lwiperf_tx_start_impl.constprop.0>:
lwiperf_tx_start_impl(const ip_addr_t *remote_ip, u16_t remote_port, lwiperf_settings_t *settings, lwiperf_report_fn report_fn,
 8000bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bb4:	4688      	mov	r8, r1
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	4616      	mov	r6, r2
 8000bba:	4699      	mov	r9, r3
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000bbc:	4607      	mov	r7, r0
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	d063      	beq.n	8000c8a <lwiperf_tx_start_impl.constprop.0+0xda>
  *new_conn = NULL;
 8000bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000bc4:	f04f 0b00 	mov.w	fp, #0
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000bc8:	2048      	movs	r0, #72	; 0x48
  *new_conn = NULL;
 8000bca:	f8c3 b000 	str.w	fp, [r3]
  client_conn = (lwiperf_state_tcp_t *)LWIPERF_ALLOC(lwiperf_state_tcp_t);
 8000bce:	f009 fa89 	bl	800a0e4 <mem_malloc>
  if (client_conn == NULL) {
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d060      	beq.n	8000c9a <lwiperf_tx_start_impl.constprop.0+0xea>
  newpcb = tcp_new_ip_type(IP_GET_TYPE(remote_ip));
 8000bd8:	4658      	mov	r0, fp
 8000bda:	f00b fb53 	bl	800c284 <tcp_new_ip_type>
  if (newpcb == NULL) {
 8000bde:	4605      	mov	r5, r0
 8000be0:	2800      	cmp	r0, #0
 8000be2:	d05d      	beq.n	8000ca0 <lwiperf_tx_start_impl.constprop.0+0xf0>
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000be4:	2248      	movs	r2, #72	; 0x48
 8000be6:	4659      	mov	r1, fp
 8000be8:	4620      	mov	r0, r4
  client_conn->base.tcp = 1;
 8000bea:	f04f 0a01 	mov.w	sl, #1
  memset(client_conn, 0, sizeof(lwiperf_state_tcp_t));
 8000bee:	f010 fc12 	bl	8011416 <memset>
  client_conn->base.related_master_state = related_master_state;
 8000bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  client_conn->conn_pcb = newpcb;
 8000bf4:	6125      	str	r5, [r4, #16]
  client_conn->base.related_master_state = related_master_state;
 8000bf6:	60a3      	str	r3, [r4, #8]
  client_conn->base.tcp = 1;
 8000bf8:	f884 a004 	strb.w	sl, [r4, #4]
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000bfc:	f006 f944 	bl	8006e88 <sys_now>
  client_conn->report_arg = report_arg;
 8000c00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  client_conn->report_fn = report_fn;
 8000c02:	f8c4 9018 	str.w	r9, [r4, #24]
  client_conn->report_arg = report_arg;
 8000c06:	61e3      	str	r3, [r4, #28]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000c08:	2304      	movs	r3, #4
  client_conn->bytes_transferred = 0;
 8000c0a:	f8c4 b024 	str.w	fp, [r4, #36]	; 0x24
  client_conn->time_started = sys_now(); /* @todo: set this again on 'connected' */
 8000c0e:	6160      	str	r0, [r4, #20]
  client_conn->next_num = 4; /* initial nr is '4' since the header has 24 byte */
 8000c10:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000c14:	6832      	ldr	r2, [r6, #0]
 8000c16:	6873      	ldr	r3, [r6, #4]
 8000c18:	68b0      	ldr	r0, [r6, #8]
 8000c1a:	68f1      	ldr	r1, [r6, #12]
 8000c1c:	6320      	str	r0, [r4, #48]	; 0x30
  tcp_arg(newpcb, client_conn);
 8000c1e:	4628      	mov	r0, r5
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000c20:	6361      	str	r1, [r4, #52]	; 0x34
  tcp_arg(newpcb, client_conn);
 8000c22:	4621      	mov	r1, r4
  memcpy(&client_conn->settings, settings, sizeof(*settings));
 8000c24:	62a2      	str	r2, [r4, #40]	; 0x28
 8000c26:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c28:	6973      	ldr	r3, [r6, #20]
 8000c2a:	6932      	ldr	r2, [r6, #16]
 8000c2c:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000c2e:	63a2      	str	r2, [r4, #56]	; 0x38
  client_conn->have_settings_buf = 1;
 8000c30:	f884 a040 	strb.w	sl, [r4, #64]	; 0x40
  tcp_arg(newpcb, client_conn);
 8000c34:	f00a fd46 	bl	800b6c4 <tcp_arg>
  tcp_sent(newpcb, lwiperf_tcp_client_sent);
 8000c38:	4628      	mov	r0, r5
 8000c3a:	491c      	ldr	r1, [pc, #112]	; (8000cac <lwiperf_tx_start_impl.constprop.0+0xfc>)
 8000c3c:	f00a fd64 	bl	800b708 <tcp_sent>
  tcp_poll(newpcb, lwiperf_tcp_poll, 2U);
 8000c40:	2202      	movs	r2, #2
 8000c42:	4628      	mov	r0, r5
 8000c44:	491a      	ldr	r1, [pc, #104]	; (8000cb0 <lwiperf_tx_start_impl.constprop.0+0x100>)
 8000c46:	f00a fd9f 	bl	800b788 <tcp_poll>
  tcp_err(newpcb, lwiperf_tcp_err);
 8000c4a:	4628      	mov	r0, r5
 8000c4c:	4919      	ldr	r1, [pc, #100]	; (8000cb4 <lwiperf_tx_start_impl.constprop.0+0x104>)
 8000c4e:	f00a fd75 	bl	800b73c <tcp_err>
  ip_addr_copy(remote_addr, *remote_ip);
 8000c52:	683b      	ldr	r3, [r7, #0]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c54:	4628      	mov	r0, r5
 8000c56:	4642      	mov	r2, r8
  ip_addr_copy(remote_addr, *remote_ip);
 8000c58:	9301      	str	r3, [sp, #4]
  err = tcp_connect(newpcb, &remote_addr, remote_port, lwiperf_tcp_client_connected);
 8000c5a:	a901      	add	r1, sp, #4
 8000c5c:	4b16      	ldr	r3, [pc, #88]	; (8000cb8 <lwiperf_tx_start_impl.constprop.0+0x108>)
 8000c5e:	f00a fc39 	bl	800b4d4 <tcp_connect>
  if (err != ERR_OK) {
 8000c62:	4605      	mov	r5, r0
 8000c64:	b948      	cbnz	r0, 8000c7a <lwiperf_tx_start_impl.constprop.0+0xca>
  item->next = lwiperf_all_connections;
 8000c66:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <lwiperf_tx_start_impl.constprop.0+0x10c>)
 8000c68:	681a      	ldr	r2, [r3, #0]
  lwiperf_all_connections = item;
 8000c6a:	601c      	str	r4, [r3, #0]
  *new_conn = client_conn;
 8000c6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  item->next = lwiperf_all_connections;
 8000c6e:	6022      	str	r2, [r4, #0]
  *new_conn = client_conn;
 8000c70:	601c      	str	r4, [r3, #0]
}
 8000c72:	4628      	mov	r0, r5
 8000c74:	b003      	add	sp, #12
 8000c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    lwiperf_tcp_close(client_conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000c7a:	4620      	mov	r0, r4
 8000c7c:	2102      	movs	r1, #2
 8000c7e:	f7ff fd1f 	bl	80006c0 <lwiperf_tcp_close>
}
 8000c82:	4628      	mov	r0, r5
 8000c84:	b003      	add	sp, #12
 8000c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("remote_ip != NULL", remote_ip != NULL);
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <lwiperf_tx_start_impl.constprop.0+0x110>)
 8000c8c:	f240 128b 	movw	r2, #395	; 0x18b
 8000c90:	490c      	ldr	r1, [pc, #48]	; (8000cc4 <lwiperf_tx_start_impl.constprop.0+0x114>)
 8000c92:	480d      	ldr	r0, [pc, #52]	; (8000cc8 <lwiperf_tx_start_impl.constprop.0+0x118>)
 8000c94:	f010 fb20 	bl	80112d8 <iprintf>
 8000c98:	e793      	b.n	8000bc2 <lwiperf_tx_start_impl.constprop.0+0x12>
    return ERR_MEM;
 8000c9a:	f04f 35ff 	mov.w	r5, #4294967295
 8000c9e:	e7e8      	b.n	8000c72 <lwiperf_tx_start_impl.constprop.0+0xc2>
    LWIPERF_FREE(lwiperf_state_tcp_t, client_conn);
 8000ca0:	4620      	mov	r0, r4
    return ERR_MEM;
 8000ca2:	f04f 35ff 	mov.w	r5, #4294967295
    LWIPERF_FREE(lwiperf_state_tcp_t, client_conn);
 8000ca6:	f009 f86d 	bl	8009d84 <mem_free>
    return ERR_MEM;
 8000caa:	e7e2      	b.n	8000c72 <lwiperf_tx_start_impl.constprop.0+0xc2>
 8000cac:	08000a39 	.word	0x08000a39
 8000cb0:	08000a6d 	.word	0x08000a6d
 8000cb4:	08000925 	.word	0x08000925
 8000cb8:	08000ac1 	.word	0x08000ac1
 8000cbc:	240000a8 	.word	0x240000a8
 8000cc0:	08012550 	.word	0x08012550
 8000cc4:	08012660 	.word	0x08012660
 8000cc8:	08012578 	.word	0x08012578

08000ccc <lwiperf_tx_start_passive>:
{
 8000ccc:	b530      	push	{r4, r5, lr}
  lwiperf_state_tcp_t *new_conn = NULL;
 8000cce:	2300      	movs	r3, #0
{
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	b087      	sub	sp, #28
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000cd4:	6b00      	ldr	r0, [r0, #48]	; 0x30
  lwiperf_state_tcp_t *new_conn = NULL;
 8000cd6:	9305      	str	r3, [sp, #20]
  u16_t remote_port = (u16_t)lwip_htonl(conn->settings.remote_port);
 8000cd8:	f008 ff96 	bl	8009c08 <lwip_htonl>
  ret = lwiperf_tx_start_impl(&conn->conn_pcb->remote_ip, remote_port, &conn->settings, conn->report_fn, conn->report_arg,
 8000cdc:	6922      	ldr	r2, [r4, #16]
 8000cde:	a905      	add	r1, sp, #20
 8000ce0:	69e3      	ldr	r3, [r4, #28]
 8000ce2:	68a5      	ldr	r5, [r4, #8]
 8000ce4:	9300      	str	r3, [sp, #0]
 8000ce6:	e9cd 5101 	strd	r5, r1, [sp, #4]
 8000cea:	b281      	uxth	r1, r0
 8000cec:	69a3      	ldr	r3, [r4, #24]
 8000cee:	1d10      	adds	r0, r2, #4
 8000cf0:	f104 0228 	add.w	r2, r4, #40	; 0x28
 8000cf4:	f7ff ff5c 	bl	8000bb0 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000cf8:	4604      	mov	r4, r0
 8000cfa:	b918      	cbnz	r0, 8000d04 <lwiperf_tx_start_passive+0x38>
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000cfc:	9d05      	ldr	r5, [sp, #20]
 8000cfe:	b125      	cbz	r5, 8000d0a <lwiperf_tx_start_passive+0x3e>
    new_conn->settings.flags = 0; /* prevent the remote side starting back as client again */
 8000d00:	2300      	movs	r3, #0
 8000d02:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8000d04:	4620      	mov	r0, r4
 8000d06:	b007      	add	sp, #28
 8000d08:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("new_conn != NULL", new_conn != NULL);
 8000d0a:	4b04      	ldr	r3, [pc, #16]	; (8000d1c <lwiperf_tx_start_passive+0x50>)
 8000d0c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8000d10:	4903      	ldr	r1, [pc, #12]	; (8000d20 <lwiperf_tx_start_passive+0x54>)
 8000d12:	4804      	ldr	r0, [pc, #16]	; (8000d24 <lwiperf_tx_start_passive+0x58>)
 8000d14:	f010 fae0 	bl	80112d8 <iprintf>
 8000d18:	e7f2      	b.n	8000d00 <lwiperf_tx_start_passive+0x34>
 8000d1a:	bf00      	nop
 8000d1c:	08012550 	.word	0x08012550
 8000d20:	08012674 	.word	0x08012674
 8000d24:	08012578 	.word	0x08012578

08000d28 <lwiperf_tcp_recv>:
{
 8000d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000d2c:	4698      	mov	r8, r3
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000d2e:	6903      	ldr	r3, [r0, #16]
{
 8000d30:	4604      	mov	r4, r0
 8000d32:	460e      	mov	r6, r1
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000d34:	428b      	cmp	r3, r1
{
 8000d36:	4615      	mov	r5, r2
  LWIP_ASSERT("pcb mismatch", conn->conn_pcb == tpcb);
 8000d38:	d006      	beq.n	8000d48 <lwiperf_tcp_recv+0x20>
 8000d3a:	4b6a      	ldr	r3, [pc, #424]	; (8000ee4 <lwiperf_tcp_recv+0x1bc>)
 8000d3c:	f44f 72e8 	mov.w	r2, #464	; 0x1d0
 8000d40:	4969      	ldr	r1, [pc, #420]	; (8000ee8 <lwiperf_tcp_recv+0x1c0>)
 8000d42:	486a      	ldr	r0, [pc, #424]	; (8000eec <lwiperf_tcp_recv+0x1c4>)
 8000d44:	f010 fac8 	bl	80112d8 <iprintf>
  if (err != ERR_OK) {
 8000d48:	f1b8 0f00 	cmp.w	r8, #0
 8000d4c:	d170      	bne.n	8000e30 <lwiperf_tcp_recv+0x108>
  if (p == NULL) {
 8000d4e:	2d00      	cmp	r5, #0
 8000d50:	f000 8098 	beq.w	8000e84 <lwiperf_tcp_recv+0x15c>
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d54:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  tot_len = p->tot_len;
 8000d58:	892f      	ldrh	r7, [r5, #8]
  conn->poll_count = 0;
 8000d5a:	f884 8020 	strb.w	r8, [r4, #32]
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d5e:	b95b      	cbnz	r3, 8000d78 <lwiperf_tcp_recv+0x50>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d60:	2f17      	cmp	r7, #23
 8000d62:	d86c      	bhi.n	8000e3e <lwiperf_tcp_recv+0x116>
      lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_DATAERROR);
 8000d64:	4620      	mov	r0, r4
 8000d66:	2103      	movs	r1, #3
 8000d68:	f7ff fcaa 	bl	80006c0 <lwiperf_tcp_close>
      pbuf_free(p);
 8000d6c:	4628      	mov	r0, r5
 8000d6e:	f009 ff01 	bl	800ab74 <pbuf_free>
}
 8000d72:	2000      	movs	r0, #0
 8000d74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((!conn->have_settings_buf) || ((conn->bytes_transferred - 24) % (1024 * 128) == 0)) {
 8000d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d7a:	03da      	lsls	r2, r3, #15
 8000d7c:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8000d80:	d118      	bne.n	8000db4 <lwiperf_tcp_recv+0x8c>
    if (p->tot_len < sizeof(lwiperf_settings_t)) {
 8000d82:	2f17      	cmp	r7, #23
 8000d84:	d9ee      	bls.n	8000d64 <lwiperf_tcp_recv+0x3c>
      if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000d86:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000d88:	0612      	lsls	r2, r2, #24
 8000d8a:	f100 8087 	bmi.w	8000e9c <lwiperf_tcp_recv+0x174>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d8e:	3318      	adds	r3, #24
    if (conn->bytes_transferred <= 24) {
 8000d90:	2b18      	cmp	r3, #24
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000d92:	6263      	str	r3, [r4, #36]	; 0x24
    if (conn->bytes_transferred <= 24) {
 8000d94:	d968      	bls.n	8000e68 <lwiperf_tcp_recv+0x140>
    conn->next_num = 4; /* 24 bytes received... */
 8000d96:	2304      	movs	r3, #4
    tmp = pbuf_remove_header(p, 24);
 8000d98:	2118      	movs	r1, #24
 8000d9a:	4628      	mov	r0, r5
    conn->next_num = 4; /* 24 bytes received... */
 8000d9c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    tmp = pbuf_remove_header(p, 24);
 8000da0:	f009 fe7c 	bl	800aa9c <pbuf_remove_header>
    LWIP_ASSERT("pbuf_remove_header failed", tmp == 0);
 8000da4:	b130      	cbz	r0, 8000db4 <lwiperf_tcp_recv+0x8c>
 8000da6:	4b4f      	ldr	r3, [pc, #316]	; (8000ee4 <lwiperf_tcp_recv+0x1bc>)
 8000da8:	f240 2211 	movw	r2, #529	; 0x211
 8000dac:	4950      	ldr	r1, [pc, #320]	; (8000ef0 <lwiperf_tcp_recv+0x1c8>)
 8000dae:	484f      	ldr	r0, [pc, #316]	; (8000eec <lwiperf_tcp_recv+0x1c4>)
 8000db0:	f010 fa92 	bl	80112d8 <iprintf>
{
 8000db4:	46ae      	mov	lr, r5
 8000db6:	f04f 0800 	mov.w	r8, #0
    for (i = 0; i < q->len; i++) {
 8000dba:	f8be 300a 	ldrh.w	r3, [lr, #10]
    const u8_t *payload = (const u8_t *)q->payload;
 8000dbe:	f8de 9004 	ldr.w	r9, [lr, #4]
    for (i = 0; i < q->len; i++) {
 8000dc2:	b1db      	cbz	r3, 8000dfc <lwiperf_tcp_recv+0xd4>
      if (num == conn->next_num) {
 8000dc4:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8000dc8:	2200      	movs	r2, #0
 8000dca:	e008      	b.n	8000dde <lwiperf_tcp_recv+0xb6>
          conn->next_num = 0;
 8000dcc:	2b0a      	cmp	r3, #10
 8000dce:	bf08      	it	eq
 8000dd0:	2300      	moveq	r3, #0
 8000dd2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    for (i = 0; i < q->len; i++) {
 8000dd6:	f8be 100a 	ldrh.w	r1, [lr, #10]
 8000dda:	4281      	cmp	r1, r0
 8000ddc:	d90d      	bls.n	8000dfa <lwiperf_tcp_recv+0xd2>
      u8_t val = payload[i];
 8000dde:	b290      	uxth	r0, r2
        conn->next_num++;
 8000de0:	1c59      	adds	r1, r3, #1
    for (i = 0; i < q->len; i++) {
 8000de2:	3201      	adds	r2, #1
      u8_t num = val - '0';
 8000de4:	f819 c000 	ldrb.w	ip, [r9, r0]
    for (i = 0; i < q->len; i++) {
 8000de8:	b290      	uxth	r0, r2
      u8_t num = val - '0';
 8000dea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
      if (num == conn->next_num) {
 8000dee:	fa5f fc8c 	uxtb.w	ip, ip
 8000df2:	459c      	cmp	ip, r3
        conn->next_num++;
 8000df4:	b2cb      	uxtb	r3, r1
      if (num == conn->next_num) {
 8000df6:	d0e9      	beq.n	8000dcc <lwiperf_tcp_recv+0xa4>
 8000df8:	e7b4      	b.n	8000d64 <lwiperf_tcp_recv+0x3c>
    packet_idx += q->len;
 8000dfa:	4488      	add	r8, r1
  for (q = p; q != NULL; q = q->next) {
 8000dfc:	f8de e000 	ldr.w	lr, [lr]
 8000e00:	f1be 0f00 	cmp.w	lr, #0
 8000e04:	d1d9      	bne.n	8000dba <lwiperf_tcp_recv+0x92>
  LWIP_ASSERT("count mismatch", packet_idx == p->tot_len);
 8000e06:	892b      	ldrh	r3, [r5, #8]
 8000e08:	4543      	cmp	r3, r8
 8000e0a:	d006      	beq.n	8000e1a <lwiperf_tcp_recv+0xf2>
 8000e0c:	4b35      	ldr	r3, [pc, #212]	; (8000ee4 <lwiperf_tcp_recv+0x1bc>)
 8000e0e:	f240 222b 	movw	r2, #555	; 0x22b
 8000e12:	4938      	ldr	r1, [pc, #224]	; (8000ef4 <lwiperf_tcp_recv+0x1cc>)
 8000e14:	4835      	ldr	r0, [pc, #212]	; (8000eec <lwiperf_tcp_recv+0x1c4>)
 8000e16:	f010 fa5f 	bl	80112d8 <iprintf>
  conn->bytes_transferred += packet_idx;
 8000e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  tcp_recved(tpcb, tot_len);
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	4639      	mov	r1, r7
  conn->bytes_transferred += packet_idx;
 8000e20:	4443      	add	r3, r8
 8000e22:	6263      	str	r3, [r4, #36]	; 0x24
  tcp_recved(tpcb, tot_len);
 8000e24:	f00a fb16 	bl	800b454 <tcp_recved>
  pbuf_free(p);
 8000e28:	4628      	mov	r0, r5
 8000e2a:	f009 fea3 	bl	800ab74 <pbuf_free>
  return ERR_OK;
 8000e2e:	e7a0      	b.n	8000d72 <lwiperf_tcp_recv+0x4a>
    lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_REMOTE);
 8000e30:	4620      	mov	r0, r4
 8000e32:	2105      	movs	r1, #5
 8000e34:	f7ff fc44 	bl	80006c0 <lwiperf_tcp_close>
}
 8000e38:	2000      	movs	r0, #0
 8000e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pbuf_copy_partial(p, &conn->settings, sizeof(lwiperf_settings_t), 0) != sizeof(lwiperf_settings_t)) {
 8000e3e:	4643      	mov	r3, r8
 8000e40:	2218      	movs	r2, #24
 8000e42:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8000e46:	4628      	mov	r0, r5
 8000e48:	f00a f88c 	bl	800af64 <pbuf_copy_partial>
 8000e4c:	2818      	cmp	r0, #24
 8000e4e:	d133      	bne.n	8000eb8 <lwiperf_tcp_recv+0x190>
      conn->have_settings_buf = 1;
 8000e50:	2301      	movs	r3, #1
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000e52:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      conn->have_settings_buf = 1;
 8000e54:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) {
 8000e58:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <lwiperf_tcp_recv+0x1d0>)
 8000e5a:	4393      	bics	r3, r2
 8000e5c:	d034      	beq.n	8000ec8 <lwiperf_tcp_recv+0x1a0>
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e60:	3318      	adds	r3, #24
    if (conn->bytes_transferred <= 24) {
 8000e62:	2b18      	cmp	r3, #24
    conn->bytes_transferred += sizeof(lwiperf_settings_t);
 8000e64:	6263      	str	r3, [r4, #36]	; 0x24
    if (conn->bytes_transferred <= 24) {
 8000e66:	d896      	bhi.n	8000d96 <lwiperf_tcp_recv+0x6e>
      conn->time_started = sys_now();
 8000e68:	f006 f80e 	bl	8006e88 <sys_now>
 8000e6c:	4603      	mov	r3, r0
      tcp_recved(tpcb, p->tot_len);
 8000e6e:	8929      	ldrh	r1, [r5, #8]
 8000e70:	4630      	mov	r0, r6
      conn->time_started = sys_now();
 8000e72:	6163      	str	r3, [r4, #20]
      tcp_recved(tpcb, p->tot_len);
 8000e74:	f00a faee 	bl	800b454 <tcp_recved>
      pbuf_free(p);
 8000e78:	4628      	mov	r0, r5
 8000e7a:	f009 fe7b 	bl	800ab74 <pbuf_free>
}
 8000e7e:	2000      	movs	r0, #0
 8000e80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_TEST)) {
 8000e84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e86:	0618      	lsls	r0, r3, #24
 8000e88:	d501      	bpl.n	8000e8e <lwiperf_tcp_recv+0x166>
      if ((conn->settings.flags & PP_HTONL(LWIPERF_FLAGS_ANSWER_NOW)) == 0) {
 8000e8a:	01d9      	lsls	r1, r3, #7
 8000e8c:	d510      	bpl.n	8000eb0 <lwiperf_tcp_recv+0x188>
    lwiperf_tcp_close(conn, LWIPERF_TCP_DONE_SERVER);
 8000e8e:	4620      	mov	r0, r4
 8000e90:	2100      	movs	r1, #0
 8000e92:	f7ff fc15 	bl	80006c0 <lwiperf_tcp_close>
}
 8000e96:	2000      	movs	r0, #0
 8000e98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (pbuf_memcmp(p, 0, &conn->settings, sizeof(lwiperf_settings_t)) != 0) {
 8000e9c:	4641      	mov	r1, r8
 8000e9e:	2318      	movs	r3, #24
 8000ea0:	f104 0228 	add.w	r2, r4, #40	; 0x28
 8000ea4:	4628      	mov	r0, r5
 8000ea6:	f00a f8d7 	bl	800b058 <pbuf_memcmp>
 8000eaa:	2800      	cmp	r0, #0
 8000eac:	d0d7      	beq.n	8000e5e <lwiperf_tcp_recv+0x136>
 8000eae:	e759      	b.n	8000d64 <lwiperf_tcp_recv+0x3c>
        lwiperf_tx_start_passive(conn);
 8000eb0:	4620      	mov	r0, r4
 8000eb2:	f7ff ff0b 	bl	8000ccc <lwiperf_tx_start_passive>
 8000eb6:	e7ea      	b.n	8000e8e <lwiperf_tcp_recv+0x166>
        lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL);
 8000eb8:	4620      	mov	r0, r4
 8000eba:	2102      	movs	r1, #2
 8000ebc:	f7ff fc00 	bl	80006c0 <lwiperf_tcp_close>
        pbuf_free(p);
 8000ec0:	4628      	mov	r0, r5
 8000ec2:	f009 fe57 	bl	800ab74 <pbuf_free>
        return ERR_OK;
 8000ec6:	e754      	b.n	8000d72 <lwiperf_tcp_recv+0x4a>
          err_t err2 = lwiperf_tx_start_passive(conn);
 8000ec8:	4620      	mov	r0, r4
 8000eca:	f7ff feff 	bl	8000ccc <lwiperf_tx_start_passive>
          if (err2 != ERR_OK) {
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	d0c5      	beq.n	8000e5e <lwiperf_tcp_recv+0x136>
            lwiperf_tcp_close(conn, LWIPERF_TCP_ABORTED_LOCAL_TXERROR);
 8000ed2:	4620      	mov	r0, r4
 8000ed4:	2104      	movs	r1, #4
 8000ed6:	f7ff fbf3 	bl	80006c0 <lwiperf_tcp_close>
            pbuf_free(p);
 8000eda:	4628      	mov	r0, r5
 8000edc:	f009 fe4a 	bl	800ab74 <pbuf_free>
            return ERR_OK;
 8000ee0:	e747      	b.n	8000d72 <lwiperf_tcp_recv+0x4a>
 8000ee2:	bf00      	nop
 8000ee4:	08012550 	.word	0x08012550
 8000ee8:	08012650 	.word	0x08012650
 8000eec:	08012578 	.word	0x08012578
 8000ef0:	08012688 	.word	0x08012688
 8000ef4:	080126a4 	.word	0x080126a4
 8000ef8:	01000080 	.word	0x01000080

08000efc <lwiperf_start_tcp_server_default>:
{
 8000efc:	b530      	push	{r4, r5, lr}
 8000efe:	b085      	sub	sp, #20
  lwiperf_state_tcp_t *state = NULL;
 8000f00:	2400      	movs	r4, #0
{
 8000f02:	4602      	mov	r2, r0
 8000f04:	460b      	mov	r3, r1
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000f06:	ad03      	add	r5, sp, #12
 8000f08:	f241 3189 	movw	r1, #5001	; 0x1389
 8000f0c:	4806      	ldr	r0, [pc, #24]	; (8000f28 <lwiperf_start_tcp_server_default+0x2c>)
  lwiperf_state_tcp_t *state = NULL;
 8000f0e:	9403      	str	r4, [sp, #12]
  err = lwiperf_start_tcp_server_impl(local_addr, local_port, report_fn, report_arg,
 8000f10:	e9cd 4500 	strd	r4, r5, [sp]
 8000f14:	f7ff fdfa 	bl	8000b0c <lwiperf_start_tcp_server_impl.constprop.0>
  if (err == ERR_OK) {
 8000f18:	b910      	cbnz	r0, 8000f20 <lwiperf_start_tcp_server_default+0x24>
    return state;
 8000f1a:	9803      	ldr	r0, [sp, #12]
}
 8000f1c:	b005      	add	sp, #20
 8000f1e:	bd30      	pop	{r4, r5, pc}
  return NULL;
 8000f20:	4620      	mov	r0, r4
}
 8000f22:	b005      	add	sp, #20
 8000f24:	bd30      	pop	{r4, r5, pc}
 8000f26:	bf00      	nop
 8000f28:	08014d8c 	.word	0x08014d8c

08000f2c <lwiperf_start_tcp_client>:
 * @returns a connection handle that can be used to abort the client
 *          by calling @ref lwiperf_abort()
 */
void* lwiperf_start_tcp_client(const ip_addr_t* remote_addr, u16_t remote_port,
  enum lwiperf_client_type type, lwiperf_report_fn report_fn, void* report_arg)
{
 8000f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  err_t ret;
  lwiperf_settings_t settings;
  lwiperf_state_tcp_t *state = NULL;

  memset(&settings, 0, sizeof(settings));
  switch (type) {
 8000f30:	2a01      	cmp	r2, #1
{
 8000f32:	b08c      	sub	sp, #48	; 0x30
  lwiperf_state_tcp_t *state = NULL;
 8000f34:	f04f 0400 	mov.w	r4, #0
{
 8000f38:	4616      	mov	r6, r2
 8000f3a:	4680      	mov	r8, r0
 8000f3c:	460d      	mov	r5, r1
 8000f3e:	461f      	mov	r7, r3
  lwiperf_state_tcp_t *state = NULL;
 8000f40:	9404      	str	r4, [sp, #16]
  memset(&settings, 0, sizeof(settings));
 8000f42:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000f46:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000f4a:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  switch (type) {
 8000f4e:	d046      	beq.n	8000fde <lwiperf_start_tcp_client+0xb2>
 8000f50:	2a02      	cmp	r2, #2
 8000f52:	d004      	beq.n	8000f5e <lwiperf_start_tcp_client+0x32>
 8000f54:	b142      	cbz	r2, 8000f68 <lwiperf_start_tcp_client+0x3c>
      }
    }
    return state;
  }
  return NULL;
}
 8000f56:	4620      	mov	r0, r4
 8000f58:	b00c      	add	sp, #48	; 0x30
 8000f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST);
 8000f5e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000f62:	f008 fe51 	bl	8009c08 <lwip_htonl>
 8000f66:	9006      	str	r0, [sp, #24]
  settings.num_threads = htonl(1);
 8000f68:	2001      	movs	r0, #1
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f6a:	2400      	movs	r4, #0
  settings.num_threads = htonl(1);
 8000f6c:	f008 fe4c 	bl	8009c08 <lwip_htonl>
 8000f70:	9007      	str	r0, [sp, #28]
  settings.remote_port = htonl(LWIPERF_TCP_PORT_DEFAULT);
 8000f72:	f241 3089 	movw	r0, #5001	; 0x1389
 8000f76:	f008 fe47 	bl	8009c08 <lwip_htonl>
 8000f7a:	9008      	str	r0, [sp, #32]
  settings.amount = htonl((u32_t)-1000);
 8000f7c:	482c      	ldr	r0, [pc, #176]	; (8001030 <lwiperf_start_tcp_client+0x104>)
 8000f7e:	f008 fe43 	bl	8009c08 <lwip_htonl>
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f82:	9b12      	ldr	r3, [sp, #72]	; 0x48
  settings.amount = htonl((u32_t)-1000);
 8000f84:	900b      	str	r0, [sp, #44]	; 0x2c
  ret = lwiperf_tx_start_impl(remote_addr, remote_port, &settings, report_fn, report_arg, NULL, &state);
 8000f86:	aa06      	add	r2, sp, #24
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	ab04      	add	r3, sp, #16
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	4640      	mov	r0, r8
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	463b      	mov	r3, r7
 8000f94:	9401      	str	r4, [sp, #4]
 8000f96:	f7ff fe0b 	bl	8000bb0 <lwiperf_tx_start_impl.constprop.0>
  if (ret == ERR_OK) {
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	d1db      	bne.n	8000f56 <lwiperf_start_tcp_client+0x2a>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000f9e:	9c04      	ldr	r4, [sp, #16]
 8000fa0:	b314      	cbz	r4, 8000fe8 <lwiperf_start_tcp_client+0xbc>
    if (type != LWIPERF_CLIENT) {
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d0d7      	beq.n	8000f56 <lwiperf_start_tcp_client+0x2a>
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000fa6:	ab05      	add	r3, sp, #20
      lwiperf_state_tcp_t *server = NULL;
 8000fa8:	2500      	movs	r5, #0
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000faa:	6920      	ldr	r0, [r4, #16]
 8000fac:	463a      	mov	r2, r7
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	f241 3189 	movw	r1, #5001	; 0x1389
 8000fb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8000fb6:	9400      	str	r4, [sp, #0]
      lwiperf_state_tcp_t *server = NULL;
 8000fb8:	9505      	str	r5, [sp, #20]
      ret = lwiperf_start_tcp_server_impl(&state->conn_pcb->local_ip, LWIPERF_TCP_PORT_DEFAULT,
 8000fba:	f7ff fda7 	bl	8000b0c <lwiperf_start_tcp_server_impl.constprop.0>
      if (ret != ERR_OK) {
 8000fbe:	b9e8      	cbnz	r0, 8000ffc <lwiperf_start_tcp_client+0xd0>
      server->specific_remote = 1;
 8000fc0:	9b05      	ldr	r3, [sp, #20]
 8000fc2:	2201      	movs	r2, #1
      if (type == LWIPERF_TRADEOFF) {
 8000fc4:	2e02      	cmp	r6, #2
}
 8000fc6:	4620      	mov	r0, r4
      server->specific_remote = 1;
 8000fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      server->remote_addr = state->conn_pcb->remote_ip;
 8000fcc:	6921      	ldr	r1, [r4, #16]
 8000fce:	6849      	ldr	r1, [r1, #4]
        server->client_tradeoff_mode = 1;
 8000fd0:	bf08      	it	eq
 8000fd2:	f883 2022 	strbeq.w	r2, [r3, #34]	; 0x22
      server->remote_addr = state->conn_pcb->remote_ip;
 8000fd6:	6459      	str	r1, [r3, #68]	; 0x44
}
 8000fd8:	b00c      	add	sp, #48	; 0x30
 8000fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    settings.flags = htonl(LWIPERF_FLAGS_ANSWER_TEST | LWIPERF_FLAGS_ANSWER_NOW);
 8000fde:	4815      	ldr	r0, [pc, #84]	; (8001034 <lwiperf_start_tcp_client+0x108>)
 8000fe0:	f008 fe12 	bl	8009c08 <lwip_htonl>
 8000fe4:	9006      	str	r0, [sp, #24]
    break;
 8000fe6:	e7bf      	b.n	8000f68 <lwiperf_start_tcp_client+0x3c>
    LWIP_ASSERT("state != NULL", state != NULL);
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <lwiperf_start_tcp_client+0x10c>)
 8000fea:	f240 3216 	movw	r2, #790	; 0x316
 8000fee:	4913      	ldr	r1, [pc, #76]	; (800103c <lwiperf_start_tcp_client+0x110>)
 8000ff0:	4813      	ldr	r0, [pc, #76]	; (8001040 <lwiperf_start_tcp_client+0x114>)
 8000ff2:	f010 f971 	bl	80112d8 <iprintf>
    if (type != LWIPERF_CLIENT) {
 8000ff6:	2e00      	cmp	r6, #0
 8000ff8:	d0ad      	beq.n	8000f56 <lwiperf_start_tcp_client+0x2a>
 8000ffa:	e7d4      	b.n	8000fa6 <lwiperf_start_tcp_client+0x7a>
void
lwiperf_abort(void *lwiperf_session)
{
  lwiperf_state_base_t *i, *dealloc, *last = NULL;

  LWIP_ASSERT_CORE_LOCKED();
 8000ffc:	f006 f8c8 	bl	8007190 <sys_check_core_locking>

  for (i = lwiperf_all_connections; i != NULL; ) {
 8001000:	4b10      	ldr	r3, [pc, #64]	; (8001044 <lwiperf_start_tcp_client+0x118>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	b153      	cbz	r3, 800101c <lwiperf_start_tcp_client+0xf0>
  lwiperf_state_base_t *i, *dealloc, *last = NULL;
 8001006:	462e      	mov	r6, r5
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 8001008:	429c      	cmp	r4, r3
      dealloc = i;
      i = i->next;
      if (last != NULL) {
        last->next = i;
      }
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
 800100a:	4618      	mov	r0, r3
    if ((i == lwiperf_session) || (i->related_master_state == lwiperf_session)) {
 800100c:	d008      	beq.n	8001020 <lwiperf_start_tcp_client+0xf4>
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	4294      	cmp	r4, r2
 8001012:	d005      	beq.n	8001020 <lwiperf_start_tcp_client+0xf4>
    } else {
      last = i;
      i = i->next;
 8001014:	461e      	mov	r6, r3
 8001016:	681b      	ldr	r3, [r3, #0]
  for (i = lwiperf_all_connections; i != NULL; ) {
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f5      	bne.n	8001008 <lwiperf_start_tcp_client+0xdc>
        return NULL;
 800101c:	2400      	movs	r4, #0
 800101e:	e79a      	b.n	8000f56 <lwiperf_start_tcp_client+0x2a>
      i = i->next;
 8001020:	681d      	ldr	r5, [r3, #0]
      if (last != NULL) {
 8001022:	b106      	cbz	r6, 8001026 <lwiperf_start_tcp_client+0xfa>
        last->next = i;
 8001024:	6035      	str	r5, [r6, #0]
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
 8001026:	f008 fead 	bl	8009d84 <mem_free>
      i = i->next;
 800102a:	462b      	mov	r3, r5
      LWIPERF_FREE(lwiperf_state_tcp_t, dealloc); /* @todo: type? */
 800102c:	e7f4      	b.n	8001018 <lwiperf_start_tcp_client+0xec>
 800102e:	bf00      	nop
 8001030:	fffffc18 	.word	0xfffffc18
 8001034:	80000001 	.word	0x80000001
 8001038:	08012550 	.word	0x08012550
 800103c:	080126b4 	.word	0x080126b4
 8001040:	08012578 	.word	0x08012578
 8001044:	240000a8 	.word	0x240000a8

08001048 <lwiperf_start_tcp_client_default>:
{
 8001048:	b510      	push	{r4, lr}
 800104a:	4614      	mov	r4, r2
 800104c:	b082      	sub	sp, #8
 800104e:	460b      	mov	r3, r1
  return lwiperf_start_tcp_client(remote_addr, LWIPERF_TCP_PORT_DEFAULT, LWIPERF_CLIENT,
 8001050:	2200      	movs	r2, #0
 8001052:	f241 3189 	movw	r1, #5001	; 0x1389
 8001056:	9400      	str	r4, [sp, #0]
 8001058:	f7ff ff68 	bl	8000f2c <lwiperf_start_tcp_client>
}
 800105c:	b002      	add	sp, #8
 800105e:	bd10      	pop	{r4, pc}

08001060 <start_eth>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_start_eth */
void start_eth(void *argument)
{
 8001060:	b500      	push	{lr}
 8001062:	b083      	sub	sp, #12
    UNLOCK_TCPIP_CORE();
    /* Infinite loop */
    for(;;)
    {
      osDelay(1000);
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 8001064:	4c0d      	ldr	r4, [pc, #52]	; (800109c <start_eth+0x3c>)
  MX_LWIP_Init();
 8001066:	f005 fcd9 	bl	8006a1c <MX_LWIP_Init>
  	LOCK_TCPIP_CORE();
 800106a:	f006 f809 	bl	8007080 <sys_lock_tcpip_core>
    lwiperf_start_tcp_server_default(NULL, NULL);
 800106e:	2100      	movs	r1, #0
 8001070:	4608      	mov	r0, r1
 8001072:	f7ff ff43 	bl	8000efc <lwiperf_start_tcp_server_default>
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 8001076:	2200      	movs	r2, #0
    IP4_ADDR(&remote_addr, 192, 168, 1, 1);
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <start_eth+0x40>)
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 800107a:	a801      	add	r0, sp, #4
 800107c:	4611      	mov	r1, r2
    IP4_ADDR(&remote_addr, 192, 168, 1, 1);
 800107e:	9301      	str	r3, [sp, #4]
    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
 8001080:	f7ff ffe2 	bl	8001048 <lwiperf_start_tcp_client_default>
    UNLOCK_TCPIP_CORE();
 8001084:	f006 f87a 	bl	800717c <sys_unlock_tcpip_core>
      osDelay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800108c:	f006 f94a 	bl	8007324 <osDelay>
      HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 8001090:	2102      	movs	r1, #2
 8001092:	4620      	mov	r0, r4
 8001094:	f002 fe1e 	bl	8003cd4 <HAL_GPIO_TogglePin>
    for(;;)
 8001098:	e7f6      	b.n	8001088 <start_eth+0x28>
 800109a:	bf00      	nop
 800109c:	58021000 	.word	0x58021000
 80010a0:	0101a8c0 	.word	0x0101a8c0

080010a4 <start_dac_tx>:
  //HAL_DAC_Start(&hdac1,DAC_CHANNEL_2);
  /* Infinite loop */
  for(;;)
  {
      //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80010a4:	4d0f      	ldr	r5, [pc, #60]	; (80010e4 <start_dac_tx+0x40>)
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //LED
 80010a6:	4c10      	ldr	r4, [pc, #64]	; (80010e8 <start_dac_tx+0x44>)
{
 80010a8:	b508      	push	{r3, lr}
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80010aa:	2201      	movs	r2, #1
 80010ac:	4628      	mov	r0, r5
 80010ae:	2140      	movs	r1, #64	; 0x40
 80010b0:	f002 fe0c 	bl	8003ccc <HAL_GPIO_WritePin>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //LED
 80010b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010b8:	4620      	mov	r0, r4
 80010ba:	f002 fe0b 	bl	8003cd4 <HAL_GPIO_TogglePin>
      osDelay(1000);
 80010be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010c2:	f006 f92f 	bl	8007324 <osDelay>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	4628      	mov	r0, r5
 80010ca:	2140      	movs	r1, #64	; 0x40
 80010cc:	f002 fdfe 	bl	8003ccc <HAL_GPIO_WritePin>
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80010d0:	4620      	mov	r0, r4
 80010d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d6:	f002 fdfd 	bl	8003cd4 <HAL_GPIO_TogglePin>
      osDelay(1000);
 80010da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010de:	f006 f921 	bl	8007324 <osDelay>
  for(;;)
 80010e2:	e7e2      	b.n	80010aa <start_dac_tx+0x6>
 80010e4:	58020000 	.word	0x58020000
 80010e8:	58020400 	.word	0x58020400

080010ec <start_adc_rx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_adc_rx */
void start_adc_rx(void *argument)
{
 80010ec:	b530      	push	{r4, r5, lr}
  uint16_t value_adc;
  char msg[10];
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 80010ee:	4c11      	ldr	r4, [pc, #68]	; (8001134 <start_adc_rx+0x48>)
{
 80010f0:	b085      	sub	sp, #20
    HAL_ADC_PollForConversion(&hadc1, 1000);
    value_adc = HAL_ADC_GetValue(&hadc1);
    sprintf(msg, "%hu\r\n", value_adc);
 80010f2:	4d11      	ldr	r5, [pc, #68]	; (8001138 <start_adc_rx+0x4c>)
	HAL_ADC_Start(&hadc1);
 80010f4:	4620      	mov	r0, r4
 80010f6:	f001 f97d 	bl	80023f4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 1000);
 80010fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010fe:	4620      	mov	r0, r4
 8001100:	f000 fd84 	bl	8001c0c <HAL_ADC_PollForConversion>
    value_adc = HAL_ADC_GetValue(&hadc1);
 8001104:	4620      	mov	r0, r4
 8001106:	f000 fe05 	bl	8001d14 <HAL_ADC_GetValue>
 800110a:	4602      	mov	r2, r0
    sprintf(msg, "%hu\r\n", value_adc);
 800110c:	4629      	mov	r1, r5
 800110e:	a801      	add	r0, sp, #4
 8001110:	b292      	uxth	r2, r2
 8001112:	f010 f8f3 	bl	80112fc <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
 8001116:	a801      	add	r0, sp, #4
 8001118:	f7ff f8fa 	bl	8000310 <strlen>
 800111c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001120:	b282      	uxth	r2, r0
 8001122:	a901      	add	r1, sp, #4
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <start_adc_rx+0x50>)
 8001126:	f005 fae7 	bl	80066f8 <HAL_UART_Transmit>
    osDelay(200);
 800112a:	20c8      	movs	r0, #200	; 0xc8
 800112c:	f006 f8fa 	bl	8007324 <osDelay>
  for(;;)
 8001130:	e7e0      	b.n	80010f4 <start_adc_rx+0x8>
 8001132:	bf00      	nop
 8001134:	240000b0 	.word	0x240000b0
 8001138:	08012d04 	.word	0x08012d04
 800113c:	24000120 	.word	0x24000120

08001140 <SystemClock_Config>:
{
 8001140:	b530      	push	{r4, r5, lr}
 8001142:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001144:	224c      	movs	r2, #76	; 0x4c
 8001146:	2100      	movs	r1, #0
 8001148:	a809      	add	r0, sp, #36	; 0x24
 800114a:	f010 f964 	bl	8011416 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800114e:	2220      	movs	r2, #32
 8001150:	2100      	movs	r1, #0
 8001152:	a801      	add	r0, sp, #4
 8001154:	f010 f95f 	bl	8011416 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001158:	2002      	movs	r0, #2
 800115a:	f002 fdc5 	bl	8003ce8 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800115e:	4a1f      	ldr	r2, [pc, #124]	; (80011dc <SystemClock_Config+0x9c>)
 8001160:	2300      	movs	r3, #0
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	6993      	ldr	r3, [r2, #24]
 8001166:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	6993      	ldr	r3, [r2, #24]
 800116e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001176:	6993      	ldr	r3, [r2, #24]
 8001178:	0499      	lsls	r1, r3, #18
 800117a:	d5fc      	bpl.n	8001176 <SystemClock_Config+0x36>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117c:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800117e:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001180:	2508      	movs	r5, #8
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001182:	2440      	movs	r4, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001184:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001186:	a809      	add	r0, sp, #36	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001188:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = 1;
 800118a:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800118c:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001190:	9217      	str	r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLN = 125;
 8001192:	2210      	movs	r2, #16
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001194:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001196:	e9cd 3518 	strd	r3, r5, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800119a:	2300      	movs	r3, #0
 800119c:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800119e:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLN = 125;
 80011a2:	237d      	movs	r3, #125	; 0x7d
 80011a4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a8:	f002 fe46 	bl	8003e38 <HAL_RCC_OscConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	b108      	cbz	r0, 80011b4 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	223f      	movs	r2, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b6:	2103      	movs	r1, #3
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011b8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011be:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c0:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c2:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80011c4:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011c6:	e9cd 5404 	strd	r5, r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011ca:	e9cd 4306 	strd	r4, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ce:	f003 f901 	bl	80043d4 <HAL_RCC_ClockConfig>
 80011d2:	b108      	cbz	r0, 80011d8 <SystemClock_Config+0x98>
 80011d4:	b672      	cpsid	i
  while (1)
 80011d6:	e7fe      	b.n	80011d6 <SystemClock_Config+0x96>
}
 80011d8:	b01d      	add	sp, #116	; 0x74
 80011da:	bd30      	pop	{r4, r5, pc}
 80011dc:	58024800 	.word	0x58024800

080011e0 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011e0:	4ac4      	ldr	r2, [pc, #784]	; (80014f4 <main+0x314>)
 80011e2:	6953      	ldr	r3, [r2, #20]
 80011e4:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b096      	sub	sp, #88	; 0x58
 80011ec:	d111      	bne.n	8001212 <main+0x32>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011f2:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011f6:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80011fe:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001202:	6953      	ldr	r3, [r2, #20]
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800120e:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001212:	48b8      	ldr	r0, [pc, #736]	; (80014f4 <main+0x314>)
 8001214:	6943      	ldr	r3, [r0, #20]
 8001216:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800121a:	d124      	bne.n	8001266 <main+0x86>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800121c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001220:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001224:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001228:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800122c:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001230:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8001234:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001236:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800123a:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800123c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001240:	3b01      	subs	r3, #1
 8001242:	1c5f      	adds	r7, r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001244:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8001248:	d1f8      	bne.n	800123c <main+0x5c>
    } while(sets-- != 0U);
 800124a:	3c20      	subs	r4, #32
 800124c:	f114 0f20 	cmn.w	r4, #32
 8001250:	d1f1      	bne.n	8001236 <main+0x56>
 8001252:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001256:	6943      	ldr	r3, [r0, #20]
 8001258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125c:	6143      	str	r3, [r0, #20]
 800125e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001262:	f3bf 8f6f 	isb	sy
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001266:	2400      	movs	r4, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001268:	2601      	movs	r6, #1
  HAL_Init();
 800126a:	f000 fc83 	bl	8001b74 <HAL_Init>
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 800126e:	2502      	movs	r5, #2
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8001270:	2708      	movs	r7, #8
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8001272:	f44f 6880 	mov.w	r8, #1024	; 0x400
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001276:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 800127a:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  HAL_MPU_Disable();
 800127e:	f001 fbe7 	bl	8002a50 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001282:	f248 721f 	movw	r2, #34591	; 0x871f
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001286:	f240 1301 	movw	r3, #257	; 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800128a:	a80d      	add	r0, sp, #52	; 0x34
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800128c:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001290:	9310      	str	r3, [sp, #64]	; 0x40
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001292:	e9cd 420e 	strd	r4, r2, [sp, #56]	; 0x38
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001296:	f001 fbf9 	bl	8002a8c <HAL_MPU_ConfigRegion>
  MPU_InitStruct.BaseAddress = 0x30000000;
 800129a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 800129e:	4b96      	ldr	r3, [pc, #600]	; (80014f8 <main+0x318>)
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80012a0:	a80d      	add	r0, sp, #52	; 0x34
  MPU_InitStruct.BaseAddress = 0x30000000;
 80012a2:	920e      	str	r2, [sp, #56]	; 0x38
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 80012a4:	930f      	str	r3, [sp, #60]	; 0x3c
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80012a6:	f88d 4041 	strb.w	r4, [sp, #65]	; 0x41
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80012aa:	f88d 6035 	strb.w	r6, [sp, #53]	; 0x35
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80012ae:	f001 fbed 	bl	8002a8c <HAL_MPU_ConfigRegion>
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80012b2:	a80d      	add	r0, sp, #52	; 0x34
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80012b4:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80012b8:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80012bc:	f88d 703c 	strb.w	r7, [sp, #60]	; 0x3c
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80012c0:	f88d 6041 	strb.w	r6, [sp, #65]	; 0x41
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80012c4:	f88d 6043 	strb.w	r6, [sp, #67]	; 0x43
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80012c8:	f001 fbe0 	bl	8002a8c <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80012cc:	2004      	movs	r0, #4
 80012ce:	f001 fbcd 	bl	8002a6c <HAL_MPU_Enable>
  SystemClock_Config();
 80012d2:	f7ff ff35 	bl	8001140 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	4b89      	ldr	r3, [pc, #548]	; (80014fc <main+0x31c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80012da:	2160      	movs	r1, #96	; 0x60
 80012dc:	4888      	ldr	r0, [pc, #544]	; (8001500 <main+0x320>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 80012e2:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012ea:	f042 0204 	orr.w	r2, r2, #4
 80012ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80012f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012f6:	f002 0204 	and.w	r2, r2, #4
 80012fa:	9202      	str	r2, [sp, #8]
 80012fc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001302:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001306:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800130a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800130e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001312:	9203      	str	r2, [sp, #12]
 8001314:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800131a:	4332      	orrs	r2, r6
 800131c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001320:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001324:	4032      	ands	r2, r6
 8001326:	9204      	str	r2, [sp, #16]
 8001328:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800132e:	432a      	orrs	r2, r5
 8001330:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001334:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001338:	402a      	ands	r2, r5
 800133a:	9205      	str	r2, [sp, #20]
 800133c:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800133e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001342:	f042 0220 	orr.w	r2, r2, #32
 8001346:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800134a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800134e:	f002 0220 	and.w	r2, r2, #32
 8001352:	9206      	str	r2, [sp, #24]
 8001354:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001356:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800135a:	433a      	orrs	r2, r7
 800135c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001360:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001364:	403a      	ands	r2, r7
 8001366:	9207      	str	r2, [sp, #28]
 8001368:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800136a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800136e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001372:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001376:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800137a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800137e:	9208      	str	r2, [sp, #32]
 8001380:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001382:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001386:	f042 0210 	orr.w	r2, r2, #16
 800138a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800138e:	4622      	mov	r2, r4
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001394:	f003 0310 	and.w	r3, r3, #16
 8001398:	9309      	str	r3, [sp, #36]	; 0x24
 800139a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800139c:	f002 fc96 	bl	8003ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80013a0:	4622      	mov	r2, r4
 80013a2:	f244 0101 	movw	r1, #16385	; 0x4001
 80013a6:	4857      	ldr	r0, [pc, #348]	; (8001504 <main+0x324>)
 80013a8:	f002 fc90 	bl	8003ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80013ac:	4622      	mov	r2, r4
 80013ae:	4856      	ldr	r0, [pc, #344]	; (8001508 <main+0x328>)
 80013b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b4:	f002 fc8a 	bl	8003ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 80013b8:	4622      	mov	r2, r4
 80013ba:	4629      	mov	r1, r5
 80013bc:	4853      	ldr	r0, [pc, #332]	; (800150c <main+0x32c>)
 80013be:	f002 fc85 	bl	8003ccc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80013c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013c6:	a90d      	add	r1, sp, #52	; 0x34
 80013c8:	4851      	ldr	r0, [pc, #324]	; (8001510 <main+0x330>)
  GPIO_InitStruct.Pin = B1_Pin;
 80013ca:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013d0:	f002 fb54 	bl	8003a7c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80013d4:	2360      	movs	r3, #96	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	a90d      	add	r1, sp, #52	; 0x34
 80013d8:	4849      	ldr	r0, [pc, #292]	; (8001500 <main+0x320>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	9410      	str	r4, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80013dc:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	e9cd 640e 	strd	r6, r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e2:	f002 fb4b 	bl	8003a7c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 80013e6:	f244 0301 	movw	r3, #16385	; 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ea:	a90d      	add	r1, sp, #52	; 0x34
 80013ec:	4845      	ldr	r0, [pc, #276]	; (8001504 <main+0x324>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 80013ee:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	9410      	str	r4, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	e9cd 640e 	strd	r6, r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f002 fb41 	bl	8003a7c <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80013fa:	a90d      	add	r1, sp, #52	; 0x34
 80013fc:	4842      	ldr	r0, [pc, #264]	; (8001508 <main+0x328>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	9410      	str	r4, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8001400:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	e9cd 640e 	strd	r6, r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001408:	f002 fb38 	bl	8003a7c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8001412:	a90d      	add	r1, sp, #52	; 0x34
 8001414:	483f      	ldr	r0, [pc, #252]	; (8001514 <main+0x334>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001418:	e9cd 230d 	strd	r2, r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800141c:	f002 fb2e 	bl	8003a7c <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001420:	230a      	movs	r3, #10
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001422:	a90d      	add	r1, sp, #52	; 0x34
 8001424:	4836      	ldr	r0, [pc, #216]	; (8001500 <main+0x320>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001426:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001428:	e9cd 850d 	strd	r8, r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001430:	f002 fb24 	bl	8003a7c <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8001434:	a90d      	add	r1, sp, #52	; 0x34
 8001436:	4835      	ldr	r0, [pc, #212]	; (800150c <main+0x32c>)
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8001438:	950d      	str	r5, [sp, #52]	; 0x34
  hadc1.Instance = ADC1;
 800143a:	4d37      	ldr	r5, [pc, #220]	; (8001518 <main+0x338>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	9410      	str	r4, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	e9cd 640e 	strd	r6, r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8001442:	f002 fb1b 	bl	8003a7c <HAL_GPIO_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001446:	4621      	mov	r1, r4
 8001448:	2224      	movs	r2, #36	; 0x24
 800144a:	a80d      	add	r0, sp, #52	; 0x34
  ADC_MultiModeTypeDef multimode = {0};
 800144c:	940c      	str	r4, [sp, #48]	; 0x30
 800144e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8001452:	f00f ffe0 	bl	8011416 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001456:	4931      	ldr	r1, [pc, #196]	; (800151c <main+0x33c>)
 8001458:	f44f 1330 	mov.w	r3, #2883584	; 0x2c0000
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800145c:	612c      	str	r4, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800145e:	832c      	strh	r4, [r5, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001460:	4628      	mov	r0, r5
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001462:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001466:	632c      	str	r4, [r5, #48]	; 0x30
  hadc1.Init.OversamplingMode = DISABLE;
 8001468:	f885 4044 	strb.w	r4, [r5, #68]	; 0x44
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800146c:	60af      	str	r7, [r5, #8]
  hadc1.Init.NbrOfConversion = 1;
 800146e:	61ee      	str	r6, [r5, #28]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001470:	e9c5 440a 	strd	r4, r4, [r5, #40]	; 0x28
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001474:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001478:	2404      	movs	r4, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800147a:	e9c5 1300 	strd	r1, r3, [r5]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800147e:	616c      	str	r4, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001480:	f001 f8cc 	bl	800261c <HAL_ADC_Init>
 8001484:	b108      	cbz	r0, 800148a <main+0x2aa>
  __ASM volatile ("cpsid i" : : : "memory");
 8001486:	b672      	cpsid	i
  while (1)
 8001488:	e7fe      	b.n	8001488 <main+0x2a8>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800148a:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800148c:	a90a      	add	r1, sp, #40	; 0x28
 800148e:	4628      	mov	r0, r5
 8001490:	f001 fa18 	bl	80028c4 <HAL_ADCEx_MultiModeConfigChannel>
 8001494:	4603      	mov	r3, r0
 8001496:	b108      	cbz	r0, 800149c <main+0x2bc>
 8001498:	b672      	cpsid	i
  while (1)
 800149a:	e7fe      	b.n	800149a <main+0x2ba>
  sConfig.Channel = ADC_CHANNEL_6;
 800149c:	4a20      	ldr	r2, [pc, #128]	; (8001520 <main+0x340>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800149e:	a90d      	add	r1, sp, #52	; 0x34
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014a0:	9411      	str	r4, [sp, #68]	; 0x44
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014a2:	2406      	movs	r4, #6
  sConfig.Channel = ADC_CHANNEL_6;
 80014a4:	920d      	str	r2, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80014a6:	2205      	movs	r2, #5
  sConfig.Offset = 0;
 80014a8:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014aa:	4628      	mov	r0, r5
  sConfig.OffsetSignedSaturation = DISABLE;
 80014ac:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014b4:	940e      	str	r4, [sp, #56]	; 0x38
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014b6:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80014b8:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ba:	f000 fc2f 	bl	8001d1c <HAL_ADC_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	b108      	cbz	r0, 80014c6 <main+0x2e6>
 80014c2:	b672      	cpsid	i
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <main+0x2e4>
  huart3.Instance = USART3;
 80014c6:	4c17      	ldr	r4, [pc, #92]	; (8001524 <main+0x344>)
  huart3.Init.BaudRate = 115200;
 80014c8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Instance = USART3;
 80014cc:	4816      	ldr	r0, [pc, #88]	; (8001528 <main+0x348>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014ce:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 80014d0:	e884 000b 	stmia.w	r4, {r0, r1, r3}
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014d4:	4620      	mov	r0, r4
  huart3.Init.Parity = UART_PARITY_NONE;
 80014d6:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014da:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014de:	e9c4 3307 	strd	r3, r3, [r4, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014e2:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014e6:	f005 f9d3 	bl	8006890 <HAL_UART_Init>
 80014ea:	4601      	mov	r1, r0
 80014ec:	b1f0      	cbz	r0, 800152c <main+0x34c>
 80014ee:	b672      	cpsid	i
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <main+0x310>
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00
 80014f8:	0301000e 	.word	0x0301000e
 80014fc:	58024400 	.word	0x58024400
 8001500:	58020000 	.word	0x58020000
 8001504:	58020400 	.word	0x58020400
 8001508:	58020c00 	.word	0x58020c00
 800150c:	58021000 	.word	0x58021000
 8001510:	58020800 	.word	0x58020800
 8001514:	58021800 	.word	0x58021800
 8001518:	240000b0 	.word	0x240000b0
 800151c:	40022000 	.word	0x40022000
 8001520:	19200040 	.word	0x19200040
 8001524:	24000120 	.word	0x24000120
 8001528:	40004800 	.word	0x40004800
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800152c:	4620      	mov	r0, r4
 800152e:	f005 fa23 	bl	8006978 <HAL_UARTEx_SetTxFifoThreshold>
 8001532:	4601      	mov	r1, r0
 8001534:	b108      	cbz	r0, 800153a <main+0x35a>
 8001536:	b672      	cpsid	i
  while (1)
 8001538:	e7fe      	b.n	8001538 <main+0x358>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800153a:	4620      	mov	r0, r4
 800153c:	f005 fa44 	bl	80069c8 <HAL_UARTEx_SetRxFifoThreshold>
 8001540:	b108      	cbz	r0, 8001546 <main+0x366>
 8001542:	b672      	cpsid	i
  while (1)
 8001544:	e7fe      	b.n	8001544 <main+0x364>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001546:	4620      	mov	r0, r4
 8001548:	f005 f9f8 	bl	800693c <HAL_UARTEx_DisableFifoMode>
 800154c:	b108      	cbz	r0, 8001552 <main+0x372>
 800154e:	b672      	cpsid	i
  while (1)
 8001550:	e7fe      	b.n	8001550 <main+0x370>
  osKernelInitialize();
 8001552:	9001      	str	r0, [sp, #4]
 8001554:	f005 fe64 	bl	8007220 <osKernelInitialize>
  eth_txHandle = osThreadNew(start_eth, NULL, &eth_tx_attributes);
 8001558:	4a0c      	ldr	r2, [pc, #48]	; (800158c <main+0x3ac>)
 800155a:	9901      	ldr	r1, [sp, #4]
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <main+0x3b0>)
 800155e:	f005 fe93 	bl	8007288 <osThreadNew>
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <main+0x3b4>)
  tx_dacHandle = osThreadNew(start_dac_tx, NULL, &tx_dac_attributes);
 8001564:	4a0c      	ldr	r2, [pc, #48]	; (8001598 <main+0x3b8>)
  eth_txHandle = osThreadNew(start_eth, NULL, &eth_tx_attributes);
 8001566:	6018      	str	r0, [r3, #0]
  tx_dacHandle = osThreadNew(start_dac_tx, NULL, &tx_dac_attributes);
 8001568:	9901      	ldr	r1, [sp, #4]
 800156a:	480c      	ldr	r0, [pc, #48]	; (800159c <main+0x3bc>)
 800156c:	f005 fe8c 	bl	8007288 <osThreadNew>
 8001570:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <main+0x3c0>)
 8001572:	4604      	mov	r4, r0
  rx_adcHandle = osThreadNew(start_adc_rx, NULL, &rx_adc_attributes);
 8001574:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <main+0x3c4>)
 8001576:	9901      	ldr	r1, [sp, #4]
 8001578:	480b      	ldr	r0, [pc, #44]	; (80015a8 <main+0x3c8>)
  tx_dacHandle = osThreadNew(start_dac_tx, NULL, &tx_dac_attributes);
 800157a:	601c      	str	r4, [r3, #0]
  rx_adcHandle = osThreadNew(start_adc_rx, NULL, &rx_adc_attributes);
 800157c:	f005 fe84 	bl	8007288 <osThreadNew>
 8001580:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <main+0x3cc>)
 8001582:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001584:	f005 fe5e 	bl	8007244 <osKernelStart>
  while (1)
 8001588:	e7fe      	b.n	8001588 <main+0x3a8>
 800158a:	bf00      	nop
 800158c:	08012d24 	.word	0x08012d24
 8001590:	08001061 	.word	0x08001061
 8001594:	240000ac 	.word	0x240000ac
 8001598:	08012d6c 	.word	0x08012d6c
 800159c:	080010a5 	.word	0x080010a5
 80015a0:	240001b8 	.word	0x240001b8
 80015a4:	08012d48 	.word	0x08012d48
 80015a8:	080010ed 	.word	0x080010ed
 80015ac:	240001b4 	.word	0x240001b4

080015b0 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 80015b0:	4b03      	ldr	r3, [pc, #12]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80015b2:	6802      	ldr	r2, [r0, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d000      	beq.n	80015ba <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80015b8:	4770      	bx	lr
    HAL_IncTick();
 80015ba:	f000 bb0b 	b.w	8001bd4 <HAL_IncTick>
 80015be:	bf00      	nop
 80015c0:	40001000 	.word	0x40001000

080015c4 <Error_Handler>:
 80015c4:	b672      	cpsid	i
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <Error_Handler+0x2>

080015c8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c8:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <HAL_MspInit+0x30>)

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	210f      	movs	r1, #15
 80015ce:	f06f 0001 	mvn.w	r0, #1
{
 80015d2:	b410      	push	{r4}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d4:	f8d3 40f4 	ldr.w	r4, [r3, #244]	; 0xf4
{
 80015d8:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015da:	f044 0402 	orr.w	r4, r4, #2
 80015de:	f8c3 40f4 	str.w	r4, [r3, #244]	; 0xf4
 80015e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ee:	b003      	add	sp, #12
 80015f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015f4:	f001 b9e0 	b.w	80029b8 <HAL_NVIC_SetPriority>
 80015f8:	58024400 	.word	0x58024400

080015fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015fc:	b530      	push	{r4, r5, lr}
 80015fe:	b0b7      	sub	sp, #220	; 0xdc
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	2100      	movs	r1, #0
{
 8001602:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001604:	22b8      	movs	r2, #184	; 0xb8
 8001606:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	9107      	str	r1, [sp, #28]
 800160a:	e9cd 1103 	strd	r1, r1, [sp, #12]
 800160e:	e9cd 1105 	strd	r1, r1, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001612:	f00f ff00 	bl	8011416 <memset>
  if(hadc->Instance==ADC1)
 8001616:	4b21      	ldr	r3, [pc, #132]	; (800169c <HAL_ADC_MspInit+0xa0>)
 8001618:	6822      	ldr	r2, [r4, #0]
 800161a:	429a      	cmp	r2, r3
 800161c:	d001      	beq.n	8001622 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800161e:	b037      	add	sp, #220	; 0xdc
 8001620:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 8001622:	2213      	movs	r2, #19
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001624:	2302      	movs	r3, #2
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001626:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 800162a:	2500      	movs	r5, #0
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800162c:	2101      	movs	r1, #1
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 800162e:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001630:	22c0      	movs	r2, #192	; 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001632:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001634:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001636:	910a      	str	r1, [sp, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001638:	930d      	str	r3, [sp, #52]	; 0x34
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800163a:	e9cd 4508 	strd	r4, r5, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800163e:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001642:	f003 f973 	bl	800492c <HAL_RCCEx_PeriphCLKConfig>
 8001646:	bb28      	cbnz	r0, 8001694 <HAL_ADC_MspInit+0x98>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001648:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <HAL_ADC_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800164a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800164e:	2503      	movs	r5, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2400      	movs	r4, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001652:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001656:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001658:	f042 0220 	orr.w	r2, r2, #32
 800165c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8001660:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001664:	f002 0220 	and.w	r2, r2, #32
 8001668:	9201      	str	r2, [sp, #4]
 800166a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800166c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001670:	f042 0220 	orr.w	r2, r2, #32
 8001674:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800167c:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800167e:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001682:	4808      	ldr	r0, [pc, #32]	; (80016a4 <HAL_ADC_MspInit+0xa8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001684:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800168c:	f002 f9f6 	bl	8003a7c <HAL_GPIO_Init>
}
 8001690:	b037      	add	sp, #220	; 0xdc
 8001692:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001694:	f7ff ff96 	bl	80015c4 <Error_Handler>
 8001698:	e7d6      	b.n	8001648 <HAL_ADC_MspInit+0x4c>
 800169a:	bf00      	nop
 800169c:	40022000 	.word	0x40022000
 80016a0:	58024400 	.word	0x58024400
 80016a4:	58021400 	.word	0x58021400

080016a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016a8:	b530      	push	{r4, r5, lr}
 80016aa:	b0b7      	sub	sp, #220	; 0xdc
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	2100      	movs	r1, #0
{
 80016ae:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b0:	22b8      	movs	r2, #184	; 0xb8
 80016b2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	9107      	str	r1, [sp, #28]
 80016b6:	e9cd 1103 	strd	r1, r1, [sp, #12]
 80016ba:	e9cd 1105 	strd	r1, r1, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016be:	f00f feaa 	bl	8011416 <memset>
  if(huart->Instance==USART3)
 80016c2:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <HAL_UART_MspInit+0x90>)
 80016c4:	6822      	ldr	r2, [r4, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d001      	beq.n	80016ce <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016ca:	b037      	add	sp, #220	; 0xdc
 80016cc:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016ce:	2202      	movs	r2, #2
 80016d0:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d2:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d8:	f003 f928 	bl	800492c <HAL_RCCEx_PeriphCLKConfig>
 80016dc:	bb40      	cbnz	r0, 8001730 <HAL_UART_MspInit+0x88>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016de:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_UART_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 80016e4:	f44f 7540 	mov.w	r5, #768	; 0x300
    __HAL_RCC_USART3_CLK_ENABLE();
 80016e8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ec:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 80016ee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80016f2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80016f6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80016fa:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80016fe:	9201      	str	r2, [sp, #4]
 8001700:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001702:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001706:	f042 0208 	orr.w	r2, r2, #8
 800170a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800170e:	2207      	movs	r2, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001710:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001714:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001716:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800171a:	4809      	ldr	r0, [pc, #36]	; (8001740 <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 800171c:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	9302      	str	r3, [sp, #8]
 8001720:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001722:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001724:	e9cd 4405 	strd	r4, r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001728:	f002 f9a8 	bl	8003a7c <HAL_GPIO_Init>
}
 800172c:	b037      	add	sp, #220	; 0xdc
 800172e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001730:	f7ff ff48 	bl	80015c4 <Error_Handler>
 8001734:	e7d3      	b.n	80016de <HAL_UART_MspInit+0x36>
 8001736:	bf00      	nop
 8001738:	40004800 	.word	0x40004800
 800173c:	58024400 	.word	0x58024400
 8001740:	58020c00 	.word	0x58020c00

08001744 <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001744:	280f      	cmp	r0, #15
 8001746:	d901      	bls.n	800174c <HAL_InitTick+0x8>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
    uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 8001748:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 800174a:	4770      	bx	lr
{
 800174c:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 800174e:	4601      	mov	r1, r0
{
 8001750:	b08b      	sub	sp, #44	; 0x2c
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8001752:	2200      	movs	r2, #0
 8001754:	4604      	mov	r4, r0
 8001756:	2036      	movs	r0, #54	; 0x36
 8001758:	f001 f92e 	bl	80029b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800175c:	2036      	movs	r0, #54	; 0x36
 800175e:	f001 f969 	bl	8002a34 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001762:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <HAL_InitTick+0x88>)
    uwTickPrio = TickPriority;
 8001764:	4a1a      	ldr	r2, [pc, #104]	; (80017d0 <HAL_InitTick+0x8c>)
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001766:	4669      	mov	r1, sp
 8001768:	a802      	add	r0, sp, #8
    uwTickPrio = TickPriority;
 800176a:	6014      	str	r4, [r2, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 800176c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8001770:	f042 0210 	orr.w	r2, r2, #16
 8001774:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8001778:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800177c:	f003 0310 	and.w	r3, r3, #16
 8001780:	9301      	str	r3, [sp, #4]
 8001782:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001784:	f002 ffb2 	bl	80046ec <HAL_RCC_GetClockConfig>
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001788:	9b07      	ldr	r3, [sp, #28]
 800178a:	b9bb      	cbnz	r3, 80017bc <HAL_InitTick+0x78>
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800178c:	f002 ff8a 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001790:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_InitTick+0x90>)
  htim6.Init.ClockDivision = 0;
 8001792:	2200      	movs	r2, #0
  htim6.Instance = TIM6;
 8001794:	4c10      	ldr	r4, [pc, #64]	; (80017d8 <HAL_InitTick+0x94>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001796:	fba3 1300 	umull	r1, r3, r3, r0
  htim6.Instance = TIM6;
 800179a:	4d10      	ldr	r5, [pc, #64]	; (80017dc <HAL_InitTick+0x98>)
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800179c:	f240 31e7 	movw	r1, #999	; 0x3e7
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80017a0:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017a2:	0c9b      	lsrs	r3, r3, #18
  htim6.Instance = TIM6;
 80017a4:	6025      	str	r5, [r4, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a6:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017a8:	3b01      	subs	r3, #1
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80017aa:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80017ae:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80017b0:	f004 fbf4 	bl	8005f9c <HAL_TIM_Base_Init>
 80017b4:	b130      	cbz	r0, 80017c4 <HAL_InitTick+0x80>
    return HAL_ERROR;
 80017b6:	2001      	movs	r0, #1
}
 80017b8:	b00b      	add	sp, #44	; 0x2c
 80017ba:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80017bc:	f002 ff72 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 80017c0:	0040      	lsls	r0, r0, #1
 80017c2:	e7e5      	b.n	8001790 <HAL_InitTick+0x4c>
    return HAL_TIM_Base_Start_IT(&htim6);
 80017c4:	4620      	mov	r0, r4
 80017c6:	f004 fa2b 	bl	8005c20 <HAL_TIM_Base_Start_IT>
 80017ca:	e7f5      	b.n	80017b8 <HAL_InitTick+0x74>
 80017cc:	58024400 	.word	0x58024400
 80017d0:	2400000c 	.word	0x2400000c
 80017d4:	431bde83 	.word	0x431bde83
 80017d8:	240001bc 	.word	0x240001bc
 80017dc:	40001000 	.word	0x40001000

080017e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <NMI_Handler>
 80017e2:	bf00      	nop

080017e4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <HardFault_Handler>
 80017e6:	bf00      	nop

080017e8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <MemManage_Handler>
 80017ea:	bf00      	nop

080017ec <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ec:	e7fe      	b.n	80017ec <BusFault_Handler>
 80017ee:	bf00      	nop

080017f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler>
 80017f2:	bf00      	nop

080017f4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop

080017f8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017f8:	4801      	ldr	r0, [pc, #4]	; (8001800 <TIM6_DAC_IRQHandler+0x8>)
 80017fa:	f004 ba81 	b.w	8005d00 <HAL_TIM_IRQHandler>
 80017fe:	bf00      	nop
 8001800:	240001bc 	.word	0x240001bc

08001804 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001804:	4801      	ldr	r0, [pc, #4]	; (800180c <ETH_IRQHandler+0x8>)
 8001806:	f001 bdeb 	b.w	80033e0 <HAL_ETH_IRQHandler>
 800180a:	bf00      	nop
 800180c:	240002e4 	.word	0x240002e4

08001810 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001810:	2001      	movs	r0, #1
 8001812:	4770      	bx	lr

08001814 <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 8001814:	4b02      	ldr	r3, [pc, #8]	; (8001820 <_kill+0xc>)
 8001816:	2216      	movs	r2, #22
	return -1;
}
 8001818:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 800181c:	601a      	str	r2, [r3, #0]
}
 800181e:	4770      	bx	lr
 8001820:	240108fc 	.word	0x240108fc

08001824 <_exit>:
	errno = EINVAL;
 8001824:	4b01      	ldr	r3, [pc, #4]	; (800182c <_exit+0x8>)
 8001826:	2216      	movs	r2, #22
 8001828:	601a      	str	r2, [r3, #0]

void _exit (int status)
{
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800182a:	e7fe      	b.n	800182a <_exit+0x6>
 800182c:	240108fc 	.word	0x240108fc

08001830 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001830:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	1e16      	subs	r6, r2, #0
 8001834:	dd07      	ble.n	8001846 <_read+0x16>
 8001836:	460c      	mov	r4, r1
 8001838:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800183a:	f3af 8000 	nop.w
 800183e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	42a5      	cmp	r5, r4
 8001844:	d1f9      	bne.n	800183a <_read+0xa>
	}

return len;
}
 8001846:	4630      	mov	r0, r6
 8001848:	bd70      	pop	{r4, r5, r6, pc}
 800184a:	bf00      	nop

0800184c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800184c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	1e16      	subs	r6, r2, #0
 8001850:	dd07      	ble.n	8001862 <_write+0x16>
 8001852:	460c      	mov	r4, r1
 8001854:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8001856:	f814 0b01 	ldrb.w	r0, [r4], #1
 800185a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185e:	42a5      	cmp	r5, r4
 8001860:	d1f9      	bne.n	8001856 <_write+0xa>
	}
	return len;
}
 8001862:	4630      	mov	r0, r6
 8001864:	bd70      	pop	{r4, r5, r6, pc}
 8001866:	bf00      	nop

08001868 <_close>:

int _close(int file)
{
	return -1;
}
 8001868:	f04f 30ff 	mov.w	r0, #4294967295
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop

08001870 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001870:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8001874:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001876:	604b      	str	r3, [r1, #4]
}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop

0800187c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800187c:	2001      	movs	r0, #1
 800187e:	4770      	bx	lr

08001880 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001880:	2000      	movs	r0, #0
 8001882:	4770      	bx	lr

08001884 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001884:	490d      	ldr	r1, [pc, #52]	; (80018bc <_sbrk+0x38>)
{
 8001886:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 800188a:	6808      	ldr	r0, [r1, #0]
{
 800188c:	b410      	push	{r4}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800188e:	4c0d      	ldr	r4, [pc, #52]	; (80018c4 <_sbrk+0x40>)
 8001890:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001892:	b170      	cbz	r0, 80018b2 <_sbrk+0x2e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001894:	4403      	add	r3, r0
 8001896:	4293      	cmp	r3, r2
 8001898:	d803      	bhi.n	80018a2 <_sbrk+0x1e>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800189a:	f85d 4b04 	ldr.w	r4, [sp], #4
  __sbrk_heap_end += incr;
 800189e:	600b      	str	r3, [r1, #0]
}
 80018a0:	4770      	bx	lr
    errno = ENOMEM;
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <_sbrk+0x44>)
 80018a4:	220c      	movs	r2, #12
    return (void *)-1;
 80018a6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80018aa:	f85d 4b04 	ldr.w	r4, [sp], #4
    errno = ENOMEM;
 80018ae:	601a      	str	r2, [r3, #0]
}
 80018b0:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 80018b2:	4c06      	ldr	r4, [pc, #24]	; (80018cc <_sbrk+0x48>)
 80018b4:	4620      	mov	r0, r4
 80018b6:	600c      	str	r4, [r1, #0]
 80018b8:	e7ec      	b.n	8001894 <_sbrk+0x10>
 80018ba:	bf00      	nop
 80018bc:	24000208 	.word	0x24000208
 80018c0:	24050000 	.word	0x24050000
 80018c4:	00000400 	.word	0x00000400
 80018c8:	240108fc 	.word	0x240108fc
 80018cc:	240152a8 	.word	0x240152a8

080018d0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018d0:	4922      	ldr	r1, [pc, #136]	; (800195c <SystemInit+0x8c>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018d2:	4a23      	ldr	r2, [pc, #140]	; (8001960 <SystemInit+0x90>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018d4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80018d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80018dc:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80018e2:	6813      	ldr	r3, [r2, #0]
 80018e4:	f003 030f 	and.w	r3, r3, #15
 80018e8:	2b06      	cmp	r3, #6
 80018ea:	d805      	bhi.n	80018f8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80018ec:	6813      	ldr	r3, [r2, #0]
 80018ee:	f023 030f 	bic.w	r3, r3, #15
 80018f2:	f043 0307 	orr.w	r3, r3, #7
 80018f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <SystemInit+0x94>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018fa:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80018fc:	4a1a      	ldr	r2, [pc, #104]	; (8001968 <SystemInit+0x98>)
  RCC->CR |= RCC_CR_HSION;
 80018fe:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001900:	4817      	ldr	r0, [pc, #92]	; (8001960 <SystemInit+0x90>)
  RCC->CR |= RCC_CR_HSION;
 8001902:	f041 0101 	orr.w	r1, r1, #1
 8001906:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001908:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800190a:	6819      	ldr	r1, [r3, #0]
 800190c:	400a      	ands	r2, r1
 800190e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001910:	6803      	ldr	r3, [r0, #0]
 8001912:	071b      	lsls	r3, r3, #28
 8001914:	d505      	bpl.n	8001922 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001916:	6803      	ldr	r3, [r0, #0]
 8001918:	f023 030f 	bic.w	r3, r3, #15
 800191c:	f043 0307 	orr.w	r3, r3, #7
 8001920:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <SystemInit+0x94>)
 8001924:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001926:	4911      	ldr	r1, [pc, #68]	; (800196c <SystemInit+0x9c>)
  RCC->PLLCKSELR = 0x02020200;
 8001928:	4c11      	ldr	r4, [pc, #68]	; (8001970 <SystemInit+0xa0>)
  RCC->PLLCFGR = 0x01FF0000;
 800192a:	4812      	ldr	r0, [pc, #72]	; (8001974 <SystemInit+0xa4>)
  RCC->D1CFGR = 0x00000000;
 800192c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800192e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001930:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8001932:	629c      	str	r4, [r3, #40]	; 0x28
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001934:	f243 04d2 	movw	r4, #12498	; 0x30d2
  RCC->PLLCFGR = 0x01FF0000;
 8001938:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 800193a:	6319      	str	r1, [r3, #48]	; 0x30
  RCC->PLL1FRACR = 0x00000000;
 800193c:	635a      	str	r2, [r3, #52]	; 0x34
  RCC->PLL2DIVR = 0x01010280;
 800193e:	6399      	str	r1, [r3, #56]	; 0x38
  RCC->PLL2FRACR = 0x00000000;
 8001940:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC->PLL3DIVR = 0x01010280;
 8001942:	6419      	str	r1, [r3, #64]	; 0x40
  RCC->PLL3FRACR = 0x00000000;
 8001944:	645a      	str	r2, [r3, #68]	; 0x44
  RCC->CR &= 0xFFFBFFFFU;
 8001946:	6819      	ldr	r1, [r3, #0]
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001948:	480b      	ldr	r0, [pc, #44]	; (8001978 <SystemInit+0xa8>)
  RCC->CR &= 0xFFFBFFFFU;
 800194a:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800194e:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 8001950:	661a      	str	r2, [r3, #96]	; 0x60
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001952:	6004      	str	r4, [r0, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed00 	.word	0xe000ed00
 8001960:	52002000 	.word	0x52002000
 8001964:	58024400 	.word	0x58024400
 8001968:	eaf6ed7f 	.word	0xeaf6ed7f
 800196c:	01010280 	.word	0x01010280
 8001970:	02020200 	.word	0x02020200
 8001974:	01ff0000 	.word	0x01ff0000
 8001978:	52004000 	.word	0x52004000

0800197c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800197c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001980:	f7ff ffa6 	bl	80018d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001984:	480c      	ldr	r0, [pc, #48]	; (80019b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001986:	490d      	ldr	r1, [pc, #52]	; (80019bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a0a      	ldr	r2, [pc, #40]	; (80019c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800199c:	4c0a      	ldr	r4, [pc, #40]	; (80019c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019aa:	f00f fdd9 	bl	8011560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ae:	f7ff fc17 	bl	80011e0 <main>
  bx  lr
 80019b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019b4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80019b8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019bc:	2400008c 	.word	0x2400008c
  ldr r2, =_sidata
 80019c0:	0801507c 	.word	0x0801507c
  ldr r2, =_sbss
 80019c4:	2400008c 	.word	0x2400008c
  ldr r4, =_ebss
 80019c8:	240152a4 	.word	0x240152a4

080019cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <ADC3_IRQHandler>
	...

080019d0 <LAN8742_RegisterBusIO>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80019d0:	b188      	cbz	r0, 80019f6 <LAN8742_RegisterBusIO+0x26>
 80019d2:	68ca      	ldr	r2, [r1, #12]
 80019d4:	b17a      	cbz	r2, 80019f6 <LAN8742_RegisterBusIO+0x26>
{
 80019d6:	b430      	push	{r4, r5}
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80019d8:	688c      	ldr	r4, [r1, #8]
 80019da:	b17c      	cbz	r4, 80019fc <LAN8742_RegisterBusIO+0x2c>
 80019dc:	690d      	ldr	r5, [r1, #16]
 80019de:	b16d      	cbz	r5, 80019fc <LAN8742_RegisterBusIO+0x2c>
 80019e0:	4603      	mov	r3, r0
  {
    return LAN8742_STATUS_ERROR;
  }
  
  pObj->IO.Init = ioctx->Init;
 80019e2:	6808      	ldr	r0, [r1, #0]
  pObj->IO.DeInit = ioctx->DeInit;
 80019e4:	6849      	ldr	r1, [r1, #4]
  pObj->IO.Init = ioctx->Init;
 80019e6:	6098      	str	r0, [r3, #8]
  pObj->IO.ReadReg = ioctx->ReadReg;
  pObj->IO.WriteReg = ioctx->WriteReg;
  pObj->IO.GetTick = ioctx->GetTick;
  
  return LAN8742_STATUS_OK;
 80019e8:	2000      	movs	r0, #0
  pObj->IO.ReadReg = ioctx->ReadReg;
 80019ea:	615a      	str	r2, [r3, #20]
  pObj->IO.GetTick = ioctx->GetTick;
 80019ec:	619d      	str	r5, [r3, #24]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80019ee:	e9c3 1403 	strd	r1, r4, [r3, #12]
}
 80019f2:	bc30      	pop	{r4, r5}
 80019f4:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 80019f6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80019fa:	4770      	bx	lr
    return LAN8742_STATUS_ERROR;
 80019fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001a00:	e7f7      	b.n	80019f2 <LAN8742_RegisterBusIO+0x22>
 8001a02:	bf00      	nop

08001a04 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001a04:	b570      	push	{r4, r5, r6, lr}
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8001a06:	2300      	movs	r3, #0
 {
 8001a08:	b082      	sub	sp, #8
   int32_t status = LAN8742_STATUS_OK;
   
   if(pObj->Is_Initialized == 0)
 8001a0a:	6844      	ldr	r4, [r0, #4]
 {
 8001a0c:	4605      	mov	r5, r0
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8001a0e:	9301      	str	r3, [sp, #4]
   if(pObj->Is_Initialized == 0)
 8001a10:	2c00      	cmp	r4, #0
 8001a12:	d146      	bne.n	8001aa2 <LAN8742_Init+0x9e>
   {
     if(pObj->IO.Init != 0)
 8001a14:	6883      	ldr	r3, [r0, #8]
 8001a16:	b103      	cbz	r3, 8001a1a <LAN8742_Init+0x16>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001a18:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a1a:	2320      	movs	r3, #32
   int32_t status = LAN8742_STATUS_OK;
 8001a1c:	2600      	movs	r6, #0
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a1e:	602b      	str	r3, [r5, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a20:	e007      	b.n	8001a32 <LAN8742_Init+0x2e>
         /* Can't read from this device address 
            continue with next address */
         continue;
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001a22:	9b01      	ldr	r3, [sp, #4]
 8001a24:	f003 031f 	and.w	r3, r3, #31
 8001a28:	42a3      	cmp	r3, r4
 8001a2a:	d016      	beq.n	8001a5a <LAN8742_Init+0x56>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a2c:	3401      	adds	r4, #1
 8001a2e:	2c20      	cmp	r4, #32
 8001a30:	d00b      	beq.n	8001a4a <LAN8742_Init+0x46>
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001a32:	4620      	mov	r0, r4
 8001a34:	696b      	ldr	r3, [r5, #20]
 8001a36:	aa01      	add	r2, sp, #4
 8001a38:	2112      	movs	r1, #18
 8001a3a:	4798      	blx	r3
 8001a3c:	2800      	cmp	r0, #0
 8001a3e:	daf0      	bge.n	8001a22 <LAN8742_Init+0x1e>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a40:	3401      	adds	r4, #1
         status = LAN8742_STATUS_READ_ERROR;
 8001a42:	f06f 0604 	mvn.w	r6, #4
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a46:	2c20      	cmp	r4, #32
 8001a48:	d1f3      	bne.n	8001a32 <LAN8742_Init+0x2e>
         status = LAN8742_STATUS_OK;
         break;
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001a4a:	682c      	ldr	r4, [r5, #0]
 8001a4c:	2c1f      	cmp	r4, #31
 8001a4e:	d937      	bls.n	8001ac0 <LAN8742_Init+0xbc>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001a50:	f06f 0602 	mvn.w	r6, #2
     }
     pObj->Is_Initialized = 1;
   }
   
   return status;
 }
 8001a54:	4630      	mov	r0, r6
 8001a56:	b002      	add	sp, #8
 8001a58:	bd70      	pop	{r4, r5, r6, pc}
         pObj->DevAddr = addr;
 8001a5a:	602c      	str	r4, [r5, #0]
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8001a5c:	692b      	ldr	r3, [r5, #16]
 8001a5e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a62:	4620      	mov	r0, r4
 8001a64:	2100      	movs	r1, #0
 8001a66:	4798      	blx	r3
 8001a68:	2800      	cmp	r0, #0
 8001a6a:	db2c      	blt.n	8001ac6 <LAN8742_Init+0xc2>
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8001a6c:	696b      	ldr	r3, [r5, #20]
 8001a6e:	aa01      	add	r2, sp, #4
 8001a70:	2100      	movs	r1, #0
 8001a72:	6828      	ldr	r0, [r5, #0]
 8001a74:	4798      	blx	r3
 8001a76:	2800      	cmp	r0, #0
 8001a78:	db2b      	blt.n	8001ad2 <LAN8742_Init+0xce>
           tickstart = pObj->IO.GetTick();
 8001a7a:	69ab      	ldr	r3, [r5, #24]
 8001a7c:	4798      	blx	r3
 8001a7e:	4604      	mov	r4, r0
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001a80:	e00c      	b.n	8001a9c <LAN8742_Init+0x98>
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001a82:	69ab      	ldr	r3, [r5, #24]
 8001a84:	4798      	blx	r3
 8001a86:	1b00      	subs	r0, r0, r4
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8001a88:	aa01      	add	r2, sp, #4
 8001a8a:	2100      	movs	r1, #0
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8001a8c:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001a90:	d81c      	bhi.n	8001acc <LAN8742_Init+0xc8>
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8001a92:	696b      	ldr	r3, [r5, #20]
 8001a94:	6828      	ldr	r0, [r5, #0]
 8001a96:	4798      	blx	r3
 8001a98:	2800      	cmp	r0, #0
 8001a9a:	db1a      	blt.n	8001ad2 <LAN8742_Init+0xce>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8001a9c:	9b01      	ldr	r3, [sp, #4]
 8001a9e:	041b      	lsls	r3, r3, #16
 8001aa0:	d4ef      	bmi.n	8001a82 <LAN8742_Init+0x7e>
     tickstart =  pObj->IO.GetTick();
 8001aa2:	69ab      	ldr	r3, [r5, #24]
 8001aa4:	4798      	blx	r3
 8001aa6:	4604      	mov	r4, r0
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8001aa8:	69ab      	ldr	r3, [r5, #24]
 8001aaa:	4798      	blx	r3
 8001aac:	1b03      	subs	r3, r0, r4
 8001aae:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ab2:	d9f9      	bls.n	8001aa8 <LAN8742_Init+0xa4>
     pObj->Is_Initialized = 1;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	2600      	movs	r6, #0
 8001ab8:	606b      	str	r3, [r5, #4]
 }
 8001aba:	4630      	mov	r0, r6
 8001abc:	b002      	add	sp, #8
 8001abe:	bd70      	pop	{r4, r5, r6, pc}
     if(status == LAN8742_STATUS_OK)
 8001ac0:	2e00      	cmp	r6, #0
 8001ac2:	d1fa      	bne.n	8001aba <LAN8742_Init+0xb6>
 8001ac4:	e7ca      	b.n	8001a5c <LAN8742_Init+0x58>
         status = LAN8742_STATUS_WRITE_ERROR;
 8001ac6:	f06f 0603 	mvn.w	r6, #3
 8001aca:	e7f6      	b.n	8001aba <LAN8742_Init+0xb6>
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8001acc:	f06f 0601 	mvn.w	r6, #1
   return status;
 8001ad0:	e7f3      	b.n	8001aba <LAN8742_Init+0xb6>
           status = LAN8742_STATUS_READ_ERROR;
 8001ad2:	f06f 0604 	mvn.w	r6, #4
 8001ad6:	e7f0      	b.n	8001aba <LAN8742_Init+0xb6>

08001ad8 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001ad8:	b530      	push	{r4, r5, lr}
  uint32_t readval = 0;
 8001ada:	2500      	movs	r5, #0
{
 8001adc:	b083      	sub	sp, #12
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001ade:	6943      	ldr	r3, [r0, #20]
{
 8001ae0:	4604      	mov	r4, r0
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001ae2:	aa01      	add	r2, sp, #4
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	6800      	ldr	r0, [r0, #0]
  uint32_t readval = 0;
 8001ae8:	9501      	str	r5, [sp, #4]
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001aea:	4798      	blx	r3
 8001aec:	42a8      	cmp	r0, r5
 8001aee:	db3d      	blt.n	8001b6c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001af0:	6963      	ldr	r3, [r4, #20]
 8001af2:	aa01      	add	r2, sp, #4
 8001af4:	2101      	movs	r1, #1
 8001af6:	6820      	ldr	r0, [r4, #0]
 8001af8:	4798      	blx	r3
 8001afa:	2800      	cmp	r0, #0
 8001afc:	db36      	blt.n	8001b6c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001afe:	9b01      	ldr	r3, [sp, #4]
 8001b00:	075b      	lsls	r3, r3, #29
 8001b02:	d52a      	bpl.n	8001b5a <LAN8742_GetLinkState+0x82>
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001b04:	6963      	ldr	r3, [r4, #20]
 8001b06:	aa01      	add	r2, sp, #4
 8001b08:	4629      	mov	r1, r5
 8001b0a:	6820      	ldr	r0, [r4, #0]
 8001b0c:	4798      	blx	r3
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	db2c      	blt.n	8001b6c <LAN8742_GetLinkState+0x94>
  {
    return LAN8742_STATUS_READ_ERROR;
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001b12:	9b01      	ldr	r3, [sp, #4]
 8001b14:	04dd      	lsls	r5, r3, #19
 8001b16:	d514      	bpl.n	8001b42 <LAN8742_GetLinkState+0x6a>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001b18:	6963      	ldr	r3, [r4, #20]
 8001b1a:	aa01      	add	r2, sp, #4
 8001b1c:	211f      	movs	r1, #31
 8001b1e:	6820      	ldr	r0, [r4, #0]
 8001b20:	4798      	blx	r3
 8001b22:	2800      	cmp	r0, #0
 8001b24:	db22      	blt.n	8001b6c <LAN8742_GetLinkState+0x94>
    {
      return LAN8742_STATUS_READ_ERROR;
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	04da      	lsls	r2, r3, #19
 8001b2a:	d51d      	bpl.n	8001b68 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001b2c:	f003 031c 	and.w	r3, r3, #28
 8001b30:	2b18      	cmp	r3, #24
 8001b32:	d017      	beq.n	8001b64 <LAN8742_GetLinkState+0x8c>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	d013      	beq.n	8001b60 <LAN8742_GetLinkState+0x88>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001b38:	2b14      	cmp	r3, #20
 8001b3a:	d10b      	bne.n	8001b54 <LAN8742_GetLinkState+0x7c>
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001b3c:	2004      	movs	r0, #4
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
    }				
  }
}
 8001b3e:	b003      	add	sp, #12
 8001b40:	bd30      	pop	{r4, r5, pc}
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8001b42:	f403 5204 	and.w	r2, r3, #8448	; 0x2100
 8001b46:	f5b2 5f04 	cmp.w	r2, #8448	; 0x2100
 8001b4a:	d00b      	beq.n	8001b64 <LAN8742_GetLinkState+0x8c>
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001b4c:	0498      	lsls	r0, r3, #18
 8001b4e:	d407      	bmi.n	8001b60 <LAN8742_GetLinkState+0x88>
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001b50:	05d9      	lsls	r1, r3, #23
 8001b52:	d4f3      	bmi.n	8001b3c <LAN8742_GetLinkState+0x64>
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001b54:	2005      	movs	r0, #5
}
 8001b56:	b003      	add	sp, #12
 8001b58:	bd30      	pop	{r4, r5, pc}
    return LAN8742_STATUS_LINK_DOWN;    
 8001b5a:	2001      	movs	r0, #1
}
 8001b5c:	b003      	add	sp, #12
 8001b5e:	bd30      	pop	{r4, r5, pc}
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001b60:	2003      	movs	r0, #3
 8001b62:	e7f8      	b.n	8001b56 <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001b64:	2002      	movs	r0, #2
 8001b66:	e7f6      	b.n	8001b56 <LAN8742_GetLinkState+0x7e>
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001b68:	2006      	movs	r0, #6
 8001b6a:	e7f4      	b.n	8001b56 <LAN8742_GetLinkState+0x7e>
    return LAN8742_STATUS_READ_ERROR;
 8001b6c:	f06f 0004 	mvn.w	r0, #4
 8001b70:	e7f1      	b.n	8001b56 <LAN8742_GetLinkState+0x7e>
 8001b72:	bf00      	nop

08001b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b74:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b76:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b78:	4c12      	ldr	r4, [pc, #72]	; (8001bc4 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7a:	f000 ff0b 	bl	8002994 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b7e:	f002 fc07 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 8001b82:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <HAL_Init+0x54>)
 8001b84:	4911      	ldr	r1, [pc, #68]	; (8001bcc <HAL_Init+0x58>)
 8001b86:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b88:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b8a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b8e:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b92:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b94:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b96:	f002 021f 	and.w	r2, r2, #31
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b9a:	490d      	ldr	r1, [pc, #52]	; (8001bd0 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b9c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ba0:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ba2:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001ba6:	6008      	str	r0, [r1, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ba8:	2005      	movs	r0, #5
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001baa:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bac:	f7ff fdca 	bl	8001744 <HAL_InitTick>
 8001bb0:	b110      	cbz	r0, 8001bb8 <HAL_Init+0x44>
  {
    return HAL_ERROR;
 8001bb2:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	bd10      	pop	{r4, pc}
 8001bb8:	4604      	mov	r4, r0
  HAL_MspInit();
 8001bba:	f7ff fd05 	bl	80015c8 <HAL_MspInit>
}
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	bd10      	pop	{r4, pc}
 8001bc2:	bf00      	nop
 8001bc4:	24000004 	.word	0x24000004
 8001bc8:	58024400 	.word	0x58024400
 8001bcc:	08012d90 	.word	0x08012d90
 8001bd0:	24000000 	.word	0x24000000

08001bd4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001bd4:	4a03      	ldr	r2, [pc, #12]	; (8001be4 <HAL_IncTick+0x10>)
 8001bd6:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <HAL_IncTick+0x14>)
 8001bd8:	6811      	ldr	r1, [r2, #0]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	440b      	add	r3, r1
 8001bde:	6013      	str	r3, [r2, #0]
}
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	2400020c 	.word	0x2400020c
 8001be8:	24000008 	.word	0x24000008

08001bec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001bec:	4b01      	ldr	r3, [pc, #4]	; (8001bf4 <HAL_GetTick+0x8>)
 8001bee:	6818      	ldr	r0, [r3, #0]
}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	2400020c 	.word	0x2400020c

08001bf8 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001bf8:	4a03      	ldr	r2, [pc, #12]	; (8001c08 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 8001bfa:	6853      	ldr	r3, [r2, #4]
 8001bfc:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001c00:	4318      	orrs	r0, r3
 8001c02:	6050      	str	r0, [r2, #4]
}
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	58000400 	.word	0x58000400

08001c0c <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c0c:	4b3d      	ldr	r3, [pc, #244]	; (8001d04 <HAL_ADC_PollForConversion+0xf8>)
 8001c0e:	6802      	ldr	r2, [r0, #0]
 8001c10:	429a      	cmp	r2, r3
{
 8001c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c16:	4606      	mov	r6, r0
 8001c18:	460d      	mov	r5, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c1a:	d057      	beq.n	8001ccc <HAL_ADC_PollForConversion+0xc0>
 8001c1c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d053      	beq.n	8001ccc <HAL_ADC_PollForConversion+0xc0>
 8001c24:	4938      	ldr	r1, [pc, #224]	; (8001d08 <HAL_ADC_PollForConversion+0xfc>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001c26:	6974      	ldr	r4, [r6, #20]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c28:	688f      	ldr	r7, [r1, #8]
 8001c2a:	2c08      	cmp	r4, #8
 8001c2c:	f007 071f 	and.w	r7, r7, #31
 8001c30:	d009      	beq.n	8001c46 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c32:	f240 2321 	movw	r3, #545	; 0x221
 8001c36:	40fb      	lsrs	r3, r7
 8001c38:	07d8      	lsls	r0, r3, #31
 8001c3a:	d456      	bmi.n	8001cea <HAL_ADC_PollForConversion+0xde>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001c3c:	688b      	ldr	r3, [r1, #8]
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c3e:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8001c42:	d155      	bne.n	8001cf0 <HAL_ADC_PollForConversion+0xe4>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001c44:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c46:	f7ff ffd1 	bl	8001bec <HAL_GetTick>
 8001c4a:	6832      	ldr	r2, [r6, #0]
 8001c4c:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c4e:	e001      	b.n	8001c54 <HAL_ADC_PollForConversion+0x48>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001c50:	1c6b      	adds	r3, r5, #1
 8001c52:	d127      	bne.n	8001ca4 <HAL_ADC_PollForConversion+0x98>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c54:	6813      	ldr	r3, [r2, #0]
 8001c56:	4223      	tst	r3, r4
 8001c58:	d0fa      	beq.n	8001c50 <HAL_ADC_PollForConversion+0x44>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c5a:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8001c5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c60:	6633      	str	r3, [r6, #96]	; 0x60
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c62:	68d3      	ldr	r3, [r2, #12]
 8001c64:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8001c68:	d10f      	bne.n	8001c8a <HAL_ADC_PollForConversion+0x7e>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c6a:	7e73      	ldrb	r3, [r6, #25]
 8001c6c:	b96b      	cbnz	r3, 8001c8a <HAL_ADC_PollForConversion+0x7e>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c6e:	6813      	ldr	r3, [r2, #0]
 8001c70:	0718      	lsls	r0, r3, #28
 8001c72:	d50a      	bpl.n	8001c8a <HAL_ADC_PollForConversion+0x7e>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c74:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8001c76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c7a:	6633      	str	r3, [r6, #96]	; 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c7c:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8001c7e:	04d9      	lsls	r1, r3, #19
 8001c80:	d403      	bmi.n	8001c8a <HAL_ADC_PollForConversion+0x7e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c82:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6633      	str	r3, [r6, #96]	; 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c8a:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <HAL_ADC_PollForConversion+0x100>)
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d01f      	beq.n	8001cd0 <HAL_ADC_PollForConversion+0xc4>
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001c90:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c92:	68d0      	ldr	r0, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001c94:	d025      	beq.n	8001ce2 <HAL_ADC_PollForConversion+0xd6>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001c96:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8001c9a:	d130      	bne.n	8001cfe <HAL_ADC_PollForConversion+0xf2>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001c9c:	230c      	movs	r3, #12
 8001c9e:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8001ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ca4:	f7ff ffa2 	bl	8001bec <HAL_GetTick>
 8001ca8:	eba0 0008 	sub.w	r0, r0, r8
 8001cac:	6832      	ldr	r2, [r6, #0]
 8001cae:	42a8      	cmp	r0, r5
 8001cb0:	d801      	bhi.n	8001cb6 <HAL_ADC_PollForConversion+0xaa>
 8001cb2:	2d00      	cmp	r5, #0
 8001cb4:	d1ce      	bne.n	8001c54 <HAL_ADC_PollForConversion+0x48>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001cb6:	6813      	ldr	r3, [r2, #0]
 8001cb8:	4023      	ands	r3, r4
 8001cba:	d1cb      	bne.n	8001c54 <HAL_ADC_PollForConversion+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cbc:	6e32      	ldr	r2, [r6, #96]	; 0x60
          return HAL_TIMEOUT;
 8001cbe:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8001cc0:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cc4:	f042 0204 	orr.w	r2, r2, #4
 8001cc8:	6632      	str	r2, [r6, #96]	; 0x60
          return HAL_TIMEOUT;
 8001cca:	e7e9      	b.n	8001ca0 <HAL_ADC_PollForConversion+0x94>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ccc:	4910      	ldr	r1, [pc, #64]	; (8001d10 <HAL_ADC_PollForConversion+0x104>)
 8001cce:	e7aa      	b.n	8001c26 <HAL_ADC_PollForConversion+0x1a>
 8001cd0:	f240 2321 	movw	r3, #545	; 0x221
 8001cd4:	40fb      	lsrs	r3, r7
 8001cd6:	07db      	lsls	r3, r3, #31
 8001cd8:	d4da      	bmi.n	8001c90 <HAL_ADC_PollForConversion+0x84>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_ADC_PollForConversion+0xf8>)
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001cdc:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cde:	68d8      	ldr	r0, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ce0:	d1d9      	bne.n	8001c96 <HAL_ADC_PollForConversion+0x8a>
  return HAL_OK;
 8001ce2:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ce4:	6014      	str	r4, [r2, #0]
}
 8001ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001cea:	68d3      	ldr	r3, [r2, #12]
 8001cec:	07da      	lsls	r2, r3, #31
 8001cee:	d5a9      	bpl.n	8001c44 <HAL_ADC_PollForConversion+0x38>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf0:	6e33      	ldr	r3, [r6, #96]	; 0x60
        return HAL_ERROR;
 8001cf2:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf4:	f043 0320 	orr.w	r3, r3, #32
 8001cf8:	6633      	str	r3, [r6, #96]	; 0x60
}
 8001cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8001cfe:	2000      	movs	r0, #0
}
 8001d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d04:	40022000 	.word	0x40022000
 8001d08:	58026300 	.word	0x58026300
 8001d0c:	40022100 	.word	0x40022100
 8001d10:	40022300 	.word	0x40022300

08001d14 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001d14:	6803      	ldr	r3, [r0, #0]
 8001d16:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop

08001d1c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d1e:	2200      	movs	r2, #0
{
 8001d20:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8001d22:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d24:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8001d28:	2a01      	cmp	r2, #1
 8001d2a:	f000 80ca 	beq.w	8001ec2 <HAL_ADC_ConfigChannel+0x1a6>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2001      	movs	r0, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d32:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8001d34:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d38:	6894      	ldr	r4, [r2, #8]
 8001d3a:	0765      	lsls	r5, r4, #29
 8001d3c:	d508      	bpl.n	8001d50 <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d40:	f042 0220 	orr.w	r2, r2, #32
 8001d44:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
}
 8001d4c:	b003      	add	sp, #12
 8001d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hadc->Instance != ADC3)
 8001d50:	4cbe      	ldr	r4, [pc, #760]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
 8001d52:	42a2      	cmp	r2, r4
 8001d54:	f000 80b1 	beq.w	8001eba <HAL_ADC_ConfigChannel+0x19e>
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001d58:	680c      	ldr	r4, [r1, #0]
 8001d5a:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8001d5e:	2d00      	cmp	r5, #0
 8001d60:	f000 8087 	beq.w	8001e72 <HAL_ADC_ConfigChannel+0x156>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d68:	b115      	cbz	r5, 8001d70 <HAL_ADC_ConfigChannel+0x54>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001d6a:	fab5 f585 	clz	r5, r5
 8001d6e:	40a8      	lsls	r0, r5
 8001d70:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8001d74:	69d4      	ldr	r4, [r2, #28]
 8001d76:	4320      	orrs	r0, r4
 8001d78:	61d0      	str	r0, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001d7a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8001d7c:	251f      	movs	r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d7e:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8001d82:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8001d86:	4028      	ands	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d88:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8001d8c:	4085      	lsls	r5, r0
 8001d8e:	fa0c fc00 	lsl.w	ip, ip, r0
 8001d92:	f854 000e 	ldr.w	r0, [r4, lr]
 8001d96:	ea20 0005 	bic.w	r0, r0, r5
 8001d9a:	ea40 000c 	orr.w	r0, r0, ip
 8001d9e:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001da2:	6890      	ldr	r0, [r2, #8]
 8001da4:	f010 0f04 	tst.w	r0, #4
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001da8:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001daa:	d167      	bne.n	8001e7c <HAL_ADC_ConfigChannel+0x160>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001dac:	0704      	lsls	r4, r0, #28
 8001dae:	d465      	bmi.n	8001e7c <HAL_ADC_ConfigChannel+0x160>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001db0:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001db2:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8001db6:	2607      	movs	r6, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001db8:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8001dba:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dbe:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001dc2:	40a6      	lsls	r6, r4
 8001dc4:	f85c 0005 	ldr.w	r0, [ip, r5]
 8001dc8:	ea20 0006 	bic.w	r0, r0, r6
 8001dcc:	688e      	ldr	r6, [r1, #8]
 8001dce:	40a6      	lsls	r6, r4
 8001dd0:	4330      	orrs	r0, r6
 8001dd2:	f84c 0005 	str.w	r0, [ip, r5]
      if (hadc->Instance == ADC3)
 8001dd6:	489d      	ldr	r0, [pc, #628]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
 8001dd8:	4282      	cmp	r2, r0
 8001dda:	f000 80f0 	beq.w	8001fbe <HAL_ADC_ConfigChannel+0x2a2>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001dde:	489c      	ldr	r0, [pc, #624]	; (8002050 <HAL_ADC_ConfigChannel+0x334>)
 8001de0:	6800      	ldr	r0, [r0, #0]
 8001de2:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8001de6:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8001dea:	68d0      	ldr	r0, [r2, #12]
 8001dec:	f000 8196 	beq.w	800211c <HAL_ADC_ConfigChannel+0x400>
 8001df0:	f010 0f10 	tst.w	r0, #16
 8001df4:	694c      	ldr	r4, [r1, #20]
 8001df6:	68d0      	ldr	r0, [r2, #12]
 8001df8:	f000 814d 	beq.w	8002096 <HAL_ADC_ConfigChannel+0x37a>
 8001dfc:	0840      	lsrs	r0, r0, #1
 8001dfe:	f000 0008 	and.w	r0, r0, #8
 8001e02:	4084      	lsls	r4, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e04:	690e      	ldr	r6, [r1, #16]
 8001e06:	2e04      	cmp	r6, #4
 8001e08:	f000 8159 	beq.w	80020be <HAL_ADC_ConfigChannel+0x3a2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e0c:	f102 0560 	add.w	r5, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8001e10:	6808      	ldr	r0, [r1, #0]
 8001e12:	f855 7026 	ldr.w	r7, [r5, r6, lsl #2]
 8001e16:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001e1a:	f007 4700 	and.w	r7, r7, #2147483648	; 0x80000000
 8001e1e:	4338      	orrs	r0, r7
 8001e20:	4320      	orrs	r0, r4
 8001e22:	f845 0026 	str.w	r0, [r5, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001e26:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e2a:	690e      	ldr	r6, [r1, #16]
 8001e2c:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e30:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
 8001e34:	fab4 f484 	clz	r4, r4
 8001e38:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001e3c:	0964      	lsrs	r4, r4, #5
 8001e3e:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8001e42:	f845 0026 	str.w	r0, [r5, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001e46:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e48:	690d      	ldr	r5, [r1, #16]
 8001e4a:	f1a0 0001 	sub.w	r0, r0, #1
 8001e4e:	6914      	ldr	r4, [r2, #16]
 8001e50:	f005 051f 	and.w	r5, r5, #31
 8001e54:	fab0 f080 	clz	r0, r0
 8001e58:	f424 44f0 	bic.w	r4, r4, #30720	; 0x7800
 8001e5c:	0940      	lsrs	r0, r0, #5
 8001e5e:	02c0      	lsls	r0, r0, #11
 8001e60:	40a8      	lsls	r0, r5
 8001e62:	4320      	orrs	r0, r4
 8001e64:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e66:	6890      	ldr	r0, [r2, #8]
 8001e68:	07c4      	lsls	r4, r0, #31
 8001e6a:	d424      	bmi.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001e6c:	6808      	ldr	r0, [r1, #0]
 8001e6e:	68ce      	ldr	r6, [r1, #12]
  if (ADCx == ADC3)
 8001e70:	e00d      	b.n	8001e8e <HAL_ADC_ConfigChannel+0x172>
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e72:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8001e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8001e7a:	e77b      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e7c:	6890      	ldr	r0, [r2, #8]
 8001e7e:	07c0      	lsls	r0, r0, #31
 8001e80:	d419      	bmi.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
  if (ADCx == ADC3)
 8001e82:	4c72      	ldr	r4, [pc, #456]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001e84:	6808      	ldr	r0, [r1, #0]
 8001e86:	42a2      	cmp	r2, r4
 8001e88:	68ce      	ldr	r6, [r1, #12]
 8001e8a:	f000 80cd 	beq.w	8002028 <HAL_ADC_ConfigChannel+0x30c>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8001e8e:	f006 0418 	and.w	r4, r6, #24
 8001e92:	4d70      	ldr	r5, [pc, #448]	; (8002054 <HAL_ADC_ConfigChannel+0x338>)
 8001e94:	f3c0 0713 	ubfx	r7, r0, #0, #20
 8001e98:	40e5      	lsrs	r5, r4
 8001e9a:	f8d2 40c0 	ldr.w	r4, [r2, #192]	; 0xc0
 8001e9e:	4005      	ands	r5, r0
 8001ea0:	ea24 0407 	bic.w	r4, r4, r7
 8001ea4:	432c      	orrs	r4, r5
 8001ea6:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001eaa:	4c6b      	ldr	r4, [pc, #428]	; (8002058 <HAL_ADC_ConfigChannel+0x33c>)
 8001eac:	42a6      	cmp	r6, r4
 8001eae:	d039      	beq.n	8001f24 <HAL_ADC_ConfigChannel+0x208>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001eb0:	680c      	ldr	r4, [r1, #0]
 8001eb2:	2c00      	cmp	r4, #0
 8001eb4:	db08      	blt.n	8001ec8 <HAL_ADC_ConfigChannel+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	e745      	b.n	8001d46 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001eba:	6808      	ldr	r0, [r1, #0]
 8001ebc:	f3c0 6c84 	ubfx	ip, r0, #26, #5
 8001ec0:	e75b      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 8001ec2:	2002      	movs	r0, #2
}
 8001ec4:	b003      	add	sp, #12
 8001ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ec8:	4964      	ldr	r1, [pc, #400]	; (800205c <HAL_ADC_ConfigChannel+0x340>)
 8001eca:	428a      	cmp	r2, r1
 8001ecc:	f000 80e8 	beq.w	80020a0 <HAL_ADC_ConfigChannel+0x384>
 8001ed0:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8001ed4:	428a      	cmp	r2, r1
 8001ed6:	f000 80e3 	beq.w	80020a0 <HAL_ADC_ConfigChannel+0x384>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001eda:	4d61      	ldr	r5, [pc, #388]	; (8002060 <HAL_ADC_ConfigChannel+0x344>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001edc:	485b      	ldr	r0, [pc, #364]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ede:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee0:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ee2:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ee6:	43c0      	mvns	r0, r0
 8001ee8:	f000 0001 	and.w	r0, r0, #1
 8001eec:	2800      	cmp	r0, #0
 8001eee:	f000 810f 	beq.w	8002110 <HAL_ADC_ConfigChannel+0x3f4>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ef2:	485c      	ldr	r0, [pc, #368]	; (8002064 <HAL_ADC_ConfigChannel+0x348>)
 8001ef4:	4284      	cmp	r4, r0
 8001ef6:	f000 817c 	beq.w	80021f2 <HAL_ADC_ConfigChannel+0x4d6>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001efa:	485b      	ldr	r0, [pc, #364]	; (8002068 <HAL_ADC_ConfigChannel+0x34c>)
 8001efc:	4284      	cmp	r4, r0
 8001efe:	f000 819b 	beq.w	8002238 <HAL_ADC_ConfigChannel+0x51c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f02:	485a      	ldr	r0, [pc, #360]	; (800206c <HAL_ADC_ConfigChannel+0x350>)
 8001f04:	4284      	cmp	r4, r0
 8001f06:	d1d6      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001f08:	024f      	lsls	r7, r1, #9
 8001f0a:	d4d4      	bmi.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
 8001f0c:	494f      	ldr	r1, [pc, #316]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
 8001f0e:	428a      	cmp	r2, r1
 8001f10:	d1d1      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f12:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f14:	2000      	movs	r0, #0
 8001f16:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8001f1a:	4332      	orrs	r2, r6
 8001f1c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001f20:	60aa      	str	r2, [r5, #8]
}
 8001f22:	e710      	b.n	8001d46 <HAL_ADC_ConfigChannel+0x2a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f24:	2f00      	cmp	r7, #0
 8001f26:	f000 80a5 	beq.w	8002074 <HAL_ADC_ConfigChannel+0x358>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8001f2e:	2c00      	cmp	r4, #0
 8001f30:	f000 8138 	beq.w	80021a4 <HAL_ADC_ConfigChannel+0x488>
  return __builtin_clz(value);
 8001f34:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f38:	3401      	adds	r4, #1
 8001f3a:	f004 041f 	and.w	r4, r4, #31
 8001f3e:	2c09      	cmp	r4, #9
 8001f40:	f240 8130 	bls.w	80021a4 <HAL_ADC_ConfigChannel+0x488>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f44:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8001f48:	2c00      	cmp	r4, #0
 8001f4a:	f000 81e6 	beq.w	800231a <HAL_ADC_ConfigChannel+0x5fe>
  return __builtin_clz(value);
 8001f4e:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f52:	3401      	adds	r4, #1
 8001f54:	06a4      	lsls	r4, r4, #26
 8001f56:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8001f5e:	2d00      	cmp	r5, #0
 8001f60:	f000 81d9 	beq.w	8002316 <HAL_ADC_ConfigChannel+0x5fa>
  return __builtin_clz(value);
 8001f64:	fab5 f585 	clz	r5, r5
 8001f68:	2601      	movs	r6, #1
 8001f6a:	3501      	adds	r5, #1
 8001f6c:	f005 051f 	and.w	r5, r5, #31
 8001f70:	fa06 f505 	lsl.w	r5, r6, r5
 8001f74:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8001f7a:	2800      	cmp	r0, #0
 8001f7c:	f000 81c9 	beq.w	8002312 <HAL_ADC_ConfigChannel+0x5f6>
  return __builtin_clz(value);
 8001f80:	fab0 f080 	clz	r0, r0
 8001f84:	f06f 061d 	mvn.w	r6, #29
 8001f88:	1c45      	adds	r5, r0, #1
 8001f8a:	2003      	movs	r0, #3
 8001f8c:	f005 051f 	and.w	r5, r5, #31
 8001f90:	fb10 6005 	smlabb	r0, r0, r5, r6
 8001f94:	0500      	lsls	r0, r0, #20
 8001f96:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f9a:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f9c:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8001fa0:	2707      	movs	r7, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fa2:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8001fa4:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fa8:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001fac:	4087      	lsls	r7, r0
 8001fae:	5974      	ldr	r4, [r6, r5]
 8001fb0:	ea24 0407 	bic.w	r4, r4, r7
 8001fb4:	688f      	ldr	r7, [r1, #8]
 8001fb6:	4087      	lsls	r7, r0
 8001fb8:	433c      	orrs	r4, r7
 8001fba:	5174      	str	r4, [r6, r5]
}
 8001fbc:	e778      	b.n	8001eb0 <HAL_ADC_ConfigChannel+0x194>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001fbe:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
 8001fc2:	68d4      	ldr	r4, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001fc4:	2d04      	cmp	r5, #4
 8001fc6:	f000 80af 	beq.w	8002128 <HAL_ADC_ConfigChannel+0x40c>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001fca:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 8001fce:	0064      	lsls	r4, r4, #1
 8001fd0:	40a0      	lsls	r0, r4
    MODIFY_REG(*preg,
 8001fd2:	680c      	ldr	r4, [r1, #0]
 8001fd4:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8001fd8:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fda:	4c25      	ldr	r4, [pc, #148]	; (8002070 <HAL_ADC_ConfigChannel+0x354>)
    MODIFY_REG(*preg,
 8001fdc:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8001fe0:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 8001fe4:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fe8:	690d      	ldr	r5, [r1, #16]
    MODIFY_REG(*preg,
 8001fea:	69ce      	ldr	r6, [r1, #28]
 8001fec:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8001ff0:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8001ff4:	4330      	orrs	r0, r6
 8001ff6:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001ffa:	f891 5020 	ldrb.w	r5, [r1, #32]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ffe:	690e      	ldr	r6, [r1, #16]
 8002000:	f1a5 0501 	sub.w	r5, r5, #1
    MODIFY_REG(*preg,
 8002004:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8002008:	fab5 f585 	clz	r5, r5
 800200c:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8002010:	096d      	lsrs	r5, r5, #5
 8002012:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8002016:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800201a:	480c      	ldr	r0, [pc, #48]	; (800204c <HAL_ADC_ConfigChannel+0x330>)
 800201c:	6880      	ldr	r0, [r0, #8]
 800201e:	07c0      	lsls	r0, r0, #31
 8002020:	f53f af49 	bmi.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002024:	6808      	ldr	r0, [r1, #0]
 8002026:	68ce      	ldr	r6, [r1, #12]
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002028:	f8df c020 	ldr.w	ip, [pc, #32]	; 800204c <HAL_ADC_ConfigChannel+0x330>
 800202c:	f006 0418 	and.w	r4, r6, #24
 8002030:	4d08      	ldr	r5, [pc, #32]	; (8002054 <HAL_ADC_ConfigChannel+0x338>)
 8002032:	f3c0 0713 	ubfx	r7, r0, #0, #20
 8002036:	40e5      	lsrs	r5, r4
 8002038:	f8dc 40b0 	ldr.w	r4, [ip, #176]	; 0xb0
 800203c:	4005      	ands	r5, r0
 800203e:	ea24 0407 	bic.w	r4, r4, r7
 8002042:	432c      	orrs	r4, r5
 8002044:	f8cc 40b0 	str.w	r4, [ip, #176]	; 0xb0
 8002048:	e72f      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x18e>
 800204a:	bf00      	nop
 800204c:	58026000 	.word	0x58026000
 8002050:	5c001000 	.word	0x5c001000
 8002054:	000fffff 	.word	0x000fffff
 8002058:	47ff0000 	.word	0x47ff0000
 800205c:	40022000 	.word	0x40022000
 8002060:	58026300 	.word	0x58026300
 8002064:	c7520000 	.word	0xc7520000
 8002068:	c3210000 	.word	0xc3210000
 800206c:	cb840000 	.word	0xcb840000
 8002070:	58026060 	.word	0x58026060
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002074:	0e80      	lsrs	r0, r0, #26
 8002076:	3001      	adds	r0, #1
 8002078:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800207c:	2d09      	cmp	r5, #9
 800207e:	f200 8083 	bhi.w	8002188 <HAL_ADC_ConfigChannel+0x46c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002082:	0684      	lsls	r4, r0, #26
 8002084:	2001      	movs	r0, #1
 8002086:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800208a:	40a8      	lsls	r0, r5
 800208c:	4304      	orrs	r4, r0
 800208e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8002092:	0500      	lsls	r0, r0, #20
 8002094:	e781      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x27e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002096:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800209a:	0040      	lsls	r0, r0, #1
 800209c:	4084      	lsls	r4, r0
 800209e:	e6b1      	b.n	8001e04 <HAL_ADC_ConfigChannel+0xe8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020a0:	48a3      	ldr	r0, [pc, #652]	; (8002330 <HAL_ADC_ConfigChannel+0x614>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020a2:	4da4      	ldr	r5, [pc, #656]	; (8002334 <HAL_ADC_ConfigChannel+0x618>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020a4:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020a8:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020aa:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80020ae:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020b0:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020b2:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80020b6:	43c0      	mvns	r0, r0
 80020b8:	f000 0001 	and.w	r0, r0, #1
 80020bc:	e716      	b.n	8001eec <HAL_ADC_ConfigChannel+0x1d0>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020be:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80020c0:	680c      	ldr	r4, [r1, #0]
 80020c2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80020c6:	06a5      	lsls	r5, r4, #26
 80020c8:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 80020cc:	d103      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x3ba>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80020ce:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80020d0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80020d4:	6610      	str	r0, [r2, #96]	; 0x60
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020d6:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80020d8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80020dc:	4285      	cmp	r5, r0
 80020de:	d103      	bne.n	80020e8 <HAL_ADC_ConfigChannel+0x3cc>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80020e0:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80020e2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80020e6:	6650      	str	r0, [r2, #100]	; 0x64
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020e8:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80020ea:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80020ee:	4285      	cmp	r5, r0
 80020f0:	d103      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x3de>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80020f2:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80020f4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80020f8:	6690      	str	r0, [r2, #104]	; 0x68
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80020fa:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80020fc:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002100:	4285      	cmp	r5, r0
 8002102:	f47f aeb0 	bne.w	8001e66 <HAL_ADC_ConfigChannel+0x14a>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002106:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8002108:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800210c:	66d0      	str	r0, [r2, #108]	; 0x6c
 800210e:	e6aa      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x14a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002110:	6e1a      	ldr	r2, [r3, #96]	; 0x60
          tmp_hal_status = HAL_ERROR;
 8002112:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002114:	f042 0220 	orr.w	r2, r2, #32
 8002118:	661a      	str	r2, [r3, #96]	; 0x60
          tmp_hal_status = HAL_ERROR;
 800211a:	e614      	b.n	8001d46 <HAL_ADC_ConfigChannel+0x2a>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800211c:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8002120:	694c      	ldr	r4, [r1, #20]
 8002122:	0040      	lsls	r0, r0, #1
 8002124:	4084      	lsls	r4, r0
 8002126:	e66d      	b.n	8001e04 <HAL_ADC_ConfigChannel+0xe8>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002128:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800212a:	6e14      	ldr	r4, [r2, #96]	; 0x60
 800212c:	f3c0 0513 	ubfx	r5, r0, #0, #20
 8002130:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8002132:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8002136:	2d00      	cmp	r5, #0
 8002138:	f040 808e 	bne.w	8002258 <HAL_ADC_ConfigChannel+0x53c>
 800213c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002140:	42ac      	cmp	r4, r5
 8002142:	f000 80b5 	beq.w	80022b0 <HAL_ADC_ConfigChannel+0x594>
 8002146:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8002148:	6e54      	ldr	r4, [r2, #100]	; 0x64
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800214a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800214e:	42ac      	cmp	r4, r5
 8002150:	f000 80cf 	beq.w	80022f2 <HAL_ADC_ConfigChannel+0x5d6>
 8002154:	4c78      	ldr	r4, [pc, #480]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 8002156:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8002158:	6ea4      	ldr	r4, [r4, #104]	; 0x68
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800215a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800215e:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8002162:	42a5      	cmp	r5, r4
 8002164:	f000 80b5 	beq.w	80022d2 <HAL_ADC_ConfigChannel+0x5b6>
 8002168:	4c73      	ldr	r4, [pc, #460]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 800216a:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800216c:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800216e:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8002172:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002176:	42a0      	cmp	r0, r4
 8002178:	f47f af4f 	bne.w	800201a <HAL_ADC_ConfigChannel+0x2fe>
    MODIFY_REG(*preg,
 800217c:	4c6e      	ldr	r4, [pc, #440]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 800217e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002180:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002184:	66e0      	str	r0, [r4, #108]	; 0x6c
 8002186:	e748      	b.n	800201a <HAL_ADC_ConfigChannel+0x2fe>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002188:	0684      	lsls	r4, r0, #26
 800218a:	2601      	movs	r6, #1
 800218c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8002190:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002194:	fa06 f505 	lsl.w	r5, r6, r5
 8002198:	381e      	subs	r0, #30
 800219a:	432c      	orrs	r4, r5
 800219c:	0500      	lsls	r0, r0, #20
 800219e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80021a2:	e6fa      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x27e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80021a8:	2c00      	cmp	r4, #0
 80021aa:	f000 80be 	beq.w	800232a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80021ae:	fab4 f484 	clz	r4, r4
 80021b2:	3401      	adds	r4, #1
 80021b4:	06a4      	lsls	r4, r4, #26
 80021b6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80021be:	2d00      	cmp	r5, #0
 80021c0:	f000 80b1 	beq.w	8002326 <HAL_ADC_ConfigChannel+0x60a>
  return __builtin_clz(value);
 80021c4:	fab5 f585 	clz	r5, r5
 80021c8:	2601      	movs	r6, #1
 80021ca:	3501      	adds	r5, #1
 80021cc:	f005 051f 	and.w	r5, r5, #31
 80021d0:	fa06 f505 	lsl.w	r5, r6, r5
 80021d4:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80021da:	2800      	cmp	r0, #0
 80021dc:	f000 80a0 	beq.w	8002320 <HAL_ADC_ConfigChannel+0x604>
  return __builtin_clz(value);
 80021e0:	fab0 f080 	clz	r0, r0
 80021e4:	3001      	adds	r0, #1
 80021e6:	f000 001f 	and.w	r0, r0, #31
 80021ea:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80021ee:	0500      	lsls	r0, r0, #20
 80021f0:	e6d3      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x27e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021f2:	0209      	lsls	r1, r1, #8
 80021f4:	f53f ae5f 	bmi.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021f8:	494f      	ldr	r1, [pc, #316]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 80021fa:	428a      	cmp	r2, r1
 80021fc:	f47f ae5b 	bne.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002200:	4a4e      	ldr	r2, [pc, #312]	; (800233c <HAL_ADC_ConfigChannel+0x620>)
 8002202:	484f      	ldr	r0, [pc, #316]	; (8002340 <HAL_ADC_ConfigChannel+0x624>)
 8002204:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002206:	68a9      	ldr	r1, [r5, #8]
 8002208:	0992      	lsrs	r2, r2, #6
 800220a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800220e:	fba0 0202 	umull	r0, r2, r0, r2
 8002212:	4331      	orrs	r1, r6
 8002214:	0992      	lsrs	r2, r2, #6
 8002216:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800221a:	3201      	adds	r2, #1
 800221c:	60a9      	str	r1, [r5, #8]
 800221e:	0052      	lsls	r2, r2, #1
 8002220:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002222:	9a01      	ldr	r2, [sp, #4]
 8002224:	2a00      	cmp	r2, #0
 8002226:	f43f ae46 	beq.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
                wait_loop_index--;
 800222a:	9a01      	ldr	r2, [sp, #4]
 800222c:	3a01      	subs	r2, #1
 800222e:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002230:	9a01      	ldr	r2, [sp, #4]
 8002232:	2a00      	cmp	r2, #0
 8002234:	d1f9      	bne.n	800222a <HAL_ADC_ConfigChannel+0x50e>
 8002236:	e63e      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002238:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800223c:	f47f ae3b 	bne.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002240:	493d      	ldr	r1, [pc, #244]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 8002242:	428a      	cmp	r2, r1
 8002244:	f47f ae37 	bne.w	8001eb6 <HAL_ADC_ConfigChannel+0x19a>
 8002248:	68aa      	ldr	r2, [r5, #8]
 800224a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800224e:	4332      	orrs	r2, r6
 8002250:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002254:	60aa      	str	r2, [r5, #8]
}
 8002256:	e576      	b.n	8001d46 <HAL_ADC_ConfigChannel+0x2a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800225c:	b11d      	cbz	r5, 8002266 <HAL_ADC_ConfigChannel+0x54a>
  return __builtin_clz(value);
 800225e:	fab5 f585 	clz	r5, r5
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002262:	42ac      	cmp	r4, r5
 8002264:	d024      	beq.n	80022b0 <HAL_ADC_ConfigChannel+0x594>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002266:	4c34      	ldr	r4, [pc, #208]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 8002268:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800226a:	6e64      	ldr	r4, [r4, #100]	; 0x64
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800226c:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002270:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8002274:	b11d      	cbz	r5, 800227e <HAL_ADC_ConfigChannel+0x562>
  return __builtin_clz(value);
 8002276:	fab5 f585 	clz	r5, r5
 800227a:	42ac      	cmp	r4, r5
 800227c:	d039      	beq.n	80022f2 <HAL_ADC_ConfigChannel+0x5d6>
 800227e:	4c2e      	ldr	r4, [pc, #184]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 8002280:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8002282:	6ea4      	ldr	r4, [r4, #104]	; 0x68
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002284:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800228c:	b11d      	cbz	r5, 8002296 <HAL_ADC_ConfigChannel+0x57a>
  return __builtin_clz(value);
 800228e:	fab5 f585 	clz	r5, r5
 8002292:	42ac      	cmp	r4, r5
 8002294:	d01d      	beq.n	80022d2 <HAL_ADC_ConfigChannel+0x5b6>
 8002296:	4c28      	ldr	r4, [pc, #160]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 8002298:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800229a:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800229c:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80022a4:	2800      	cmp	r0, #0
 80022a6:	f43f aeb8 	beq.w	800201a <HAL_ADC_ConfigChannel+0x2fe>
  return __builtin_clz(value);
 80022aa:	fab0 f080 	clz	r0, r0
 80022ae:	e762      	b.n	8002176 <HAL_ADC_ConfigChannel+0x45a>
    MODIFY_REG(*preg,
 80022b0:	4821      	ldr	r0, [pc, #132]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 80022b2:	6e04      	ldr	r4, [r0, #96]	; 0x60
 80022b4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80022b8:	6604      	str	r4, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022ba:	6e44      	ldr	r4, [r0, #100]	; 0x64
 80022bc:	6e44      	ldr	r4, [r0, #100]	; 0x64
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022be:	6808      	ldr	r0, [r1, #0]
 80022c0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80022c4:	f3c0 0513 	ubfx	r5, r0, #0, #20
 80022c8:	2d00      	cmp	r5, #0
 80022ca:	d1d1      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x554>
 80022cc:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80022d0:	e73d      	b.n	800214e <HAL_ADC_ConfigChannel+0x432>
    MODIFY_REG(*preg,
 80022d2:	4819      	ldr	r0, [pc, #100]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 80022d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
 80022d6:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80022da:	6684      	str	r4, [r0, #104]	; 0x68
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022dc:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 80022de:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022e0:	6808      	ldr	r0, [r1, #0]
 80022e2:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80022e6:	f3c0 0513 	ubfx	r5, r0, #0, #20
 80022ea:	2d00      	cmp	r5, #0
 80022ec:	f43f af41 	beq.w	8002172 <HAL_ADC_ConfigChannel+0x456>
 80022f0:	e7d6      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x584>
    MODIFY_REG(*preg,
 80022f2:	4811      	ldr	r0, [pc, #68]	; (8002338 <HAL_ADC_ConfigChannel+0x61c>)
 80022f4:	6e44      	ldr	r4, [r0, #100]	; 0x64
 80022f6:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80022fa:	6644      	str	r4, [r0, #100]	; 0x64
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022fc:	6e84      	ldr	r4, [r0, #104]	; 0x68
 80022fe:	6e84      	ldr	r4, [r0, #104]	; 0x68
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002300:	6808      	ldr	r0, [r1, #0]
 8002302:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8002306:	f3c0 0513 	ubfx	r5, r0, #0, #20
 800230a:	2d00      	cmp	r5, #0
 800230c:	f43f af27 	beq.w	800215e <HAL_ADC_ConfigChannel+0x442>
 8002310:	e7ba      	b.n	8002288 <HAL_ADC_ConfigChannel+0x56c>
 8002312:	480c      	ldr	r0, [pc, #48]	; (8002344 <HAL_ADC_ConfigChannel+0x628>)
 8002314:	e641      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x27e>
 8002316:	2502      	movs	r5, #2
 8002318:	e62c      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x258>
 800231a:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800231e:	e61c      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x23e>
 8002320:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8002324:	e639      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x27e>
 8002326:	2502      	movs	r5, #2
 8002328:	e754      	b.n	80021d4 <HAL_ADC_ConfigChannel+0x4b8>
 800232a:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800232e:	e744      	b.n	80021ba <HAL_ADC_ConfigChannel+0x49e>
 8002330:	40022000 	.word	0x40022000
 8002334:	40022300 	.word	0x40022300
 8002338:	58026000 	.word	0x58026000
 800233c:	24000000 	.word	0x24000000
 8002340:	053e2d63 	.word	0x053e2d63
 8002344:	fe500000 	.word	0xfe500000

08002348 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002348:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	07d1      	lsls	r1, r2, #31
 800234e:	d501      	bpl.n	8002354 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002350:	2000      	movs	r0, #0
}
 8002352:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002354:	6899      	ldr	r1, [r3, #8]
 8002356:	4a21      	ldr	r2, [pc, #132]	; (80023dc <ADC_Enable+0x94>)
 8002358:	4211      	tst	r1, r2
{
 800235a:	b570      	push	{r4, r5, r6, lr}
 800235c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800235e:	d12c      	bne.n	80023ba <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8002360:	6899      	ldr	r1, [r3, #8]
 8002362:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <ADC_Enable+0x98>)
 8002364:	400a      	ands	r2, r1
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800236c:	f7ff fc3e 	bl	8001bec <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	4a1c      	ldr	r2, [pc, #112]	; (80023e4 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8002374:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002376:	4293      	cmp	r3, r2
 8002378:	d028      	beq.n	80023cc <ADC_Enable+0x84>
 800237a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800237e:	4293      	cmp	r3, r2
 8002380:	d024      	beq.n	80023cc <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002382:	4a19      	ldr	r2, [pc, #100]	; (80023e8 <ADC_Enable+0xa0>)
 8002384:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	07d6      	lsls	r6, r2, #31
 800238a:	d414      	bmi.n	80023b6 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 800238c:	4e14      	ldr	r6, [pc, #80]	; (80023e0 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	07d0      	lsls	r0, r2, #31
 8002392:	d404      	bmi.n	800239e <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	4032      	ands	r2, r6
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800239e:	f7ff fc25 	bl	8001bec <HAL_GetTick>
 80023a2:	1b43      	subs	r3, r0, r5
 80023a4:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023a6:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023a8:	d902      	bls.n	80023b0 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	07d1      	lsls	r1, r2, #31
 80023ae:	d504      	bpl.n	80023ba <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	07d2      	lsls	r2, r2, #31
 80023b4:	d5eb      	bpl.n	800238e <ADC_Enable+0x46>
  return HAL_OK;
 80023b6:	2000      	movs	r0, #0
}
 80023b8:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ba:	6e23      	ldr	r3, [r4, #96]	; 0x60
            return HAL_ERROR;
 80023bc:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	6623      	str	r3, [r4, #96]	; 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80023c6:	4303      	orrs	r3, r0
 80023c8:	6663      	str	r3, [r4, #100]	; 0x64
}
 80023ca:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023cc:	4a07      	ldr	r2, [pc, #28]	; (80023ec <ADC_Enable+0xa4>)
 80023ce:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023d0:	06d2      	lsls	r2, r2, #27
 80023d2:	d0d8      	beq.n	8002386 <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023d4:	4a06      	ldr	r2, [pc, #24]	; (80023f0 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d1d5      	bne.n	8002386 <ADC_Enable+0x3e>
 80023da:	e7ec      	b.n	80023b6 <ADC_Enable+0x6e>
 80023dc:	8000003f 	.word	0x8000003f
 80023e0:	7fffffc0 	.word	0x7fffffc0
 80023e4:	40022000 	.word	0x40022000
 80023e8:	58026300 	.word	0x58026300
 80023ec:	40022300 	.word	0x40022300
 80023f0:	40022100 	.word	0x40022100

080023f4 <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023f4:	4a38      	ldr	r2, [pc, #224]	; (80024d8 <HAL_ADC_Start+0xe4>)
 80023f6:	6803      	ldr	r3, [r0, #0]
 80023f8:	4293      	cmp	r3, r2
{
 80023fa:	b570      	push	{r4, r5, r6, lr}
 80023fc:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023fe:	d049      	beq.n	8002494 <HAL_ADC_Start+0xa0>
 8002400:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8002404:	4293      	cmp	r3, r2
 8002406:	d045      	beq.n	8002494 <HAL_ADC_Start+0xa0>
 8002408:	4a34      	ldr	r2, [pc, #208]	; (80024dc <HAL_ADC_Start+0xe8>)
 800240a:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800240c:	689d      	ldr	r5, [r3, #8]
 800240e:	f015 0504 	ands.w	r5, r5, #4
 8002412:	d145      	bne.n	80024a0 <HAL_ADC_Start+0xac>
    __HAL_LOCK(hadc);
 8002414:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8002418:	2b01      	cmp	r3, #1
 800241a:	d041      	beq.n	80024a0 <HAL_ADC_Start+0xac>
 800241c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800241e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8002420:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    tmp_hal_status = ADC_Enable(hadc);
 8002424:	f7ff ff90 	bl	8002348 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002428:	2800      	cmp	r0, #0
 800242a:	d13b      	bne.n	80024a4 <HAL_ADC_Start+0xb0>
      ADC_STATE_CLR_SET(hadc->State,
 800242c:	6e23      	ldr	r3, [r4, #96]	; 0x60
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800242e:	f006 061f 	and.w	r6, r6, #31
 8002432:	4a2b      	ldr	r2, [pc, #172]	; (80024e0 <HAL_ADC_Start+0xec>)
 8002434:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002436:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8002438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800243c:	6622      	str	r2, [r4, #96]	; 0x60
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800243e:	4a29      	ldr	r2, [pc, #164]	; (80024e4 <HAL_ADC_Start+0xf0>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d032      	beq.n	80024aa <HAL_ADC_Start+0xb6>
 8002444:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002446:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002448:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800244c:	6622      	str	r2, [r4, #96]	; 0x60
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800244e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002450:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002454:	d03d      	beq.n	80024d2 <HAL_ADC_Start+0xde>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002456:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002458:	f022 0206 	bic.w	r2, r2, #6
 800245c:	6662      	str	r2, [r4, #100]	; 0x64
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800245e:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002460:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002462:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800246c:	d021      	beq.n	80024b2 <HAL_ADC_Start+0xbe>
 800246e:	f240 2221 	movw	r2, #545	; 0x221
 8002472:	40f2      	lsrs	r2, r6
 8002474:	07d5      	lsls	r5, r2, #31
 8002476:	d41c      	bmi.n	80024b2 <HAL_ADC_Start+0xbe>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002478:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800247a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800247e:	6623      	str	r3, [r4, #96]	; 0x60
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002480:	68cb      	ldr	r3, [r1, #12]
 8002482:	019b      	lsls	r3, r3, #6
 8002484:	d505      	bpl.n	8002492 <HAL_ADC_Start+0x9e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002486:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002488:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800248c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002490:	6623      	str	r3, [r4, #96]	; 0x60
}
 8002492:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <HAL_ADC_Start+0xf4>)
 8002496:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002498:	689d      	ldr	r5, [r3, #8]
 800249a:	f015 0504 	ands.w	r5, r5, #4
 800249e:	d0b9      	beq.n	8002414 <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 80024a0:	2002      	movs	r0, #2
}
 80024a2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80024a4:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
}
 80024a8:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024aa:	490b      	ldr	r1, [pc, #44]	; (80024d8 <HAL_ADC_Start+0xe4>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024ac:	2e00      	cmp	r6, #0
 80024ae:	d0ca      	beq.n	8002446 <HAL_ADC_Start+0x52>
 80024b0:	e7cd      	b.n	800244e <HAL_ADC_Start+0x5a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	0192      	lsls	r2, r2, #6
 80024b6:	d505      	bpl.n	80024c4 <HAL_ADC_Start+0xd0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024b8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80024ba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80024be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024c2:	6622      	str	r2, [r4, #96]	; 0x60
  MODIFY_REG(ADCx->CR,
 80024c4:	6899      	ldr	r1, [r3, #8]
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_ADC_Start+0xf8>)
 80024c8:	400a      	ands	r2, r1
 80024ca:	f042 0204 	orr.w	r2, r2, #4
 80024ce:	609a      	str	r2, [r3, #8]
}
 80024d0:	bd70      	pop	{r4, r5, r6, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 80024d2:	6662      	str	r2, [r4, #100]	; 0x64
 80024d4:	e7c3      	b.n	800245e <HAL_ADC_Start+0x6a>
 80024d6:	bf00      	nop
 80024d8:	40022000 	.word	0x40022000
 80024dc:	58026300 	.word	0x58026300
 80024e0:	fffff0fe 	.word	0xfffff0fe
 80024e4:	40022100 	.word	0x40022100
 80024e8:	40022300 	.word	0x40022300
 80024ec:	7fffffc0 	.word	0x7fffffc0

080024f0 <ADC_ConfigureBoostMode>:
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80024f0:	4a44      	ldr	r2, [pc, #272]	; (8002604 <ADC_ConfigureBoostMode+0x114>)
 80024f2:	6803      	ldr	r3, [r0, #0]
 80024f4:	4293      	cmp	r3, r2
{
 80024f6:	b510      	push	{r4, lr}
 80024f8:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80024fa:	d025      	beq.n	8002548 <ADC_ConfigureBoostMode+0x58>
 80024fc:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8002500:	4293      	cmp	r3, r2
 8002502:	d021      	beq.n	8002548 <ADC_ConfigureBoostMode+0x58>
 8002504:	4b40      	ldr	r3, [pc, #256]	; (8002608 <ADC_ConfigureBoostMode+0x118>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800250c:	d021      	beq.n	8002552 <ADC_ConfigureBoostMode+0x62>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800250e:	f002 f889 	bl	8004624 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002512:	6863      	ldr	r3, [r4, #4]
 8002514:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002518:	d06b      	beq.n	80025f2 <ADC_ConfigureBoostMode+0x102>
 800251a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800251e:	d05b      	beq.n	80025d8 <ADC_ConfigureBoostMode+0xe8>
 8002520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002524:	d065      	beq.n	80025f2 <ADC_ConfigureBoostMode+0x102>
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 8002526:	4b39      	ldr	r3, [pc, #228]	; (800260c <ADC_ConfigureBoostMode+0x11c>)
 8002528:	4298      	cmp	r0, r3
 800252a:	d92f      	bls.n	800258c <ADC_ConfigureBoostMode+0x9c>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
  }
  else if (freq <= 12500000UL)
 800252c:	4b38      	ldr	r3, [pc, #224]	; (8002610 <ADC_ConfigureBoostMode+0x120>)
 800252e:	4298      	cmp	r0, r3
 8002530:	d94a      	bls.n	80025c8 <ADC_ConfigureBoostMode+0xd8>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
  }
  else if (freq <= 25000000UL)
 8002532:	4b38      	ldr	r3, [pc, #224]	; (8002614 <ADC_ConfigureBoostMode+0x124>)
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002534:	6822      	ldr	r2, [r4, #0]
  else if (freq <= 25000000UL)
 8002536:	4298      	cmp	r0, r3
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002538:	6893      	ldr	r3, [r2, #8]
  else if (freq <= 25000000UL)
 800253a:	d856      	bhi.n	80025ea <ADC_ConfigureBoostMode+0xfa>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800253c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002540:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002544:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002546:	bd10      	pop	{r4, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002548:	4b33      	ldr	r3, [pc, #204]	; (8002618 <ADC_ConfigureBoostMode+0x128>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8002550:	d1dd      	bne.n	800250e <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002552:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002556:	2100      	movs	r1, #0
 8002558:	f003 f9b2 	bl	80058c0 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800255c:	6863      	ldr	r3, [r4, #4]
 800255e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002562:	d04d      	beq.n	8002600 <ADC_ConfigureBoostMode+0x110>
 8002564:	d808      	bhi.n	8002578 <ADC_ConfigureBoostMode+0x88>
 8002566:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800256a:	d03c      	beq.n	80025e6 <ADC_ConfigureBoostMode+0xf6>
 800256c:	d914      	bls.n	8002598 <ADC_ConfigureBoostMode+0xa8>
 800256e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002572:	d1d8      	bne.n	8002526 <ADC_ConfigureBoostMode+0x36>
        freq /= 32UL;
 8002574:	0940      	lsrs	r0, r0, #5
        break;
 8002576:	e7d6      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
    switch (hadc->Init.ClockPrescaler)
 8002578:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800257c:	d031      	beq.n	80025e2 <ADC_ConfigureBoostMode+0xf2>
 800257e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002582:	d1d0      	bne.n	8002526 <ADC_ConfigureBoostMode+0x36>
  if (freq <= 6250000UL)
 8002584:	4b21      	ldr	r3, [pc, #132]	; (800260c <ADC_ConfigureBoostMode+0x11c>)
 8002586:	ebb3 2f10 	cmp.w	r3, r0, lsr #8
 800258a:	d31d      	bcc.n	80025c8 <ADC_ConfigureBoostMode+0xd8>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800258c:	6822      	ldr	r2, [r4, #0]
 800258e:	6893      	ldr	r3, [r2, #8]
 8002590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002594:	6093      	str	r3, [r2, #8]
}
 8002596:	bd10      	pop	{r4, pc}
    switch (hadc->Init.ClockPrescaler)
 8002598:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800259c:	d006      	beq.n	80025ac <ADC_ConfigureBoostMode+0xbc>
 800259e:	d90a      	bls.n	80025b6 <ADC_ConfigureBoostMode+0xc6>
 80025a0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80025a4:	d002      	beq.n	80025ac <ADC_ConfigureBoostMode+0xbc>
 80025a6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80025aa:	d1bc      	bne.n	8002526 <ADC_ConfigureBoostMode+0x36>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80025ac:	0c9b      	lsrs	r3, r3, #18
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 80025b4:	e7b7      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
    switch (hadc->Init.ClockPrescaler)
 80025b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025ba:	d0f7      	beq.n	80025ac <ADC_ConfigureBoostMode+0xbc>
 80025bc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80025c0:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80025c4:	d0f2      	beq.n	80025ac <ADC_ConfigureBoostMode+0xbc>
 80025c6:	e7ae      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80025c8:	6822      	ldr	r2, [r4, #0]
 80025ca:	6893      	ldr	r3, [r2, #8]
 80025cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d4:	6093      	str	r3, [r2, #8]
}
 80025d6:	bd10      	pop	{r4, pc}
        freq /= 4UL;
 80025d8:	0880      	lsrs	r0, r0, #2
  if (freq <= 6250000UL)
 80025da:	4b0c      	ldr	r3, [pc, #48]	; (800260c <ADC_ConfigureBoostMode+0x11c>)
 80025dc:	4298      	cmp	r0, r3
 80025de:	d9d5      	bls.n	800258c <ADC_ConfigureBoostMode+0x9c>
 80025e0:	e7a4      	b.n	800252c <ADC_ConfigureBoostMode+0x3c>
        freq /= 128UL;
 80025e2:	09c0      	lsrs	r0, r0, #7
        break;
 80025e4:	e79f      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
        freq /= 16UL;
 80025e6:	0900      	lsrs	r0, r0, #4
        break;
 80025e8:	e79d      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80025ea:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80025ee:	6093      	str	r3, [r2, #8]
}
 80025f0:	bd10      	pop	{r4, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80025f2:	0c1b      	lsrs	r3, r3, #16
 80025f4:	fbb0 f0f3 	udiv	r0, r0, r3
  if (freq <= 6250000UL)
 80025f8:	4b04      	ldr	r3, [pc, #16]	; (800260c <ADC_ConfigureBoostMode+0x11c>)
 80025fa:	4298      	cmp	r0, r3
 80025fc:	d9c6      	bls.n	800258c <ADC_ConfigureBoostMode+0x9c>
 80025fe:	e795      	b.n	800252c <ADC_ConfigureBoostMode+0x3c>
        freq /= 64UL;
 8002600:	0980      	lsrs	r0, r0, #6
        break;
 8002602:	e790      	b.n	8002526 <ADC_ConfigureBoostMode+0x36>
 8002604:	40022000 	.word	0x40022000
 8002608:	58026300 	.word	0x58026300
 800260c:	00bebc21 	.word	0x00bebc21
 8002610:	017d7841 	.word	0x017d7841
 8002614:	02faf081 	.word	0x02faf081
 8002618:	40022300 	.word	0x40022300

0800261c <HAL_ADC_Init>:
{
 800261c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800261e:	2300      	movs	r3, #0
{
 8002620:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8002622:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8002624:	2800      	cmp	r0, #0
 8002626:	f000 80d7 	beq.w	80027d8 <HAL_ADC_Init+0x1bc>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800262a:	6e05      	ldr	r5, [r0, #96]	; 0x60
 800262c:	4604      	mov	r4, r0
 800262e:	2d00      	cmp	r5, #0
 8002630:	f000 80b5 	beq.w	800279e <HAL_ADC_Init+0x182>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002634:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002636:	6893      	ldr	r3, [r2, #8]
 8002638:	009e      	lsls	r6, r3, #2
 800263a:	d503      	bpl.n	8002644 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800263c:	6891      	ldr	r1, [r2, #8]
 800263e:	4b93      	ldr	r3, [pc, #588]	; (800288c <HAL_ADC_Init+0x270>)
 8002640:	400b      	ands	r3, r1
 8002642:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002644:	6893      	ldr	r3, [r2, #8]
 8002646:	00dd      	lsls	r5, r3, #3
 8002648:	d416      	bmi.n	8002678 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800264a:	4b91      	ldr	r3, [pc, #580]	; (8002890 <HAL_ADC_Init+0x274>)
 800264c:	4991      	ldr	r1, [pc, #580]	; (8002894 <HAL_ADC_Init+0x278>)
 800264e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002650:	6890      	ldr	r0, [r2, #8]
 8002652:	099b      	lsrs	r3, r3, #6
 8002654:	fba1 1303 	umull	r1, r3, r1, r3
 8002658:	498f      	ldr	r1, [pc, #572]	; (8002898 <HAL_ADC_Init+0x27c>)
 800265a:	099b      	lsrs	r3, r3, #6
 800265c:	4001      	ands	r1, r0
 800265e:	3301      	adds	r3, #1
 8002660:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002664:	6091      	str	r1, [r2, #8]
 8002666:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002668:	9b01      	ldr	r3, [sp, #4]
 800266a:	b12b      	cbz	r3, 8002678 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 800266c:	9b01      	ldr	r3, [sp, #4]
 800266e:	3b01      	subs	r3, #1
 8002670:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002672:	9b01      	ldr	r3, [sp, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f9      	bne.n	800266c <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002678:	6893      	ldr	r3, [r2, #8]
 800267a:	00d8      	lsls	r0, r3, #3
 800267c:	d413      	bmi.n	80026a6 <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 8002680:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002682:	f043 0310 	orr.w	r3, r3, #16
 8002686:	6623      	str	r3, [r4, #96]	; 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002688:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800268a:	432b      	orrs	r3, r5
 800268c:	6663      	str	r3, [r4, #100]	; 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800268e:	6893      	ldr	r3, [r2, #8]
 8002690:	0759      	lsls	r1, r3, #29
 8002692:	d50c      	bpl.n	80026ae <HAL_ADC_Init+0x92>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002694:	6e23      	ldr	r3, [r4, #96]	; 0x60
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002696:	6e23      	ldr	r3, [r4, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 8002698:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269a:	f043 0310 	orr.w	r3, r3, #16
}
 800269e:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026a0:	6623      	str	r3, [r4, #96]	; 0x60
}
 80026a2:	b002      	add	sp, #8
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
 80026a6:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026a8:	2500      	movs	r5, #0
 80026aa:	0759      	lsls	r1, r3, #29
 80026ac:	d4f2      	bmi.n	8002694 <HAL_ADC_Init+0x78>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026ae:	6e26      	ldr	r6, [r4, #96]	; 0x60
 80026b0:	f016 0610 	ands.w	r6, r6, #16
 80026b4:	d1ef      	bne.n	8002696 <HAL_ADC_Init+0x7a>
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80026b8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80026bc:	f043 0302 	orr.w	r3, r3, #2
 80026c0:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026c2:	6893      	ldr	r3, [r2, #8]
 80026c4:	07db      	lsls	r3, r3, #31
 80026c6:	d413      	bmi.n	80026f0 <HAL_ADC_Init+0xd4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026c8:	4b74      	ldr	r3, [pc, #464]	; (800289c <HAL_ADC_Init+0x280>)
 80026ca:	429a      	cmp	r2, r3
 80026cc:	f000 809b 	beq.w	8002806 <HAL_ADC_Init+0x1ea>
 80026d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80026d4:	429a      	cmp	r2, r3
 80026d6:	f000 8096 	beq.w	8002806 <HAL_ADC_Init+0x1ea>
 80026da:	4b71      	ldr	r3, [pc, #452]	; (80028a0 <HAL_ADC_Init+0x284>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	07d9      	lsls	r1, r3, #31
 80026e0:	d406      	bmi.n	80026f0 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026e2:	4970      	ldr	r1, [pc, #448]	; (80028a4 <HAL_ADC_Init+0x288>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026e4:	688b      	ldr	r3, [r1, #8]
 80026e6:	6860      	ldr	r0, [r4, #4]
 80026e8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80026ec:	4303      	orrs	r3, r0
 80026ee:	608b      	str	r3, [r1, #8]
    if (hadc->Instance == ADC3)
 80026f0:	4b6b      	ldr	r3, [pc, #428]	; (80028a0 <HAL_ADC_Init+0x284>)
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d059      	beq.n	80027aa <HAL_ADC_Init+0x18e>
                  hadc->Init.Overrun                                                    |
 80026f6:	68a0      	ldr	r0, [r4, #8]
 80026f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026fa:	f894 1020 	ldrb.w	r1, [r4, #32]
                  hadc->Init.Overrun                                                    |
 80026fe:	4303      	orrs	r3, r0
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002700:	7e60      	ldrb	r0, [r4, #25]
                  hadc->Init.Overrun                                                    |
 8002702:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002706:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800270a:	2901      	cmp	r1, #1
 800270c:	d103      	bne.n	8002716 <HAL_ADC_Init+0xfa>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800270e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002710:	3901      	subs	r1, #1
 8002712:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002716:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002718:	b121      	cbz	r1, 8002724 <HAL_ADC_Init+0x108>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800271a:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800271e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002720:	4301      	orrs	r1, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002722:	430b      	orrs	r3, r1
    if (hadc->Instance == ADC3)
 8002724:	495e      	ldr	r1, [pc, #376]	; (80028a0 <HAL_ADC_Init+0x284>)
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002726:	68d0      	ldr	r0, [r2, #12]
    if (hadc->Instance == ADC3)
 8002728:	428a      	cmp	r2, r1
 800272a:	d061      	beq.n	80027f0 <HAL_ADC_Init+0x1d4>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800272c:	495e      	ldr	r1, [pc, #376]	; (80028a8 <HAL_ADC_Init+0x28c>)
 800272e:	4001      	ands	r1, r0
 8002730:	4319      	orrs	r1, r3
 8002732:	60d1      	str	r1, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002734:	6893      	ldr	r3, [r2, #8]
 8002736:	f013 0f04 	tst.w	r3, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800273a:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800273c:	d11f      	bne.n	800277e <HAL_ADC_Init+0x162>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800273e:	071b      	lsls	r3, r3, #28
 8002740:	d41d      	bmi.n	800277e <HAL_ADC_Init+0x162>
      if (hadc->Instance == ADC3)
 8002742:	4b57      	ldr	r3, [pc, #348]	; (80028a0 <HAL_ADC_Init+0x284>)
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002744:	68d0      	ldr	r0, [r2, #12]
      if (hadc->Instance == ADC3)
 8002746:	429a      	cmp	r2, r3
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002748:	7e21      	ldrb	r1, [r4, #24]
      if (hadc->Instance == ADC3)
 800274a:	d078      	beq.n	800283e <HAL_ADC_Init+0x222>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800274c:	4b57      	ldr	r3, [pc, #348]	; (80028ac <HAL_ADC_Init+0x290>)
 800274e:	4003      	ands	r3, r0
 8002750:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 8002754:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002756:	430b      	orrs	r3, r1
 8002758:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800275a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800275e:	2b01      	cmp	r3, #1
 8002760:	d05c      	beq.n	800281c <HAL_ADC_Init+0x200>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002762:	6913      	ldr	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002764:	6c21      	ldr	r1, [r4, #64]	; 0x40
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002766:	f023 0301 	bic.w	r3, r3, #1
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800276a:	6113      	str	r3, [r2, #16]
        ADC_ConfigureBoostMode(hadc);
 800276c:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800276e:	6913      	ldr	r3, [r2, #16]
 8002770:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002774:	430b      	orrs	r3, r1
 8002776:	6113      	str	r3, [r2, #16]
        ADC_ConfigureBoostMode(hadc);
 8002778:	f7ff feba 	bl	80024f0 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800277c:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800277e:	6923      	ldr	r3, [r4, #16]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d02d      	beq.n	80027e0 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002784:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002786:	f023 030f 	bic.w	r3, r3, #15
 800278a:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800278c:	6e23      	ldr	r3, [r4, #96]	; 0x60
}
 800278e:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002790:	f023 0303 	bic.w	r3, r3, #3
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	6623      	str	r3, [r4, #96]	; 0x60
}
 800279a:	b002      	add	sp, #8
 800279c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 800279e:	f7fe ff2d 	bl	80015fc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80027a2:	6665      	str	r5, [r4, #100]	; 0x64
    hadc->Lock = HAL_UNLOCKED;
 80027a4:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
 80027a8:	e744      	b.n	8002634 <HAL_ADC_Init+0x18>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80027aa:	68e3      	ldr	r3, [r4, #12]
 80027ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80027ae:	ea41 0003 	orr.w	r0, r1, r3
 80027b2:	7e63      	ldrb	r3, [r4, #25]
 80027b4:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80027b8:	68a3      	ldr	r3, [r4, #8]
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	d005      	beq.n	80027ca <HAL_ADC_Init+0x1ae>
 80027be:	3b0c      	subs	r3, #12
 80027c0:	2b10      	cmp	r3, #16
 80027c2:	d802      	bhi.n	80027ca <HAL_ADC_Init+0x1ae>
 80027c4:	493a      	ldr	r1, [pc, #232]	; (80028b0 <HAL_ADC_Init+0x294>)
 80027c6:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027ca:	f894 1020 	ldrb.w	r1, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80027ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80027d2:	ea40 0306 	orr.w	r3, r0, r6
 80027d6:	e798      	b.n	800270a <HAL_ADC_Init+0xee>
    return HAL_ERROR;
 80027d8:	2501      	movs	r5, #1
}
 80027da:	4628      	mov	r0, r5
 80027dc:	b002      	add	sp, #8
 80027de:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027e0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80027e2:	69e3      	ldr	r3, [r4, #28]
 80027e4:	f021 010f 	bic.w	r1, r1, #15
 80027e8:	3b01      	subs	r3, #1
 80027ea:	430b      	orrs	r3, r1
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	e7cd      	b.n	800278c <HAL_ADC_Init+0x170>
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80027f0:	4930      	ldr	r1, [pc, #192]	; (80028b4 <HAL_ADC_Init+0x298>)
 80027f2:	4001      	ands	r1, r0
 80027f4:	4319      	orrs	r1, r3
 80027f6:	60d1      	str	r1, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80027f8:	6913      	ldr	r3, [r2, #16]
 80027fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027fc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002800:	430b      	orrs	r3, r1
 8002802:	6113      	str	r3, [r2, #16]
 8002804:	e796      	b.n	8002734 <HAL_ADC_Init+0x118>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002806:	4b25      	ldr	r3, [pc, #148]	; (800289c <HAL_ADC_Init+0x280>)
 8002808:	6899      	ldr	r1, [r3, #8]
 800280a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800280e:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002810:	430b      	orrs	r3, r1
 8002812:	07d8      	lsls	r0, r3, #31
 8002814:	f53f af6c 	bmi.w	80026f0 <HAL_ADC_Init+0xd4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002818:	4927      	ldr	r1, [pc, #156]	; (80028b8 <HAL_ADC_Init+0x29c>)
 800281a:	e763      	b.n	80026e4 <HAL_ADC_Init+0xc8>
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800281c:	e9d4 1312 	ldrd	r1, r3, [r4, #72]	; 0x48
 8002820:	6d26      	ldr	r6, [r4, #80]	; 0x50
 8002822:	3901      	subs	r1, #1
 8002824:	6910      	ldr	r0, [r2, #16]
 8002826:	4333      	orrs	r3, r6
 8002828:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800282c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800282e:	430b      	orrs	r3, r1
 8002830:	4922      	ldr	r1, [pc, #136]	; (80028bc <HAL_ADC_Init+0x2a0>)
 8002832:	4001      	ands	r1, r0
 8002834:	430b      	orrs	r3, r1
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002836:	6c21      	ldr	r1, [r4, #64]	; 0x40
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	e795      	b.n	800276a <HAL_ADC_Init+0x14e>
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800283e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002842:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002844:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002848:	4918      	ldr	r1, [pc, #96]	; (80028ac <HAL_ADC_Init+0x290>)
 800284a:	4001      	ands	r1, r0
 800284c:	430b      	orrs	r3, r1
 800284e:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8002850:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002854:	2b01      	cmp	r3, #1
 8002856:	d00a      	beq.n	800286e <HAL_ADC_Init+0x252>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002858:	6913      	ldr	r3, [r2, #16]
 800285a:	f023 0301 	bic.w	r3, r3, #1
 800285e:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002860:	6913      	ldr	r3, [r2, #16]
 8002862:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002864:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002868:	430b      	orrs	r3, r1
 800286a:	6113      	str	r3, [r2, #16]
      if (hadc->Instance != ADC3)
 800286c:	e787      	b.n	800277e <HAL_ADC_Init+0x162>
          MODIFY_REG(hadc->Instance->CFGR2,
 800286e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002870:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002872:	6910      	ldr	r0, [r2, #16]
 8002874:	430b      	orrs	r3, r1
 8002876:	4912      	ldr	r1, [pc, #72]	; (80028c0 <HAL_ADC_Init+0x2a4>)
 8002878:	4001      	ands	r1, r0
 800287a:	430b      	orrs	r3, r1
 800287c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800287e:	430b      	orrs	r3, r1
 8002880:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002882:	430b      	orrs	r3, r1
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	e7e9      	b.n	800285e <HAL_ADC_Init+0x242>
 800288a:	bf00      	nop
 800288c:	5fffffc0 	.word	0x5fffffc0
 8002890:	24000000 	.word	0x24000000
 8002894:	053e2d63 	.word	0x053e2d63
 8002898:	6fffffc0 	.word	0x6fffffc0
 800289c:	40022000 	.word	0x40022000
 80028a0:	58026000 	.word	0x58026000
 80028a4:	58026300 	.word	0x58026300
 80028a8:	fff0c003 	.word	0xfff0c003
 80028ac:	ffffbffc 	.word	0xffffbffc
 80028b0:	08012da0 	.word	0x08012da0
 80028b4:	fff04007 	.word	0xfff04007
 80028b8:	40022300 	.word	0x40022300
 80028bc:	fc00f81e 	.word	0xfc00f81e
 80028c0:	fc00f81f 	.word	0xfc00f81f

080028c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028c4:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028c6:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
{
 80028ca:	b09c      	sub	sp, #112	; 0x70
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028cc:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80028ce:	2a01      	cmp	r2, #1
 80028d0:	d04d      	beq.n	800296e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80028d2:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028d4:	4c2b      	ldr	r4, [pc, #172]	; (8002984 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028d6:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80028d8:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028da:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028dc:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028de:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 80028e0:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80028e4:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028e6:	d008      	beq.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e8:	6e19      	ldr	r1, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ee:	f041 0120 	orr.w	r1, r1, #32
 80028f2:	6619      	str	r1, [r3, #96]	; 0x60
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80028f4:	b01c      	add	sp, #112	; 0x70
 80028f6:	bcf0      	pop	{r4, r5, r6, r7}
 80028f8:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028fa:	4c23      	ldr	r4, [pc, #140]	; (8002988 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80028fc:	68a2      	ldr	r2, [r4, #8]
 80028fe:	0752      	lsls	r2, r2, #29
 8002900:	d50b      	bpl.n	800291a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002902:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002904:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 8002906:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002908:	f042 0220 	orr.w	r2, r2, #32
 800290c:	661a      	str	r2, [r3, #96]	; 0x60
  __HAL_UNLOCK(hadc);
 800290e:	2200      	movs	r2, #0
 8002910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 8002914:	b01c      	add	sp, #112	; 0x70
 8002916:	bcf0      	pop	{r4, r5, r6, r7}
 8002918:	4770      	bx	lr
 800291a:	68a8      	ldr	r0, [r5, #8]
 800291c:	f010 0004 	ands.w	r0, r0, #4
 8002920:	d1f0      	bne.n	8002904 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002922:	b1c6      	cbz	r6, 8002956 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002924:	f8df c068 	ldr.w	ip, [pc, #104]	; 8002990 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002928:	684f      	ldr	r7, [r1, #4]
 800292a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800292e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002932:	433a      	orrs	r2, r7
 8002934:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002938:	68ad      	ldr	r5, [r5, #8]
 800293a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800293c:	432a      	orrs	r2, r5
 800293e:	07d4      	lsls	r4, r2, #31
 8002940:	d413      	bmi.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8002942:	688a      	ldr	r2, [r1, #8]
 8002944:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8002948:	4910      	ldr	r1, [pc, #64]	; (800298c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800294a:	4332      	orrs	r2, r6
 800294c:	4021      	ands	r1, r4
 800294e:	430a      	orrs	r2, r1
 8002950:	f8cc 2008 	str.w	r2, [ip, #8]
 8002954:	e7db      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002956:	490e      	ldr	r1, [pc, #56]	; (8002990 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8002958:	688a      	ldr	r2, [r1, #8]
 800295a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800295e:	608a      	str	r2, [r1, #8]
 8002960:	68a8      	ldr	r0, [r5, #8]
 8002962:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002964:	4302      	orrs	r2, r0
 8002966:	07d0      	lsls	r0, r2, #31
 8002968:	d505      	bpl.n	8002976 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800296a:	2000      	movs	r0, #0
 800296c:	e7cf      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800296e:	2002      	movs	r0, #2
}
 8002970:	b01c      	add	sp, #112	; 0x70
 8002972:	bcf0      	pop	{r4, r5, r6, r7}
 8002974:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002976:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002978:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800297a:	4a04      	ldr	r2, [pc, #16]	; (800298c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800297c:	4022      	ands	r2, r4
 800297e:	608a      	str	r2, [r1, #8]
 8002980:	e7c5      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8002982:	bf00      	nop
 8002984:	40022000 	.word	0x40022000
 8002988:	40022100 	.word	0x40022100
 800298c:	fffff0e0 	.word	0xfffff0e0
 8002990:	40022300 	.word	0x40022300

08002994 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4906      	ldr	r1, [pc, #24]	; (80029b0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002996:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800299a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800299e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029a0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029a4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80029aa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80029ac:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00
 80029b4:	05fa0000 	.word	0x05fa0000

080029b8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <HAL_NVIC_SetPriority+0x70>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c0:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029c2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ca:	f1be 0f04 	cmp.w	lr, #4
 80029ce:	bf28      	it	cs
 80029d0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029d4:	f1bc 0f06 	cmp.w	ip, #6
 80029d8:	d91a      	bls.n	8002a10 <HAL_NVIC_SetPriority+0x58>
 80029da:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029dc:	f04f 3cff 	mov.w	ip, #4294967295
 80029e0:	fa0c fc03 	lsl.w	ip, ip, r3
 80029e4:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e8:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80029ec:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ee:	fa0c fc0e 	lsl.w	ip, ip, lr
 80029f2:	ea21 010c 	bic.w	r1, r1, ip
 80029f6:	fa01 f103 	lsl.w	r1, r1, r3
 80029fa:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80029fe:	db0a      	blt.n	8002a16 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a00:	0109      	lsls	r1, r1, #4
 8002a02:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <HAL_NVIC_SetPriority+0x74>)
 8002a04:	b2c9      	uxtb	r1, r1
 8002a06:	4403      	add	r3, r0
 8002a08:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002a0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a10:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a12:	4613      	mov	r3, r2
 8002a14:	e7e8      	b.n	80029e8 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a16:	f000 000f 	and.w	r0, r0, #15
 8002a1a:	0109      	lsls	r1, r1, #4
 8002a1c:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <HAL_NVIC_SetPriority+0x78>)
 8002a1e:	b2c9      	uxtb	r1, r1
 8002a20:	4403      	add	r3, r0
 8002a22:	7619      	strb	r1, [r3, #24]
 8002a24:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a28:	e000ed00 	.word	0xe000ed00
 8002a2c:	e000e100 	.word	0xe000e100
 8002a30:	e000ecfc 	.word	0xe000ecfc

08002a34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a34:	2800      	cmp	r0, #0
 8002a36:	db07      	blt.n	8002a48 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a38:	2301      	movs	r3, #1
 8002a3a:	f000 011f 	and.w	r1, r0, #31
 8002a3e:	4a03      	ldr	r2, [pc, #12]	; (8002a4c <HAL_NVIC_EnableIRQ+0x18>)
 8002a40:	0940      	lsrs	r0, r0, #5
 8002a42:	408b      	lsls	r3, r1
 8002a44:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000e100 	.word	0xe000e100

08002a50 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8002a50:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002a54:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002a56:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002a58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a5e:	625a      	str	r2, [r3, #36]	; 0x24
  MPU->CTRL = 0;
 8002a60:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <HAL_MPU_Enable+0x1c>)
 8002a6e:	f040 0001 	orr.w	r0, r0, #1
 8002a72:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002a76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a78:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002a7c:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002a7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002a82:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002a86:	4770      	bx	lr
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002a8c:	4a17      	ldr	r2, [pc, #92]	; (8002aec <HAL_MPU_ConfigRegion+0x60>)
 8002a8e:	7843      	ldrb	r3, [r0, #1]
 8002a90:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  if ((MPU_Init->Enable) != 0UL)
 8002a94:	7801      	ldrb	r1, [r0, #0]
 8002a96:	b321      	cbz	r1, 8002ae2 <HAL_MPU_ConfigRegion+0x56>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002a98:	6843      	ldr	r3, [r0, #4]
{
 8002a9a:	b500      	push	{lr}
    MPU->RBAR = MPU_Init->BaseAddress;
 8002a9c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002aa0:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002aa2:	f890 c00c 	ldrb.w	ip, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002aa6:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002aa8:	f890 e00f 	ldrb.w	lr, [r0, #15]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002aac:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ab0:	f890 c00a 	ldrb.w	ip, [r0, #10]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ab4:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ab6:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ab8:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002abc:	f890 c00d 	ldrb.w	ip, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ac0:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ac4:	f890 c009 	ldrb.w	ip, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ac8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002acc:	7a01      	ldrb	r1, [r0, #8]
 8002ace:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8002ad2:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002ad6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ada:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002ade:	f85d fb04 	ldr.w	pc, [sp], #4
    MPU->RBAR = 0x00;
 8002ae2:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
    MPU->RASR = 0x00;
 8002ae6:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
 8002aea:	4770      	bx	lr
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002af0:	b430      	push	{r4, r5}
               macconf->BackOffLimit |
               ((uint32_t)macconf->DeferralCheck << 4) |
               macconf->PreambleLength);

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002af2:	688b      	ldr	r3, [r1, #8]
 8002af4:	680d      	ldr	r5, [r1, #0]
 8002af6:	694c      	ldr	r4, [r1, #20]
 8002af8:	432b      	orrs	r3, r5
 8002afa:	6802      	ldr	r2, [r0, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002afc:	f891 c011 	ldrb.w	ip, [r1, #17]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b00:	4323      	orrs	r3, r4
 8002b02:	698c      	ldr	r4, [r1, #24]
 8002b04:	6810      	ldr	r0, [r2, #0]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002b06:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b0a:	4323      	orrs	r3, r4
 8002b0c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002b0e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
               macconf->GiantPacketSizeLimit);

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b12:	4d52      	ldr	r5, [pc, #328]	; (8002c5c <ETH_SetMACConfig+0x16c>)
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b14:	4323      	orrs	r3, r4
 8002b16:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8002b18:	4323      	orrs	r3, r4
 8002b1a:	4c51      	ldr	r4, [pc, #324]	; (8002c60 <ETH_SetMACConfig+0x170>)
 8002b1c:	4020      	ands	r0, r4
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002b1e:	790c      	ldrb	r4, [r1, #4]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b20:	4303      	orrs	r3, r0
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002b22:	7b48      	ldrb	r0, [r1, #13]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b24:	ea43 63c4 	orr.w	r3, r3, r4, lsl #27
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002b28:	7b0c      	ldrb	r4, [r1, #12]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b2a:	ea43 53c4 	orr.w	r3, r3, r4, lsl #23
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002b2e:	7b8c      	ldrb	r4, [r1, #14]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b30:	ea43 5380 	orr.w	r3, r3, r0, lsl #22
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002b34:	7bc8      	ldrb	r0, [r1, #15]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b36:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
               ((uint32_t)macconf->JumboPacket << 16) |
 8002b3a:	7c8c      	ldrb	r4, [r1, #18]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b3c:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002b40:	7f08      	ldrb	r0, [r1, #28]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002b46:	7f4c      	ldrb	r4, [r1, #29]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b48:	ea43 3300 	orr.w	r3, r3, r0, lsl #12
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002b4c:	7fc8      	ldrb	r0, [r1, #31]
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b4e:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002b52:	f891 4028 	ldrb.w	r4, [r1, #40]	; 0x28
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b56:	ea43 2340 	orr.w	r3, r3, r0, lsl #9
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002b5a:	7c08      	ldrb	r0, [r1, #16]
 8002b5c:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b60:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002b64:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002b66:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b68:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002b6c:	7f88      	ldrb	r0, [r1, #30]
 8002b6e:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b72:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002b76:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b78:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002b7c:	f891 0020 	ldrb.w	r0, [r1, #32]
 8002b80:	fab0 f080 	clz	r0, r0
 8002b84:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b86:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b8a:	6b48      	ldr	r0, [r1, #52]	; 0x34
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002b8c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b8e:	6853      	ldr	r3, [r2, #4]
 8002b90:	402b      	ands	r3, r5
               macconf->PauseLowThreshold |
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
               (macconf->PauseTime << 16));

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002b92:	f64f 750d 	movw	r5, #65293	; 0xff0d
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b96:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002b9a:	f891 4038 	ldrb.w	r4, [r1, #56]	; 0x38
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b9e:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002ba0:	f891 0030 	ldrb.w	r0, [r1, #48]	; 0x30
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002ba4:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002ba8:	f891 4031 	ldrb.w	r4, [r1, #49]	; 0x31
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002bac:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002bb0:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
 8002bb4:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002bb8:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002bbc:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002bbe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002bc2:	4828      	ldr	r0, [pc, #160]	; (8002c64 <ETH_SetMACConfig+0x174>)
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002bc4:	6053      	str	r3, [r2, #4]
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002bc6:	68d3      	ldr	r3, [r2, #12]
               (macconf->PauseTime << 16));
 8002bc8:	6c8c      	ldr	r4, [r1, #72]	; 0x48
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002bca:	4018      	ands	r0, r3
 8002bcc:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8002bce:	4318      	orrs	r0, r3
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002bd0:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002bd4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002bd8:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002bda:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002bdc:	6d08      	ldr	r0, [r1, #80]	; 0x50
 8002bde:	402b      	ands	r3, r5
 8002be0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002be4:	f891 4054 	ldrb.w	r4, [r1, #84]	; 0x54
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002be8:	4303      	orrs	r3, r0
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002bea:	f891 004c 	ldrb.w	r0, [r1, #76]	; 0x4c
 8002bee:	fab0 f080 	clz	r0, r0
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002bf2:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002bf6:	0940      	lsrs	r0, r0, #5
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002bf8:	ea43 13c0 	orr.w	r3, r3, r0, lsl #7
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002bfc:	e9d1 5416 	ldrd	r5, r4, [r1, #88]	; 0x58
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002c00:	6713      	str	r3, [r2, #112]	; 0x70
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002c02:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002c06:	f891 3056 	ldrb.w	r3, [r1, #86]	; 0x56
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002c0a:	f020 0003 	bic.w	r0, r0, #3
 8002c0e:	4303      	orrs	r3, r0
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002c10:	f891 0055 	ldrb.w	r0, [r1, #85]	; 0x55
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002c14:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8002c18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002c1c:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	; 0xd00
 8002c20:	f023 0372 	bic.w	r3, r3, #114	; 0x72
 8002c24:	432b      	orrs	r3, r5
 8002c26:	f8c2 3d00 	str.w	r3, [r2, #3328]	; 0xd00
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c2a:	f8d2 3d30 	ldr.w	r3, [r2, #3376]	; 0xd30
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002c2e:	f891 0061 	ldrb.w	r0, [r1, #97]	; 0x61
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c32:	f023 037b 	bic.w	r3, r3, #123	; 0x7b
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002c36:	f891 c062 	ldrb.w	ip, [r1, #98]	; 0x62
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c3a:	4323      	orrs	r3, r4
 8002c3c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002c40:	f891 0060 	ldrb.w	r0, [r1, #96]	; 0x60
 8002c44:	fab0 f180 	clz	r1, r0
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c48:	ea43 03cc 	orr.w	r3, r3, ip, lsl #3
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002c4c:	0949      	lsrs	r1, r1, #5
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c4e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
}
 8002c52:	bc30      	pop	{r4, r5}
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c54:	f8c2 3d30 	str.w	r3, [r2, #3376]	; 0xd30
}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	c0f88000 	.word	0xc0f88000
 8002c60:	00048083 	.word	0x00048083
 8002c64:	fffffef0 	.word	0xfffffef0

08002c68 <ETH_SetDMAConfig>:
static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002c68:	6803      	ldr	r3, [r0, #0]
 8002c6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ce4 <ETH_SetDMAConfig+0x7c>)
 8002c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c70:	6808      	ldr	r0, [r1, #0]
{
 8002c72:	b410      	push	{r4}
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002c74:	681c      	ldr	r4, [r3, #0]
 8002c76:	4022      	ands	r2, r4
 8002c78:	4302      	orrs	r2, r0
 8002c7a:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
               dmaconf->BurstMode |
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002c7c:	7b0a      	ldrb	r2, [r1, #12]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002c7e:	790c      	ldrb	r4, [r1, #4]
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002c80:	03d2      	lsls	r2, r2, #15

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002c82:	6858      	ldr	r0, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002c84:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 8002c88:	688c      	ldr	r4, [r1, #8]
 8002c8a:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002c8c:	4c16      	ldr	r4, [pc, #88]	; (8002ce8 <ETH_SetDMAConfig+0x80>)
 8002c8e:	4004      	ands	r4, r0

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002c90:	6a08      	ldr	r0, [r1, #32]
  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002c92:	4322      	orrs	r2, r4
 8002c94:	605a      	str	r2, [r3, #4]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002c96:	7b4a      	ldrb	r2, [r1, #13]
               dmaconf->MaximumSegmentSize);

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002c98:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002c9c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002ca0:	4812      	ldr	r0, [pc, #72]	; (8002cec <ETH_SetDMAConfig+0x84>)
 8002ca2:	4020      	ands	r0, r4
 8002ca4:	4302      	orrs	r2, r0
 8002ca6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002caa:	7f4a      	ldrb	r2, [r1, #29]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002cac:	7d0c      	ldrb	r4, [r1, #20]
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002cae:	0312      	lsls	r2, r2, #12

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002cb0:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
  dmaregval = (dmaconf->TxDMABurstLength |
 8002cb4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8002cb8:	690c      	ldr	r4, [r1, #16]
 8002cba:	4322      	orrs	r2, r4
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002cbc:	4c0c      	ldr	r4, [pc, #48]	; (8002cf0 <ETH_SetDMAConfig+0x88>)
 8002cbe:	4004      	ands	r4, r0

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002cc0:	6988      	ldr	r0, [r1, #24]
  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002cc2:	4322      	orrs	r2, r4
 8002cc4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
               dmaconf->RxDMABurstLength);

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002cc8:	f8d3 4108 	ldr.w	r4, [r3, #264]	; 0x108
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002ccc:	7f0a      	ldrb	r2, [r1, #28]
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002cce:	4909      	ldr	r1, [pc, #36]	; (8002cf4 <ETH_SetDMAConfig+0x8c>)
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002cd0:	ea40 72c2 	orr.w	r2, r0, r2, lsl #31
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002cd4:	4021      	ands	r1, r4
}
 8002cd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	ffff87fd 	.word	0xffff87fd
 8002ce8:	ffff2ffe 	.word	0xffff2ffe
 8002cec:	fffec000 	.word	0xfffec000
 8002cf0:	ffc0efef 	.word	0xffc0efef
 8002cf4:	7fc0ffff 	.word	0x7fc0ffff

08002cf8 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8002cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002cfc:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 8002cfe:	b083      	sub	sp, #12
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
  uint32_t idx;
  uint32_t descnbr = 0;
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8002d00:	688e      	ldr	r6, [r1, #8]
 8002d02:	eb00 0984 	add.w	r9, r0, r4, lsl #2
{
 8002d06:	9201      	str	r2, [sp, #4]
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002d08:	f8d9 3018 	ldr.w	r3, [r9, #24]
  uint32_t           bd_count = 0;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	2a00      	cmp	r2, #0
 8002d10:	f2c0 8124 	blt.w	8002f5c <ETH_Prepare_Tx_Descriptors+0x264>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002d14:	f8d9 202c 	ldr.w	r2, [r9, #44]	; 0x2c
 8002d18:	2a00      	cmp	r2, #0
 8002d1a:	f040 811f 	bne.w	8002f5c <ETH_Prepare_Tx_Descriptors+0x264>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002d1e:	f8d1 c000 	ldr.w	ip, [r1]
 8002d22:	f01c 0704 	ands.w	r7, ip, #4
 8002d26:	d02d      	beq.n	8002d84 <ETH_Prepare_Tx_Descriptors+0x8c>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002d28:	68da      	ldr	r2, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8002d2a:	f01c 0f08 	tst.w	ip, #8
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8002d2e:	4dae      	ldr	r5, [pc, #696]	; (8002fe8 <ETH_Prepare_Tx_Descriptors+0x2f0>)
 8002d30:	ea05 0502 	and.w	r5, r5, r2
 8002d34:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8002d36:	ea45 0502 	orr.w	r5, r5, r2
 8002d3a:	60dd      	str	r5, [r3, #12]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002d3c:	68da      	ldr	r2, [r3, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002d3e:	6805      	ldr	r5, [r0, #0]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002d40:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d44:	60da      	str	r2, [r3, #12]
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002d46:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8002d48:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002d4c:	662a      	str	r2, [r5, #96]	; 0x60
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8002d4e:	d019      	beq.n	8002d84 <ETH_Prepare_Tx_Descriptors+0x8c>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	fa1f fe82 	uxth.w	lr, r2
 8002d56:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002d58:	ea4e 4202 	orr.w	r2, lr, r2, lsl #16
 8002d5c:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d64:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	f422 2e40 	bic.w	lr, r2, #786432	; 0xc0000
 8002d6c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002d6e:	ea4e 0202 	orr.w	r2, lr, r2
 8002d72:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8002d74:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8002d76:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002d7a:	666a      	str	r2, [r5, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8002d7c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8002d7e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d82:	652a      	str	r2, [r5, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002d84:	f01c 0810 	ands.w	r8, ip, #16
 8002d88:	d009      	beq.n	8002d9e <ETH_Prepare_Tx_Descriptors+0xa6>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	4d97      	ldr	r5, [pc, #604]	; (8002fec <ETH_Prepare_Tx_Descriptors+0x2f4>)
 8002d8e:	4015      	ands	r5, r2
 8002d90:	698a      	ldr	r2, [r1, #24]
 8002d92:	4315      	orrs	r5, r2
 8002d94:	609d      	str	r5, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d9c:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002d9e:	f01c 0f14 	tst.w	ip, #20
 8002da2:	f040 80df 	bne.w	8002f64 <ETH_Prepare_Tx_Descriptors+0x26c>
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002da6:	4622      	mov	r2, r4
 8002da8:	f04f 0e01 	mov.w	lr, #1
  /***************************************************************************/

  descnbr += 1U;

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002dac:	6835      	ldr	r5, [r6, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002dae:	f8df a23c 	ldr.w	sl, [pc, #572]	; 8002fec <ETH_Prepare_Tx_Descriptors+0x2f4>
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002db2:	601d      	str	r5, [r3, #0]
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002db4:	689d      	ldr	r5, [r3, #8]
 8002db6:	ea05 0a0a 	and.w	sl, r5, sl
 8002dba:	6875      	ldr	r5, [r6, #4]
 8002dbc:	ea4a 0505 	orr.w	r5, sl, r5
 8002dc0:	609d      	str	r5, [r3, #8]

  if (txbuffer->next != NULL)
 8002dc2:	68b5      	ldr	r5, [r6, #8]
 8002dc4:	2d00      	cmp	r5, #0
 8002dc6:	f000 8133 	beq.w	8003030 <ETH_Prepare_Tx_Descriptors+0x338>
  {
    txbuffer = txbuffer->next;
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002dca:	682e      	ldr	r6, [r5, #0]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002dcc:	f8df a220 	ldr.w	sl, [pc, #544]	; 8002ff0 <ETH_Prepare_Tx_Descriptors+0x2f8>
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002dd0:	605e      	str	r6, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002dd2:	689e      	ldr	r6, [r3, #8]
 8002dd4:	ea06 0a0a 	and.w	sl, r6, sl
 8002dd8:	686e      	ldr	r6, [r5, #4]
 8002dda:	ea4a 4606 	orr.w	r6, sl, r6, lsl #16
 8002dde:	609e      	str	r6, [r3, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002de0:	68de      	ldr	r6, [r3, #12]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002de2:	f1b8 0f00 	cmp.w	r8, #0
 8002de6:	f000 80e0 	beq.w	8002faa <ETH_Prepare_Tx_Descriptors+0x2b2>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002dea:	f426 0cf0 	bic.w	ip, r6, #7864320	; 0x780000
 8002dee:	6a0e      	ldr	r6, [r1, #32]
 8002df0:	ea4c 46c6 	orr.w	r6, ip, r6, lsl #19
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002df4:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 8002ff4 <ETH_Prepare_Tx_Descriptors+0x2fc>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002df8:	60de      	str	r6, [r3, #12]
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002dfa:	68de      	ldr	r6, [r3, #12]
 8002dfc:	ea06 0c0c 	and.w	ip, r6, ip
 8002e00:	69ce      	ldr	r6, [r1, #28]
 8002e02:	ea4c 0606 	orr.w	r6, ip, r6
 8002e06:	60de      	str	r6, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002e08:	68de      	ldr	r6, [r3, #12]
 8002e0a:	f446 2680 	orr.w	r6, r6, #262144	; 0x40000
 8002e0e:	60de      	str	r6, [r3, #12]
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002e10:	b12f      	cbz	r7, 8002e1e <ETH_Prepare_Tx_Descriptors+0x126>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002e12:	689f      	ldr	r7, [r3, #8]
 8002e14:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 8002e16:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
 8002e1a:	433e      	orrs	r6, r7
 8002e1c:	609e      	str	r6, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002e1e:	68de      	ldr	r6, [r3, #12]
 8002e20:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8002e24:	60de      	str	r6, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002e26:	68de      	ldr	r6, [r3, #12]
 8002e28:	f026 4680 	bic.w	r6, r6, #1073741824	; 0x40000000
 8002e2c:	60de      	str	r6, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002e2e:	f3bf 8f5f 	dmb	sy
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e32:	68de      	ldr	r6, [r3, #12]
 8002e34:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8002e38:	60de      	str	r6, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8002e3a:	680e      	ldr	r6, [r1, #0]
 8002e3c:	07b6      	lsls	r6, r6, #30
 8002e3e:	d505      	bpl.n	8002e4c <ETH_Prepare_Tx_Descriptors+0x154>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002e40:	68df      	ldr	r7, [r3, #12]
 8002e42:	68ce      	ldr	r6, [r1, #12]
 8002e44:	f027 7760 	bic.w	r7, r7, #58720256	; 0x3800000
 8002e48:	433e      	orrs	r6, r7
 8002e4a:	60de      	str	r6, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002e4c:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8002e50:	f1b8 0f00 	cmp.w	r8, #0
 8002e54:	f000 80d2 	beq.w	8002ffc <ETH_Prepare_Tx_Descriptors+0x304>
 8002e58:	f04f 0c00 	mov.w	ip, #0
    txbuffer = txbuffer->next;

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002e5c:	4d63      	ldr	r5, [pc, #396]	; (8002fec <ETH_Prepare_Tx_Descriptors+0x2f4>)
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002e5e:	4e64      	ldr	r6, [pc, #400]	; (8002ff0 <ETH_Prepare_Tx_Descriptors+0x2f8>)
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002e60:	46a2      	mov	sl, r4
 8002e62:	e01d      	b.n	8002ea0 <ETH_Prepare_Tx_Descriptors+0x1a8>
 8002e64:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8002ff4 <ETH_Prepare_Tx_Descriptors+0x2fc>
 8002e68:	ea04 0808 	and.w	r8, r4, r8
 8002e6c:	69cc      	ldr	r4, [r1, #28]
 8002e6e:	ea48 0404 	orr.w	r4, r8, r4
 8002e72:	60dc      	str	r4, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002e74:	68dc      	ldr	r4, [r3, #12]
 8002e76:	f444 2480 	orr.w	r4, r4, #262144	; 0x40000
 8002e7a:	60dc      	str	r4, [r3, #12]
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
      }
    }

    bd_count += 1U;
 8002e7c:	f10c 0c01 	add.w	ip, ip, #1
 8002e80:	f3bf 8f5f 	dmb	sy

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e84:	68dc      	ldr	r4, [r3, #12]
  while (txbuffer->next != NULL)
 8002e86:	f8d7 8008 	ldr.w	r8, [r7, #8]
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e8a:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8002e8e:	60dc      	str	r4, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002e90:	68dc      	ldr	r4, [r3, #12]
 8002e92:	f024 4480 	bic.w	r4, r4, #1073741824	; 0x40000000
 8002e96:	60dc      	str	r4, [r3, #12]
  while (txbuffer->next != NULL)
 8002e98:	f1b8 0f00 	cmp.w	r8, #0
 8002e9c:	f000 80af 	beq.w	8002ffe <ETH_Prepare_Tx_Descriptors+0x306>
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002ea0:	68dc      	ldr	r4, [r3, #12]
 8002ea2:	eb0e 0b0c 	add.w	fp, lr, ip
 8002ea6:	f024 5480 	bic.w	r4, r4, #268435456	; 0x10000000
 8002eaa:	60dc      	str	r4, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002eac:	1c53      	adds	r3, r2, #1
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	bf94      	ite	ls
 8002eb2:	461a      	movls	r2, r3
 8002eb4:	3a03      	subhi	r2, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002eb6:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 8002eba:	69bb      	ldr	r3, [r7, #24]
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002ebc:	68dc      	ldr	r4, [r3, #12]
 8002ebe:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
 8002ec2:	60dc      	str	r4, [r3, #12]
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8002ec4:	68dc      	ldr	r4, [r3, #12]
 8002ec6:	2c00      	cmp	r4, #0
 8002ec8:	db30      	blt.n	8002f2c <ETH_Prepare_Tx_Descriptors+0x234>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002eca:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8002ecc:	bb74      	cbnz	r4, 8002f2c <ETH_Prepare_Tx_Descriptors+0x234>
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002ece:	f8d8 4000 	ldr.w	r4, [r8]
 8002ed2:	601c      	str	r4, [r3, #0]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002ed4:	689f      	ldr	r7, [r3, #8]
 8002ed6:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8002eda:	402f      	ands	r7, r5
 8002edc:	433c      	orrs	r4, r7
    if (txbuffer->next != NULL)
 8002ede:	f8d8 7008 	ldr.w	r7, [r8, #8]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002ee2:	609c      	str	r4, [r3, #8]
    if (txbuffer->next != NULL)
 8002ee4:	2f00      	cmp	r7, #0
 8002ee6:	d05a      	beq.n	8002f9e <ETH_Prepare_Tx_Descriptors+0x2a6>
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002ee8:	683c      	ldr	r4, [r7, #0]
 8002eea:	605c      	str	r4, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002eec:	689c      	ldr	r4, [r3, #8]
 8002eee:	ea04 0806 	and.w	r8, r4, r6
 8002ef2:	687c      	ldr	r4, [r7, #4]
 8002ef4:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8002ef8:	609c      	str	r4, [r3, #8]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002efa:	f8d1 8000 	ldr.w	r8, [r1]
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002efe:	68dc      	ldr	r4, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002f00:	f018 0f10 	tst.w	r8, #16
 8002f04:	d1ae      	bne.n	8002e64 <ETH_Prepare_Tx_Descriptors+0x16c>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002f06:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8002ff8 <ETH_Prepare_Tx_Descriptors+0x300>
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002f0a:	f018 0f01 	tst.w	r8, #1
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002f0e:	ea04 0b0b 	and.w	fp, r4, fp
 8002f12:	684c      	ldr	r4, [r1, #4]
 8002f14:	ea4b 0404 	orr.w	r4, fp, r4
 8002f18:	60dc      	str	r4, [r3, #12]
      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002f1a:	d0af      	beq.n	8002e7c <ETH_Prepare_Tx_Descriptors+0x184>
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002f1c:	68dc      	ldr	r4, [r3, #12]
 8002f1e:	f424 3840 	bic.w	r8, r4, #196608	; 0x30000
 8002f22:	694c      	ldr	r4, [r1, #20]
 8002f24:	ea48 0404 	orr.w	r4, r8, r4
 8002f28:	60dc      	str	r4, [r3, #12]
 8002f2a:	e7a7      	b.n	8002e7c <ETH_Prepare_Tx_Descriptors+0x184>
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002f2c:	4654      	mov	r4, sl
 8002f2e:	f8d9 2018 	ldr.w	r2, [r9, #24]
      for (idx = 0; idx < descnbr; idx ++)
 8002f32:	f1bb 0f00 	cmp.w	fp, #0
 8002f36:	d011      	beq.n	8002f5c <ETH_Prepare_Tx_Descriptors+0x264>
 8002f38:	2100      	movs	r1, #0
 8002f3a:	f3bf 8f5f 	dmb	sy
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002f3e:	1c65      	adds	r5, r4, #1
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002f40:	68d3      	ldr	r3, [r2, #12]
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002f42:	3c03      	subs	r4, #3
      for (idx = 0; idx < descnbr; idx ++)
 8002f44:	3101      	adds	r1, #1
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002f46:	2d03      	cmp	r5, #3
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002f48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f4c:	bf98      	it	ls
 8002f4e:	462c      	movls	r4, r5
 8002f50:	60d3      	str	r3, [r2, #12]
      for (idx = 0; idx < descnbr; idx ++)
 8002f52:	4559      	cmp	r1, fp
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002f54:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8002f58:	699a      	ldr	r2, [r3, #24]
      for (idx = 0; idx < descnbr; idx ++)
 8002f5a:	d1ee      	bne.n	8002f3a <ETH_Prepare_Tx_Descriptors+0x242>
    return HAL_ETH_ERROR_BUSY;
 8002f5c:	2002      	movs	r0, #2
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
}
 8002f5e:	b003      	add	sp, #12
 8002f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f6a:	60da      	str	r2, [r3, #12]
 8002f6c:	f3bf 8f5f 	dmb	sy
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f76:	60da      	str	r2, [r3, #12]
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002f78:	1c62      	adds	r2, r4, #1
 8002f7a:	2a03      	cmp	r2, #3
 8002f7c:	bf88      	it	hi
 8002f7e:	1ee2      	subhi	r2, r4, #3
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002f80:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8002f84:	699b      	ldr	r3, [r3, #24]
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002f86:	68dd      	ldr	r5, [r3, #12]
 8002f88:	2d00      	cmp	r5, #0
 8002f8a:	db5f      	blt.n	800304c <ETH_Prepare_Tx_Descriptors+0x354>
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002f8c:	f8d1 c000 	ldr.w	ip, [r1]
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002f90:	f04f 0e02 	mov.w	lr, #2
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002f94:	f00c 0810 	and.w	r8, ip, #16
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002f98:	f00c 0704 	and.w	r7, ip, #4
 8002f9c:	e706      	b.n	8002dac <ETH_Prepare_Tx_Descriptors+0xb4>
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002f9e:	605f      	str	r7, [r3, #4]
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002fa0:	4647      	mov	r7, r8
 8002fa2:	689c      	ldr	r4, [r3, #8]
 8002fa4:	4034      	ands	r4, r6
 8002fa6:	609c      	str	r4, [r3, #8]
 8002fa8:	e7a7      	b.n	8002efa <ETH_Prepare_Tx_Descriptors+0x202>
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002faa:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8002ff8 <ETH_Prepare_Tx_Descriptors+0x300>
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002fae:	f01c 0f01 	tst.w	ip, #1
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002fb2:	ea06 0808 	and.w	r8, r6, r8
 8002fb6:	684e      	ldr	r6, [r1, #4]
 8002fb8:	ea48 0606 	orr.w	r6, r8, r6
 8002fbc:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002fbe:	d006      	beq.n	8002fce <ETH_Prepare_Tx_Descriptors+0x2d6>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002fc0:	68de      	ldr	r6, [r3, #12]
 8002fc2:	f426 3840 	bic.w	r8, r6, #196608	; 0x30000
 8002fc6:	694e      	ldr	r6, [r1, #20]
 8002fc8:	ea48 0606 	orr.w	r6, r8, r6
 8002fcc:	60de      	str	r6, [r3, #12]
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8002fce:	f01c 0f20 	tst.w	ip, #32
 8002fd2:	f43f af1d 	beq.w	8002e10 <ETH_Prepare_Tx_Descriptors+0x118>
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002fd6:	68de      	ldr	r6, [r3, #12]
 8002fd8:	f026 6c40 	bic.w	ip, r6, #201326592	; 0xc000000
 8002fdc:	690e      	ldr	r6, [r1, #16]
 8002fde:	ea4c 0606 	orr.w	r6, ip, r6
 8002fe2:	60de      	str	r6, [r3, #12]
 8002fe4:	e714      	b.n	8002e10 <ETH_Prepare_Tx_Descriptors+0x118>
 8002fe6:	bf00      	nop
 8002fe8:	ffff0000 	.word	0xffff0000
 8002fec:	ffffc000 	.word	0xffffc000
 8002ff0:	c000ffff 	.word	0xc000ffff
 8002ff4:	fffc0000 	.word	0xfffc0000
 8002ff8:	ffff8000 	.word	0xffff8000
  while (txbuffer->next != NULL)
 8002ffc:	46c4      	mov	ip, r8
  if (ItMode != ((uint32_t)RESET))
 8002ffe:	9901      	ldr	r1, [sp, #4]
 8003000:	b1f9      	cbz	r1, 8003042 <ETH_Prepare_Tx_Descriptors+0x34a>
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003002:	6899      	ldr	r1, [r3, #8]
 8003004:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8003008:	6099      	str	r1, [r3, #8]
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800300a:	68d9      	ldr	r1, [r3, #12]
 800300c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003010:	60d9      	str	r1, [r3, #12]
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003012:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8003016:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003018:	62d9      	str	r1, [r3, #44]	; 0x2c
  dmatxdesclist->CurTxDesc = descidx;
 800301a:	6282      	str	r2, [r0, #40]	; 0x28
  __ASM volatile ("cpsid i" : : : "memory");
 800301c:	b672      	cpsid	i
  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800301e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003020:	3301      	adds	r3, #1
 8003022:	4463      	add	r3, ip
 8003024:	6403      	str	r3, [r0, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003026:	b662      	cpsie	i
  return HAL_ETH_ERROR_NONE;
 8003028:	2000      	movs	r0, #0
}
 800302a:	b003      	add	sp, #12
 800302c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003030:	605d      	str	r5, [r3, #4]
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003032:	4635      	mov	r5, r6
 8003034:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8003038:	4e09      	ldr	r6, [pc, #36]	; (8003060 <ETH_Prepare_Tx_Descriptors+0x368>)
 800303a:	ea0a 0606 	and.w	r6, sl, r6
 800303e:	609e      	str	r6, [r3, #8]
 8003040:	e6ce      	b.n	8002de0 <ETH_Prepare_Tx_Descriptors+0xe8>
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003042:	6899      	ldr	r1, [r3, #8]
 8003044:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003048:	6099      	str	r1, [r3, #8]
 800304a:	e7de      	b.n	800300a <ETH_Prepare_Tx_Descriptors+0x312>
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800304c:	f8d9 2018 	ldr.w	r2, [r9, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8003050:	f3bf 8f5f 	dmb	sy
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003054:	68d3      	ldr	r3, [r2, #12]
      return HAL_ETH_ERROR_BUSY;
 8003056:	2002      	movs	r0, #2
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003058:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800305c:	60d3      	str	r3, [r2, #12]
      return HAL_ETH_ERROR_BUSY;
 800305e:	e77e      	b.n	8002f5e <ETH_Prepare_Tx_Descriptors+0x266>
 8003060:	c000ffff 	.word	0xc000ffff

08003064 <ETH_UpdateDescriptor>:
{
 8003064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint8_t *buff = NULL;
 8003068:	2300      	movs	r3, #0
{
 800306a:	b083      	sub	sp, #12
  desccount = heth->RxDescList.RxBuildDescCnt;
 800306c:	e9d0 461a 	ldrd	r4, r6, [r0, #104]	; 0x68
  uint8_t *buff = NULL;
 8003070:	9301      	str	r3, [sp, #4]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003072:	f104 0312 	add.w	r3, r4, #18
 8003076:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  while ((desccount > 0U) && (allocStatus != 0U))
 800307a:	b37e      	cbz	r6, 80030dc <ETH_UpdateDescriptor+0x78>
 800307c:	4607      	mov	r7, r0
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 800307e:	f04f 4901 	mov.w	r9, #2164260864	; 0x81000000
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8003082:	f04f 4841 	mov.w	r8, #3238002688	; 0xc1000000
 8003086:	e00c      	b.n	80030a2 <ETH_UpdateDescriptor+0x3e>
 8003088:	f8c5 800c 	str.w	r8, [r5, #12]
      INCR_RX_DESC_INDEX(descidx, 1U);
 800308c:	1c63      	adds	r3, r4, #1
 800308e:	3c03      	subs	r4, #3
 8003090:	2b03      	cmp	r3, #3
 8003092:	bf98      	it	ls
 8003094:	461c      	movls	r4, r3
  while ((desccount > 0U) && (allocStatus != 0U))
 8003096:	3e01      	subs	r6, #1
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003098:	f104 0312 	add.w	r3, r4, #18
 800309c:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
  while ((desccount > 0U) && (allocStatus != 0U))
 80030a0:	d011      	beq.n	80030c6 <ETH_UpdateDescriptor+0x62>
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80030a2:	692b      	ldr	r3, [r5, #16]
 80030a4:	b13b      	cbz	r3, 80030b6 <ETH_UpdateDescriptor+0x52>
 80030a6:	f3bf 8f5f 	dmb	sy
      if (heth->RxDescList.ItMode != 0U)
 80030aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1eb      	bne.n	8003088 <ETH_UpdateDescriptor+0x24>
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80030b0:	f8c5 900c 	str.w	r9, [r5, #12]
 80030b4:	e7ea      	b.n	800308c <ETH_UpdateDescriptor+0x28>
      HAL_ETH_RxAllocateCallback(&buff);
 80030b6:	a801      	add	r0, sp, #4
 80030b8:	f003 ff8c 	bl	8006fd4 <HAL_ETH_RxAllocateCallback>
      if (buff == NULL)
 80030bc:	9b01      	ldr	r3, [sp, #4]
 80030be:	b113      	cbz	r3, 80030c6 <ETH_UpdateDescriptor+0x62>
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80030c0:	612b      	str	r3, [r5, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80030c2:	602b      	str	r3, [r5, #0]
 80030c4:	e7ef      	b.n	80030a6 <ETH_UpdateDescriptor+0x42>
  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80030c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c8:	42b3      	cmp	r3, r6
 80030ca:	d007      	beq.n	80030dc <ETH_UpdateDescriptor+0x78>
    WRITE_REG(heth->Instance->DMACRDTPR, 0);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030d4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    heth->RxDescList.RxBuildDescCnt = desccount;
 80030d8:	e9c7 461a 	strd	r4, r6, [r7, #104]	; 0x68
}
 80030dc:	b003      	add	sp, #12
 80030de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030e2:	bf00      	nop

080030e4 <HAL_ETH_Start_IT>:
{
 80030e4:	b538      	push	{r3, r4, r5, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 80030e6:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d001      	beq.n	80030f2 <HAL_ETH_Start_IT+0xe>
    return HAL_ERROR;
 80030ee:	2001      	movs	r0, #1
}
 80030f0:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80030f2:	6803      	ldr	r3, [r0, #0]
    heth->gState = HAL_ETH_STATE_BUSY;
 80030f4:	2523      	movs	r5, #35	; 0x23
    heth->RxDescList.ItMode = 1U;
 80030f6:	2201      	movs	r2, #1
 80030f8:	4604      	mov	r4, r0
    heth->gState = HAL_ETH_STATE_BUSY;
 80030fa:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
    heth->RxDescList.ItMode = 1U;
 80030fe:	6582      	str	r2, [r0, #88]	; 0x58
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003100:	f8d3 170c 	ldr.w	r1, [r3, #1804]	; 0x70c
 8003104:	4a1d      	ldr	r2, [pc, #116]	; (800317c <HAL_ETH_Start_IT+0x98>)
 8003106:	430a      	orrs	r2, r1
 8003108:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
    SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800310c:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <HAL_ETH_Start_IT+0x9c>)
 800310e:	f8d3 1710 	ldr.w	r1, [r3, #1808]	; 0x710
 8003112:	430a      	orrs	r2, r1
 8003114:	f8c3 2710 	str.w	r2, [r3, #1808]	; 0x710
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003118:	2304      	movs	r3, #4
 800311a:	66c3      	str	r3, [r0, #108]	; 0x6c
    ETH_UpdateDescriptor(heth);
 800311c:	f7ff ffa2 	bl	8003064 <ETH_UpdateDescriptor>
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003120:	6822      	ldr	r2, [r4, #0]
    return HAL_OK;
 8003122:	2000      	movs	r0, #0
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003124:	6811      	ldr	r1, [r2, #0]
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003126:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800312a:	f041 0102 	orr.w	r1, r1, #2
 800312e:	6011      	str	r1, [r2, #0]
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003130:	6811      	ldr	r1, [r2, #0]
 8003132:	f041 0101 	orr.w	r1, r1, #1
 8003136:	6011      	str	r1, [r2, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003138:	f8d2 1d00 	ldr.w	r1, [r2, #3328]	; 0xd00
 800313c:	f041 0101 	orr.w	r1, r1, #1
 8003140:	f8c2 1d00 	str.w	r1, [r2, #3328]	; 0xd00
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003144:	f24d 02c1 	movw	r2, #53441	; 0xd0c1
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003148:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
 800314c:	f041 0101 	orr.w	r1, r1, #1
 8003150:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003154:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8003158:	f041 0101 	orr.w	r1, r1, #1
 800315c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003160:	f8d3 1160 	ldr.w	r1, [r3, #352]	; 0x160
 8003164:	f441 7181 	orr.w	r1, r1, #258	; 0x102
 8003168:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800316c:	f8d3 1134 	ldr.w	r1, [r3, #308]	; 0x134
 8003170:	430a      	orrs	r2, r1
 8003172:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    heth->gState = HAL_ETH_STATE_STARTED;
 8003176:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 800317a:	bd38      	pop	{r3, r4, r5, pc}
 800317c:	0c020060 	.word	0x0c020060
 8003180:	0c20c000 	.word	0x0c20c000

08003184 <HAL_ETH_Stop_IT>:
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003184:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8003188:	2a23      	cmp	r2, #35	; 0x23
 800318a:	d001      	beq.n	8003190 <HAL_ETH_Stop_IT+0xc>
    return HAL_ERROR;
 800318c:	2001      	movs	r0, #1
}
 800318e:	4770      	bx	lr
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8003190:	4601      	mov	r1, r0
 8003192:	4603      	mov	r3, r0
{
 8003194:	b430      	push	{r4, r5}
    heth->gState = HAL_ETH_STATE_BUSY;
 8003196:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800319a:	f103 0c54 	add.w	ip, r3, #84	; 0x54
 800319e:	f851 2b44 	ldr.w	r2, [r1], #68
 80031a2:	4c19      	ldr	r4, [pc, #100]	; (8003208 <HAL_ETH_Stop_IT+0x84>)
 80031a4:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
 80031a8:	f8d0 5134 	ldr.w	r5, [r0, #308]	; 0x134
 80031ac:	402c      	ands	r4, r5
 80031ae:	f8c0 4134 	str.w	r4, [r0, #308]	; 0x134
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80031b2:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
 80031b6:	f024 0401 	bic.w	r4, r4, #1
 80031ba:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80031be:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
 80031c2:	f024 0401 	bic.w	r4, r4, #1
 80031c6:	f8c0 4108 	str.w	r4, [r0, #264]	; 0x108
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80031ca:	6810      	ldr	r0, [r2, #0]
 80031cc:	f020 0001 	bic.w	r0, r0, #1
 80031d0:	6010      	str	r0, [r2, #0]
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80031d2:	f8d2 0d00 	ldr.w	r0, [r2, #3328]	; 0xd00
 80031d6:	f040 0001 	orr.w	r0, r0, #1
 80031da:	f8c2 0d00 	str.w	r0, [r2, #3328]	; 0xd00
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80031de:	6810      	ldr	r0, [r2, #0]
 80031e0:	f020 0002 	bic.w	r0, r0, #2
 80031e4:	6010      	str	r0, [r2, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80031e6:	f851 0f04 	ldr.w	r0, [r1, #4]!
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80031ea:	68c2      	ldr	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80031ec:	4561      	cmp	r1, ip
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80031ee:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80031f2:	60c2      	str	r2, [r0, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80031f4:	d1f7      	bne.n	80031e6 <HAL_ETH_Stop_IT+0x62>
    heth->RxDescList.ItMode = 0U;
 80031f6:	2200      	movs	r2, #0
    heth->gState = HAL_ETH_STATE_READY;
 80031f8:	2110      	movs	r1, #16
    return HAL_OK;
 80031fa:	4610      	mov	r0, r2
    heth->RxDescList.ItMode = 0U;
 80031fc:	659a      	str	r2, [r3, #88]	; 0x58
    heth->gState = HAL_ETH_STATE_READY;
 80031fe:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 8003202:	bc30      	pop	{r4, r5}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	ffff2f3e 	.word	0xffff2f3e

0800320c <HAL_ETH_Transmit_IT>:
{
 800320c:	b510      	push	{r4, lr}
 800320e:	4604      	mov	r4, r0
  if (pTxConfig == NULL)
 8003210:	b329      	cbz	r1, 800325e <HAL_ETH_Transmit_IT+0x52>
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003212:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8003216:	2a23      	cmp	r2, #35	; 0x23
 8003218:	d001      	beq.n	800321e <HAL_ETH_Transmit_IT+0x12>
    return HAL_ERROR;
 800321a:	2001      	movs	r0, #1
}
 800321c:	bd10      	pop	{r4, pc}
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800321e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003220:	2201      	movs	r2, #1
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003222:	63c3      	str	r3, [r0, #60]	; 0x3c
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003224:	f7ff fd68 	bl	8002cf8 <ETH_Prepare_Tx_Descriptors>
 8003228:	b138      	cbz	r0, 800323a <HAL_ETH_Transmit_IT+0x2e>
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800322a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
      return HAL_ERROR;
 800322e:	2001      	movs	r0, #1
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8003230:	f043 0302 	orr.w	r3, r3, #2
 8003234:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 8003238:	bd10      	pop	{r4, pc}
  __ASM volatile ("dsb 0xF":::"memory");
 800323a:	f3bf 8f4f 	dsb	sy
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800323e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    return HAL_OK;
 8003240:	2000      	movs	r0, #0
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003242:	1c53      	adds	r3, r2, #1
 8003244:	2b03      	cmp	r3, #3
 8003246:	bf88      	it	hi
 8003248:	1ed3      	subhi	r3, r2, #3
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800324a:	6822      	ldr	r2, [r4, #0]
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800324c:	62a3      	str	r3, [r4, #40]	; 0x28
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800324e:	3306      	adds	r3, #6
 8003250:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8003254:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8003258:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
}
 800325c:	bd10      	pop	{r4, pc}
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800325e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    return HAL_ERROR;
 8003262:	2001      	movs	r0, #1
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003264:	4303      	orrs	r3, r0
 8003266:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800326a:	bd10      	pop	{r4, pc}

0800326c <HAL_ETH_ReadData>:
{
 800326c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003270:	b085      	sub	sp, #20
 8003272:	4604      	mov	r4, r0
  if (pAppBuff == NULL)
 8003274:	9103      	str	r1, [sp, #12]
 8003276:	2900      	cmp	r1, #0
 8003278:	d06d      	beq.n	8003356 <HAL_ETH_ReadData+0xea>
  if (heth->gState != HAL_ETH_STATE_STARTED)
 800327a:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800327e:	2b23      	cmp	r3, #35	; 0x23
 8003280:	d15e      	bne.n	8003340 <HAL_ETH_ReadData+0xd4>
  descidx = heth->RxDescList.RxDescIdx;
 8003282:	f8d0 805c 	ldr.w	r8, [r0, #92]	; 0x5c
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003286:	f108 0312 	add.w	r3, r8, #18
 800328a:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800328e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003290:	68ea      	ldr	r2, [r5, #12]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003292:	f1c3 0b04 	rsb	fp, r3, #4
         && (rxdataready == 0U))
 8003296:	2a00      	cmp	r2, #0
 8003298:	db6a      	blt.n	8003370 <HAL_ETH_ReadData+0x104>
 800329a:	f1bb 0f00 	cmp.w	fp, #0
 800329e:	d069      	beq.n	8003374 <HAL_ETH_ReadData+0x108>
  uint32_t desccnt = 0U;
 80032a0:	f04f 0900 	mov.w	r9, #0
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80032a4:	f100 0180 	add.w	r1, r0, #128	; 0x80
 80032a8:	307c      	adds	r0, #124	; 0x7c
      dmarxdesc->BackupAddr0 = 0;
 80032aa:	46ca      	mov	sl, r9
 80032ac:	e003      	b.n	80032b6 <HAL_ETH_ReadData+0x4a>
         && (rxdataready == 0U))
 80032ae:	45cb      	cmp	fp, r9
 80032b0:	d93f      	bls.n	8003332 <HAL_ETH_ReadData+0xc6>
 80032b2:	2e00      	cmp	r6, #0
 80032b4:	d13d      	bne.n	8003332 <HAL_ETH_ReadData+0xc6>
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80032b6:	68eb      	ldr	r3, [r5, #12]
 80032b8:	005e      	lsls	r6, r3, #1
 80032ba:	d503      	bpl.n	80032c4 <HAL_ETH_ReadData+0x58>
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80032bc:	686b      	ldr	r3, [r5, #4]
 80032be:	67a3      	str	r3, [r4, #120]	; 0x78
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80032c0:	682b      	ldr	r3, [r5, #0]
 80032c2:	6763      	str	r3, [r4, #116]	; 0x74
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80032c4:	68eb      	ldr	r3, [r5, #12]
 80032c6:	009a      	lsls	r2, r3, #2
 80032c8:	d401      	bmi.n	80032ce <HAL_ETH_ReadData+0x62>
 80032ca:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 80032cc:	b30e      	cbz	r6, 8003312 <HAL_ETH_ReadData+0xa6>
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80032ce:	68eb      	ldr	r3, [r5, #12]
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80032d0:	68ee      	ldr	r6, [r5, #12]
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80032d2:	009b      	lsls	r3, r3, #2
      bufflength = heth->Init.RxBuffLen;
 80032d4:	6967      	ldr	r7, [r4, #20]
        heth->RxDescList.RxDataLength = 0;
 80032d6:	bf48      	it	mi
 80032d8:	e9c4 aa18 	strdmi	sl, sl, [r4, #96]	; 0x60
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80032dc:	f016 5680 	ands.w	r6, r6, #268435456	; 0x10000000
 80032e0:	d007      	beq.n	80032f2 <HAL_ETH_ReadData+0x86>
        bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80032e2:	68ef      	ldr	r7, [r5, #12]
        rxdataready = 1;
 80032e4:	2601      	movs	r6, #1
        bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80032e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032e8:	f3c7 070e 	ubfx	r7, r7, #0, #15
 80032ec:	1aff      	subs	r7, r7, r3
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 80032ee:	68eb      	ldr	r3, [r5, #12]
 80032f0:	6723      	str	r3, [r4, #112]	; 0x70
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80032f2:	b2bb      	uxth	r3, r7
 80032f4:	692a      	ldr	r2, [r5, #16]
 80032f6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80032fa:	f003 fe8f 	bl	800701c <HAL_ETH_RxLinkCallback>
      heth->RxDescList.RxDescCnt++;
 80032fe:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003300:	3301      	adds	r3, #1
 8003302:	6623      	str	r3, [r4, #96]	; 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8003304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003306:	e9dd 0101 	ldrd	r0, r1, [sp, #4]
 800330a:	443b      	add	r3, r7
 800330c:	6663      	str	r3, [r4, #100]	; 0x64
      dmarxdesc->BackupAddr0 = 0;
 800330e:	f8c5 a010 	str.w	sl, [r5, #16]
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003312:	f108 0301 	add.w	r3, r8, #1
    desccnt++;
 8003316:	f109 0901 	add.w	r9, r9, #1
    INCR_RX_DESC_INDEX(descidx, 1U);
 800331a:	2b03      	cmp	r3, #3
 800331c:	bf8c      	ite	hi
 800331e:	f1a8 0803 	subhi.w	r8, r8, #3
 8003322:	4698      	movls	r8, r3
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003324:	f108 0312 	add.w	r3, r8, #18
 8003328:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800332c:	68eb      	ldr	r3, [r5, #12]
         && (rxdataready == 0U))
 800332e:	2b00      	cmp	r3, #0
 8003330:	dabd      	bge.n	80032ae <HAL_ETH_ReadData+0x42>
  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003332:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003334:	444b      	add	r3, r9
 8003336:	66e3      	str	r3, [r4, #108]	; 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003338:	b9b3      	cbnz	r3, 8003368 <HAL_ETH_ReadData+0xfc>
  heth->RxDescList.RxDescIdx = descidx;
 800333a:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  if (rxdataready == 1U)
 800333e:	b91e      	cbnz	r6, 8003348 <HAL_ETH_ReadData+0xdc>
    return HAL_ERROR;
 8003340:	2001      	movs	r0, #1
}
 8003342:	b005      	add	sp, #20
 8003344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *pAppBuff = heth->RxDescList.pRxStart;
 8003348:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
    heth->RxDescList.pRxStart = NULL;
 800334a:	2300      	movs	r3, #0
    *pAppBuff = heth->RxDescList.pRxStart;
 800334c:	9903      	ldr	r1, [sp, #12]
    return HAL_OK;
 800334e:	4618      	mov	r0, r3
    *pAppBuff = heth->RxDescList.pRxStart;
 8003350:	600a      	str	r2, [r1, #0]
    heth->RxDescList.pRxStart = NULL;
 8003352:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8003354:	e7f5      	b.n	8003342 <HAL_ETH_ReadData+0xd6>
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003356:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    return HAL_ERROR;
 800335a:	2001      	movs	r0, #1
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800335c:	4303      	orrs	r3, r0
 800335e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 8003362:	b005      	add	sp, #20
 8003364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ETH_UpdateDescriptor(heth);
 8003368:	4620      	mov	r0, r4
 800336a:	f7ff fe7b 	bl	8003064 <ETH_UpdateDescriptor>
 800336e:	e7e4      	b.n	800333a <HAL_ETH_ReadData+0xce>
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003370:	2b00      	cmp	r3, #0
 8003372:	d0e5      	beq.n	8003340 <HAL_ETH_ReadData+0xd4>
    ETH_UpdateDescriptor(heth);
 8003374:	f7ff fe76 	bl	8003064 <ETH_UpdateDescriptor>
  heth->RxDescList.RxDescIdx = descidx;
 8003378:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  if (rxdataready == 1U)
 800337c:	e7e0      	b.n	8003340 <HAL_ETH_ReadData+0xd4>
 800337e:	bf00      	nop

08003380 <HAL_ETH_ReleaseTxPacket>:
{
 8003380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003384:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	; 0x40
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003388:	b17d      	cbz	r5, 80033aa <HAL_ETH_ReleaseTxPacket+0x2a>
 800338a:	4606      	mov	r6, r0
        dmatxdesclist->PacketAddress[idx] = NULL;
 800338c:	2700      	movs	r7, #0
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 800338e:	eb06 0884 	add.w	r8, r6, r4, lsl #2
    numOfBuf--;
 8003392:	3d01      	subs	r5, #1
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8003394:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003398:	f8d8 002c 	ldr.w	r0, [r8, #44]	; 0x2c
 800339c:	b140      	cbz	r0, 80033b0 <HAL_ETH_ReleaseTxPacket+0x30>
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 800339e:	68f3      	ldr	r3, [r6, #12]
 80033a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	da08      	bge.n	80033bc <HAL_ETH_ReleaseTxPacket+0x3c>
}
 80033aa:	2000      	movs	r0, #0
 80033ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 80033b0:	3401      	adds	r4, #1
 80033b2:	f004 0403 	and.w	r4, r4, #3
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80033b6:	2d00      	cmp	r5, #0
 80033b8:	d1e9      	bne.n	800338e <HAL_ETH_ReleaseTxPacket+0xe>
 80033ba:	e7f6      	b.n	80033aa <HAL_ETH_ReleaseTxPacket+0x2a>
        idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 80033bc:	3401      	adds	r4, #1
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80033be:	f003 fe5d 	bl	800707c <HAL_ETH_TxFreeCallback>
        dmatxdesclist->PacketAddress[idx] = NULL;
 80033c2:	f8c8 702c 	str.w	r7, [r8, #44]	; 0x2c
        idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 80033c6:	f004 0403 	and.w	r4, r4, #3
        dmatxdesclist->BuffersInUse = numOfBuf;
 80033ca:	6435      	str	r5, [r6, #64]	; 0x40
        dmatxdesclist->releaseIndex = idx;
 80033cc:	6474      	str	r4, [r6, #68]	; 0x44
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80033ce:	2d00      	cmp	r5, #0
 80033d0:	d1dd      	bne.n	800338e <HAL_ETH_ReleaseTxPacket+0xe>
 80033d2:	e7ea      	b.n	80033aa <HAL_ETH_ReleaseTxPacket+0x2a>

080033d4 <HAL_ETH_PMTCallback>:
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop

080033d8 <HAL_ETH_EEECallback>:
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop

080033dc <HAL_ETH_WakeUpCallback>:
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop

080033e0 <HAL_ETH_IRQHandler>:
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80033e0:	6803      	ldr	r3, [r0, #0]
 80033e2:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80033e6:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
 80033ea:	0649      	lsls	r1, r1, #25
{
 80033ec:	b510      	push	{r4, lr}
 80033ee:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 80033f0:	d504      	bpl.n	80033fc <HAL_ETH_IRQHandler+0x1c>
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 80033f2:	f8d2 1134 	ldr.w	r1, [r2, #308]	; 0x134
 80033f6:	0649      	lsls	r1, r1, #25
 80033f8:	f100 808a 	bmi.w	8003510 <HAL_ETH_IRQHandler+0x130>
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 80033fc:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
 8003400:	07c8      	lsls	r0, r1, #31
 8003402:	d503      	bpl.n	800340c <HAL_ETH_IRQHandler+0x2c>
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 8003404:	f8d2 1134 	ldr.w	r1, [r2, #308]	; 0x134
 8003408:	07c9      	lsls	r1, r1, #31
 800340a:	d476      	bmi.n	80034fa <HAL_ETH_IRQHandler+0x11a>
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 800340c:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
 8003410:	0448      	lsls	r0, r1, #17
 8003412:	d503      	bpl.n	800341c <HAL_ETH_IRQHandler+0x3c>
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 8003414:	f8d2 1134 	ldr.w	r1, [r2, #308]	; 0x134
 8003418:	0449      	lsls	r1, r1, #17
 800341a:	d41b      	bmi.n	8003454 <HAL_ETH_IRQHandler+0x74>
  macirqenable = heth->Instance->MACIER;
 800341c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
  if (((macirqenable & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003420:	f412 4fc0 	tst.w	r2, #24576	; 0x6000
 8003424:	d133      	bne.n	800348e <HAL_ETH_IRQHandler+0xae>
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 8003426:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800342a:	06d0      	lsls	r0, r2, #27
 800342c:	d447      	bmi.n	80034be <HAL_ETH_IRQHandler+0xde>
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 800342e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003432:	0691      	lsls	r1, r2, #26
 8003434:	d454      	bmi.n	80034e0 <HAL_ETH_IRQHandler+0x100>
  if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8003436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800343a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800343e:	0252      	lsls	r2, r2, #9
 8003440:	d400      	bmi.n	8003444 <HAL_ETH_IRQHandler+0x64>
}
 8003442:	bd10      	pop	{r4, pc}
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003444:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    HAL_ETH_WakeUpCallback(heth);
 8003448:	4620      	mov	r0, r4
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800344a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    HAL_ETH_WakeUpCallback(heth);
 800344e:	f7ff ffc5 	bl	80033dc <HAL_ETH_WakeUpCallback>
}
 8003452:	bd10      	pop	{r4, pc}
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003454:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003458:	f043 0308 	orr.w	r3, r3, #8
 800345c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 8003460:	f8d2 3160 	ldr.w	r3, [r2, #352]	; 0x160
 8003464:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003468:	f8d2 3160 	ldr.w	r3, [r2, #352]	; 0x160
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 800346c:	d15a      	bne.n	8003524 <HAL_ETH_IRQHandler+0x144>
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800346e:	f44f 41cd 	mov.w	r1, #26240	; 0x6680
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003472:	400b      	ands	r3, r1
 8003474:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003478:	f8c2 1160 	str.w	r1, [r2, #352]	; 0x160
      HAL_ETH_ErrorCallback(heth);
 800347c:	4620      	mov	r0, r4
 800347e:	f003 fc07 	bl	8006c90 <HAL_ETH_ErrorCallback>
  macirqenable = heth->Instance->MACIER;
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
  if (((macirqenable & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003488:	f412 4fc0 	tst.w	r2, #24576	; 0x6000
 800348c:	d0cb      	beq.n	8003426 <HAL_ETH_IRQHandler+0x46>
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 800348e:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
    heth->gState = HAL_ETH_STATE_ERROR;
 8003492:	21e0      	movs	r1, #224	; 0xe0
    HAL_ETH_ErrorCallback(heth);
 8003494:	4620      	mov	r0, r4
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8003496:	f042 0210 	orr.w	r2, r2, #16
 800349a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800349e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80034a2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    heth->gState = HAL_ETH_STATE_ERROR;
 80034a6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
    HAL_ETH_ErrorCallback(heth);
 80034aa:	f003 fbf1 	bl	8006c90 <HAL_ETH_ErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 80034ae:	2200      	movs	r2, #0
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 80034b0:	6823      	ldr	r3, [r4, #0]
    heth->MACErrorCode = (uint32_t)(0x0U);
 80034b2:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 80034b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80034ba:	06d0      	lsls	r0, r2, #27
 80034bc:	d5b7      	bpl.n	800342e <HAL_ETH_IRQHandler+0x4e>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80034be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_PMTCallback(heth);
 80034c2:	4620      	mov	r0, r4
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80034c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80034c8:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    HAL_ETH_PMTCallback(heth);
 80034cc:	f7ff ff82 	bl	80033d4 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80034d0:	2200      	movs	r2, #0
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 80034d2:	6823      	ldr	r3, [r4, #0]
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80034d4:	f8c4 2094 	str.w	r2, [r4, #148]	; 0x94
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 80034d8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80034dc:	0691      	lsls	r1, r2, #26
 80034de:	d5aa      	bpl.n	8003436 <HAL_ETH_IRQHandler+0x56>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 80034e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    HAL_ETH_EEECallback(heth);
 80034e4:	4620      	mov	r0, r4
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
    HAL_ETH_EEECallback(heth);
 80034ee:	f7ff ff73 	bl	80033d8 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 80034f2:	2300      	movs	r3, #0
 80034f4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 80034f8:	e79d      	b.n	8003436 <HAL_ETH_IRQHandler+0x56>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80034fa:	f248 0301 	movw	r3, #32769	; 0x8001
      HAL_ETH_TxCpltCallback(heth);
 80034fe:	4620      	mov	r0, r4
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003500:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
      HAL_ETH_TxCpltCallback(heth);
 8003504:	f003 fbbe 	bl	8006c84 <HAL_ETH_TxCpltCallback>
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800350e:	e77d      	b.n	800340c <HAL_ETH_IRQHandler+0x2c>
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8003510:	f248 0340 	movw	r3, #32832	; 0x8040
 8003514:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
      HAL_ETH_RxCpltCallback(heth);
 8003518:	f003 fbae 	bl	8006c78 <HAL_ETH_RxCpltCallback>
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8003522:	e76b      	b.n	80033fc <HAL_ETH_IRQHandler+0x1c>
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003524:	f241 1002 	movw	r0, #4354	; 0x1102
        heth->gState = HAL_ETH_STATE_ERROR;
 8003528:	21e0      	movs	r1, #224	; 0xe0
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800352a:	4003      	ands	r3, r0
 800352c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8003530:	f8d2 3134 	ldr.w	r3, [r2, #308]	; 0x134
 8003534:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003538:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
        heth->gState = HAL_ETH_STATE_ERROR;
 800353c:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
 8003540:	e79c      	b.n	800347c <HAL_ETH_IRQHandler+0x9c>
 8003542:	bf00      	nop

08003544 <HAL_ETH_ReadPHYRegister>:
{
 8003544:	b570      	push	{r4, r5, r6, lr}
 8003546:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003548:	6800      	ldr	r0, [r0, #0]
{
 800354a:	461d      	mov	r5, r3
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800354c:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8003550:	07db      	lsls	r3, r3, #31
 8003552:	d501      	bpl.n	8003558 <HAL_ETH_ReadPHYRegister+0x14>
    return HAL_ERROR;
 8003554:	2001      	movs	r0, #1
}
 8003556:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003558:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800355c:	f023 7378 	bic.w	r3, r3, #65011712	; 0x3e00000
 8003560:	ea43 5141 	orr.w	r1, r3, r1, lsl #21
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003564:	f421 13f8 	bic.w	r3, r1, #2031616	; 0x1f0000
 8003568:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800356c:	f042 020d 	orr.w	r2, r2, #13
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8003570:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
  tickstart = HAL_GetTick();
 8003574:	f7fe fb3a 	bl	8001bec <HAL_GetTick>
 8003578:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800357a:	e005      	b.n	8003588 <HAL_ETH_ReadPHYRegister+0x44>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800357c:	f7fe fb36 	bl	8001bec <HAL_GetTick>
 8003580:	1b82      	subs	r2, r0, r6
 8003582:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8003586:	d8e5      	bhi.n	8003554 <HAL_ETH_ReadPHYRegister+0x10>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003588:	6821      	ldr	r1, [r4, #0]
 800358a:	f8d1 2200 	ldr.w	r2, [r1, #512]	; 0x200
 800358e:	f012 0201 	ands.w	r2, r2, #1
 8003592:	d1f3      	bne.n	800357c <HAL_ETH_ReadPHYRegister+0x38>
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003594:	f8d1 3204 	ldr.w	r3, [r1, #516]	; 0x204
  return HAL_OK;
 8003598:	4610      	mov	r0, r2
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 800359a:	b29b      	uxth	r3, r3
 800359c:	602b      	str	r3, [r5, #0]
}
 800359e:	bd70      	pop	{r4, r5, r6, pc}

080035a0 <HAL_ETH_WritePHYRegister>:
{
 80035a0:	b538      	push	{r3, r4, r5, lr}
 80035a2:	4604      	mov	r4, r0
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80035a4:	6800      	ldr	r0, [r0, #0]
 80035a6:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
 80035aa:	07ed      	lsls	r5, r5, #31
 80035ac:	d501      	bpl.n	80035b2 <HAL_ETH_WritePHYRegister+0x12>
    return HAL_ERROR;
 80035ae:	2001      	movs	r0, #1
}
 80035b0:	bd38      	pop	{r3, r4, r5, pc}
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80035b2:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	f020 7078 	bic.w	r0, r0, #65011712	; 0x3e00000
 80035bc:	ea40 5141 	orr.w	r1, r0, r1, lsl #21
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80035c0:	480f      	ldr	r0, [pc, #60]	; (8003600 <HAL_ETH_WritePHYRegister+0x60>)
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80035c2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80035c6:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80035ca:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80035ce:	f022 030c 	bic.w	r3, r2, #12
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80035d2:	f043 0305 	orr.w	r3, r3, #5
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80035d6:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
  tickstart = HAL_GetTick();
 80035da:	f7fe fb07 	bl	8001bec <HAL_GetTick>
 80035de:	4605      	mov	r5, r0
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80035e0:	e005      	b.n	80035ee <HAL_ETH_WritePHYRegister+0x4e>
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80035e2:	f7fe fb03 	bl	8001bec <HAL_GetTick>
 80035e6:	1b43      	subs	r3, r0, r5
 80035e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ec:	d8df      	bhi.n	80035ae <HAL_ETH_WritePHYRegister+0xe>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035f4:	f013 0301 	ands.w	r3, r3, #1
 80035f8:	d1f3      	bne.n	80035e2 <HAL_ETH_WritePHYRegister+0x42>
  return HAL_OK;
 80035fa:	4618      	mov	r0, r3
}
 80035fc:	bd38      	pop	{r3, r4, r5, pc}
 80035fe:	bf00      	nop
 8003600:	40028000 	.word	0x40028000

08003604 <HAL_ETH_GetMACConfig>:
  if (macconf == NULL)
 8003604:	2900      	cmp	r1, #0
 8003606:	f000 80c4 	beq.w	8003792 <HAL_ETH_GetMACConfig+0x18e>
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 800360a:	6803      	ldr	r3, [r0, #0]
  return HAL_OK;
 800360c:	2000      	movs	r0, #0
{
 800360e:	b410      	push	{r4}
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003610:	681c      	ldr	r4, [r3, #0]
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003612:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003614:	f004 040c 	and.w	r4, r4, #12
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003618:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800361c:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003620:	681a      	ldr	r2, [r3, #0]
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003622:	62cc      	str	r4, [r1, #44]	; 0x2c
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003624:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003628:	624a      	str	r2, [r1, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	f482 7280 	eor.w	r2, r2, #256	; 0x100
 8003630:	f3c2 2200 	ubfx	r2, r2, #8, #1
 8003634:	f881 2020 	strb.w	r2, [r1, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003638:	681a      	ldr	r2, [r3, #0]
                                        ? ENABLE : DISABLE;
 800363a:	f3c2 2240 	ubfx	r2, r2, #9, #1
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800363e:	77ca      	strb	r2, [r1, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003646:	f3c2 2280 	ubfx	r2, r2, #10, #1
 800364a:	778a      	strb	r2, [r1, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 800364c:	681a      	ldr	r2, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 800364e:	f3c2 22c0 	ubfx	r2, r2, #11, #1
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003652:	774a      	strb	r2, [r1, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	f3c2 3200 	ubfx	r2, r2, #12, #1
 800365a:	770a      	strb	r2, [r1, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800365c:	681c      	ldr	r4, [r3, #0]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800365e:	681a      	ldr	r2, [r3, #0]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003660:	f404 5400 	and.w	r4, r4, #8192	; 0x2000
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003664:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003668:	e9c1 2405 	strd	r2, r4, [r1, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	f3c2 4200 	ubfx	r2, r2, #16, #1
 8003672:	748a      	strb	r2, [r1, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	f482 3200 	eor.w	r2, r2, #131072	; 0x20000
 800367a:	f3c2 4240 	ubfx	r2, r2, #17, #1
 800367e:	744a      	strb	r2, [r1, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8003686:	f3c2 42c0 	ubfx	r2, r2, #19, #1
 800368a:	740a      	strb	r2, [r1, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	f3c2 5200 	ubfx	r2, r2, #20, #1
 8003692:	73ca      	strb	r2, [r1, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	f3c2 5240 	ubfx	r2, r2, #21, #1
 800369a:	738a      	strb	r2, [r1, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	f3c2 5280 	ubfx	r2, r2, #22, #1
 80036a2:	734a      	strb	r2, [r1, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80036a4:	681a      	ldr	r2, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80036a6:	f3c2 52c0 	ubfx	r2, r2, #23, #1
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80036aa:	730a      	strb	r2, [r1, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80036ac:	681c      	ldr	r4, [r3, #0]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80036ae:	681a      	ldr	r2, [r3, #0]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80036b0:	f004 64e0 	and.w	r4, r4, #117440512	; 0x7000000
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80036b4:	f3c2 62c0 	ubfx	r2, r2, #27, #1
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80036b8:	608c      	str	r4, [r1, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80036ba:	710a      	strb	r2, [r1, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80036bc:	681c      	ldr	r4, [r3, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80036be:	685a      	ldr	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80036c0:	f004 44e0 	and.w	r4, r4, #1879048192	; 0x70000000
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80036c4:	f3c2 020d 	ubfx	r2, r2, #0, #14
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80036c8:	600c      	str	r4, [r1, #0]
  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80036ca:	634a      	str	r2, [r1, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	f482 3280 	eor.w	r2, r2, #65536	; 0x10000
 80036d2:	f3c2 4200 	ubfx	r2, r2, #16, #1
 80036d6:	f881 2032 	strb.w	r2, [r1, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	f3c2 4240 	ubfx	r2, r2, #17, #1
 80036e0:	f881 2031 	strb.w	r2, [r1, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80036e4:	685a      	ldr	r2, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80036e6:	f3c2 4280 	ubfx	r2, r2, #18, #1
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80036ea:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80036ee:	685a      	ldr	r2, [r3, #4]
                                    ? ENABLE : DISABLE;
 80036f0:	f3c2 6200 	ubfx	r2, r2, #24, #1
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80036f4:	f881 2038 	strb.w	r2, [r1, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80036f8:	685c      	ldr	r4, [r3, #4]
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 80036fa:	68da      	ldr	r2, [r3, #12]
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80036fc:	f3c4 6444 	ubfx	r4, r4, #25, #5
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003700:	f3c2 2200 	ubfx	r2, r2, #8, #1
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003704:	63cc      	str	r4, [r1, #60]	; 0x3c
  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003706:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800370a:	68dc      	ldr	r4, [r3, #12]
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 800370c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800370e:	f004 040f 	and.w	r4, r4, #15
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003712:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003716:	644c      	str	r4, [r1, #68]	; 0x44
  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003718:	f881 2054 	strb.w	r2, [r1, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 800371c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800371e:	f082 0280 	eor.w	r2, r2, #128	; 0x80
 8003722:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8003726:	f881 204c 	strb.w	r2, [r1, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800372a:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800372c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800372e:	f004 0470 	and.w	r4, r4, #112	; 0x70
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003732:	0c12      	lsrs	r2, r2, #16
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003734:	650c      	str	r4, [r1, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003736:	648a      	str	r2, [r1, #72]	; 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003738:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800373c:	f002 0201 	and.w	r2, r2, #1
 8003740:	f881 2056 	strb.w	r2, [r1, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003744:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
                                      ? ENABLE : DISABLE;
 8003748:	f3c2 0240 	ubfx	r2, r2, #1, #1
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800374c:	f881 2055 	strb.w	r2, [r1, #85]	; 0x55
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003750:	f8d3 4d00 	ldr.w	r4, [r3, #3328]	; 0xd00
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003754:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	; 0xd30
  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003758:	f004 0472 	and.w	r4, r4, #114	; 0x72
  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 800375c:	f002 0223 	and.w	r2, r2, #35	; 0x23
 8003760:	e9c1 4216 	strd	r4, r2, [r1, #88]	; 0x58
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003764:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	; 0xd30
}
 8003768:	f85d 4b04 	ldr.w	r4, [sp], #4
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800376c:	f3c2 02c0 	ubfx	r2, r2, #3, #1
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003770:	f881 2062 	strb.w	r2, [r1, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003774:	f8d3 2d30 	ldr.w	r2, [r3, #3376]	; 0xd30
 8003778:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800377c:	f881 2061 	strb.w	r2, [r1, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003780:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003784:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8003788:	f3c3 1380 	ubfx	r3, r3, #6, #1
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800378c:	f881 3060 	strb.w	r3, [r1, #96]	; 0x60
}
 8003790:	4770      	bx	lr
    return HAL_ERROR;
 8003792:	2001      	movs	r0, #1
}
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop

08003798 <HAL_ETH_SetMACConfig>:
  if (macconf == NULL)
 8003798:	b131      	cbz	r1, 80037a8 <HAL_ETH_SetMACConfig+0x10>
{
 800379a:	b508      	push	{r3, lr}
  if (heth->gState == HAL_ETH_STATE_READY)
 800379c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d003      	beq.n	80037ac <HAL_ETH_SetMACConfig+0x14>
    return HAL_ERROR;
 80037a4:	2001      	movs	r0, #1
}
 80037a6:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 80037a8:	2001      	movs	r0, #1
}
 80037aa:	4770      	bx	lr
    ETH_SetMACConfig(heth, macconf);
 80037ac:	f7ff f9a0 	bl	8002af0 <ETH_SetMACConfig>
    return HAL_OK;
 80037b0:	2000      	movs	r0, #0
}
 80037b2:	bd08      	pop	{r3, pc}

080037b4 <HAL_ETH_SetMDIOClockRange>:
{
 80037b4:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (heth->Instance)->MACMDIOAR;
 80037b6:	6803      	ldr	r3, [r0, #0]
{
 80037b8:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 80037ba:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
  hclk = HAL_RCC_GetHCLKFreq();
 80037be:	f000 ff31 	bl	8004624 <HAL_RCC_GetHCLKFreq>
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80037c2:	4b15      	ldr	r3, [pc, #84]	; (8003818 <HAL_ETH_SetMDIOClockRange+0x64>)
 80037c4:	4a15      	ldr	r2, [pc, #84]	; (800381c <HAL_ETH_SetMDIOClockRange+0x68>)
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80037c6:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80037ca:	4403      	add	r3, r0
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d205      	bcs.n	80037dc <HAL_ETH_SetMDIOClockRange+0x28>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80037d0:	f444 7400 	orr.w	r4, r4, #512	; 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80037d4:	682b      	ldr	r3, [r5, #0]
 80037d6:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 80037da:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80037dc:	4b10      	ldr	r3, [pc, #64]	; (8003820 <HAL_ETH_SetMDIOClockRange+0x6c>)
 80037de:	4a11      	ldr	r2, [pc, #68]	; (8003824 <HAL_ETH_SetMDIOClockRange+0x70>)
 80037e0:	4403      	add	r3, r0
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d805      	bhi.n	80037f2 <HAL_ETH_SetMDIOClockRange+0x3e>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80037e6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 80037f0:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80037f2:	4b0d      	ldr	r3, [pc, #52]	; (8003828 <HAL_ETH_SetMDIOClockRange+0x74>)
 80037f4:	4a0d      	ldr	r2, [pc, #52]	; (800382c <HAL_ETH_SetMDIOClockRange+0x78>)
 80037f6:	4403      	add	r3, r0
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d3eb      	bcc.n	80037d4 <HAL_ETH_SetMDIOClockRange+0x20>
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80037fc:	4b0c      	ldr	r3, [pc, #48]	; (8003830 <HAL_ETH_SetMDIOClockRange+0x7c>)
 80037fe:	4a0d      	ldr	r2, [pc, #52]	; (8003834 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003800:	4403      	add	r3, r0
 8003802:	4293      	cmp	r3, r2
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003804:	682b      	ldr	r3, [r5, #0]
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003806:	bf94      	ite	ls
 8003808:	f444 7480 	orrls.w	r4, r4, #256	; 0x100
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800380c:	f444 6480 	orrhi.w	r4, r4, #1024	; 0x400
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003810:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
}
 8003814:	bd38      	pop	{r3, r4, r5, pc}
 8003816:	bf00      	nop
 8003818:	feced300 	.word	0xfeced300
 800381c:	00e4e1c0 	.word	0x00e4e1c0
 8003820:	fde9f140 	.word	0xfde9f140
 8003824:	017d783f 	.word	0x017d783f
 8003828:	fc6c7900 	.word	0xfc6c7900
 800382c:	02625a00 	.word	0x02625a00
 8003830:	fa0a1f00 	.word	0xfa0a1f00
 8003834:	02faf07f 	.word	0x02faf07f

08003838 <HAL_ETH_Init>:
  if (heth == NULL)
 8003838:	2800      	cmp	r0, #0
 800383a:	f000 810e 	beq.w	8003a5a <HAL_ETH_Init+0x222>
  if (heth->gState == HAL_ETH_STATE_RESET)
 800383e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8003842:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003844:	4605      	mov	r5, r0
 8003846:	b0a5      	sub	sp, #148	; 0x94
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 80b2 	beq.w	80039b2 <HAL_ETH_Init+0x17a>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800384e:	4b84      	ldr	r3, [pc, #528]	; (8003a60 <HAL_ETH_Init+0x228>)
 8003850:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003854:	f042 0202 	orr.w	r2, r2, #2
 8003858:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800385c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003860:	7a28      	ldrb	r0, [r5, #8]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	9301      	str	r3, [sp, #4]
 8003868:	9b01      	ldr	r3, [sp, #4]
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800386a:	2800      	cmp	r0, #0
 800386c:	f040 8095 	bne.w	800399a <HAL_ETH_Init+0x162>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003870:	f7fe f9c2 	bl	8001bf8 <HAL_SYSCFG_ETHInterfaceSelect>
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003874:	682b      	ldr	r3, [r5, #0]
  (void)SYSCFG->PMCR;
 8003876:	4a7b      	ldr	r2, [pc, #492]	; (8003a64 <HAL_ETH_Init+0x22c>)
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  (void)SYSCFG->PMCR;
 800387c:	6852      	ldr	r2, [r2, #4]
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003886:	f7fe f9b1 	bl	8001bec <HAL_GetTick>
 800388a:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800388c:	e006      	b.n	800389c <HAL_ETH_Init+0x64>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800388e:	f7fe f9ad 	bl	8001bec <HAL_GetTick>
 8003892:	1b83      	subs	r3, r0, r6
 8003894:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003898:	f200 8082 	bhi.w	80039a0 <HAL_ETH_Init+0x168>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800389c:	682b      	ldr	r3, [r5, #0]
 800389e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038a2:	681c      	ldr	r4, [r3, #0]
 80038a4:	f014 0401 	ands.w	r4, r4, #1
 80038a8:	d1f1      	bne.n	800388e <HAL_ETH_Init+0x56>
  HAL_ETH_SetMDIOClockRange(heth);
 80038aa:	4628      	mov	r0, r5
  macDefaultConf.ChecksumOffload = ENABLE;
 80038ac:	2601      	movs	r6, #1
  HAL_ETH_SetMDIOClockRange(heth);
 80038ae:	f7ff ff81 	bl	80037b4 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038b2:	f000 feb7 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 80038b6:	4b6c      	ldr	r3, [pc, #432]	; (8003a68 <HAL_ETH_Init+0x230>)
 80038b8:	682f      	ldr	r7, [r5, #0]
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80038ba:	f04f 0e02 	mov.w	lr, #2
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038be:	fba3 2300 	umull	r2, r3, r3, r0
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80038c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  ETH_SetMACConfig(heth, &macDefaultConf);
 80038c6:	a90b      	add	r1, sp, #44	; 0x2c
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038c8:	9414      	str	r4, [sp, #80]	; 0x50
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038ca:	0c9b      	lsrs	r3, r3, #18
  macDefaultConf.DeferralCheck = DISABLE;
 80038cc:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80038d0:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038d4:	3b01      	subs	r3, #1
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80038d6:	941a      	str	r4, [sp, #104]	; 0x68
  macDefaultConf.PauseTime = 0x0;
 80038d8:	941d      	str	r4, [sp, #116]	; 0x74
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80038de:	f44f 63c3 	mov.w	r3, #1560	; 0x618
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80038e2:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80038e6:	9318      	str	r3, [sp, #96]	; 0x60
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80038e8:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  macDefaultConf.ChecksumOffload = ENABLE;
 80038ec:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80038f0:	930b      	str	r3, [sp, #44]	; 0x2c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80038f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  macDefaultConf.RetryTransmission = ENABLE;
 80038f6:	f88d 604c 	strb.w	r6, [sp, #76]	; 0x4c
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80038fa:	f8ad 608c 	strh.w	r6, [sp, #140]	; 0x8c
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80038fe:	f88d 408e 	strb.w	r4, [sp, #142]	; 0x8e
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003902:	941f      	str	r4, [sp, #124]	; 0x7c
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003904:	f8ad 4080 	strh.w	r4, [sp, #128]	; 0x80
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003908:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800390c:	9416      	str	r4, [sp, #88]	; 0x58
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800390e:	f8ad 405c 	strh.w	r4, [sp, #92]	; 0x5c
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003912:	f88d 605e 	strb.w	r6, [sp, #94]	; 0x5e
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003916:	940d      	str	r4, [sp, #52]	; 0x34
  macDefaultConf.JumboPacket = DISABLE;
 8003918:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800391c:	941c      	str	r4, [sp, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800391e:	f88d 6078 	strb.w	r6, [sp, #120]	; 0x78
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003922:	e9cd 0310 	strd	r0, r3, [sp, #64]	; 0x40
  macDefaultConf.LoopbackMode = DISABLE;
 8003926:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  ETH_SetMACConfig(heth, &macDefaultConf);
 800392a:	4628      	mov	r0, r5
  macDefaultConf.LoopbackMode = DISABLE;
 800392c:	9312      	str	r3, [sp, #72]	; 0x48
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800392e:	2320      	movs	r3, #32
 8003930:	e9cd e321 	strd	lr, r3, [sp, #132]	; 0x84
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003934:	4b4d      	ldr	r3, [pc, #308]	; (8003a6c <HAL_ETH_Init+0x234>)
 8003936:	930e      	str	r3, [sp, #56]	; 0x38
  macDefaultConf.Watchdog = ENABLE;
 8003938:	f240 1301 	movw	r3, #257	; 0x101
 800393c:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003940:	f7ff f8d6 	bl	8002af0 <ETH_SetMACConfig>
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003944:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003948:	a902      	add	r1, sp, #8
 800394a:	4628      	mov	r0, r5
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800394c:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003950:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003952:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003954:	f44f 7306 	mov.w	r3, #536	; 0x218
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003958:	9402      	str	r4, [sp, #8]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800395a:	930a      	str	r3, [sp, #40]	; 0x28
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800395c:	9604      	str	r6, [sp, #16]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800395e:	f8ad 4014 	strh.w	r4, [sp, #20]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003962:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003966:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800396a:	f7ff f97d 	bl	8002c68 <ETH_SetDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800396e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8003972:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
 8003976:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800397a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800397e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003982:	696b      	ldr	r3, [r5, #20]
 8003984:	f013 0203 	ands.w	r2, r3, #3
 8003988:	d019      	beq.n	80039be <HAL_ETH_Init+0x186>
    heth->gState = HAL_ETH_STATE_ERROR;
 800398a:	23e0      	movs	r3, #224	; 0xe0
    return HAL_ERROR;
 800398c:	4630      	mov	r0, r6
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800398e:	f8c5 6088 	str.w	r6, [r5, #136]	; 0x88
    heth->gState = HAL_ETH_STATE_ERROR;
 8003992:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 8003996:	b025      	add	sp, #148	; 0x94
 8003998:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800399a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800399e:	e767      	b.n	8003870 <HAL_ETH_Init+0x38>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80039a0:	2204      	movs	r2, #4
      heth->gState = HAL_ETH_STATE_ERROR;
 80039a2:	23e0      	movs	r3, #224	; 0xe0
      return HAL_ERROR;
 80039a4:	2001      	movs	r0, #1
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80039a6:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 80039aa:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
}
 80039ae:	b025      	add	sp, #148	; 0x94
 80039b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    heth->gState = HAL_ETH_STATE_BUSY;
 80039b2:	2323      	movs	r3, #35	; 0x23
 80039b4:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    HAL_ETH_MspInit(heth);
 80039b8:	f003 fa68 	bl	8006e8c <HAL_ETH_MspInit>
 80039bc:	e747      	b.n	800384e <HAL_ETH_Init+0x16>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80039be:	f8d1 4108 	ldr.w	r4, [r1, #264]	; 0x108
 80039c2:	482b      	ldr	r0, [pc, #172]	; (8003a70 <HAL_ETH_Init+0x238>)
 80039c4:	68ee      	ldr	r6, [r5, #12]
 80039c6:	4020      	ands	r0, r4
 80039c8:	f106 0460 	add.w	r4, r6, #96	; 0x60
 80039cc:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    dmatxdesc = heth->Init.TxDesc + i;
 80039d0:	4633      	mov	r3, r6
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80039d2:	f8c1 0108 	str.w	r0, [r1, #264]	; 0x108
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80039d6:	f105 0014 	add.w	r0, r5, #20
    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80039da:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80039dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80039de:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80039e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80039e2:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80039e6:	3318      	adds	r3, #24
 80039e8:	42a3      	cmp	r3, r4
 80039ea:	d1f6      	bne.n	80039da <HAL_ETH_Init+0x1a2>
    dmarxdesc =  heth->Init.RxDesc + i;
 80039ec:	692c      	ldr	r4, [r5, #16]
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80039ee:	2303      	movs	r3, #3
  heth->TxDescList.CurTxDesc = 0;
 80039f0:	62aa      	str	r2, [r5, #40]	; 0x28
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80039f2:	f105 0044 	add.w	r0, r5, #68	; 0x44
 80039f6:	f8c1 312c 	str.w	r3, [r1, #300]	; 0x12c
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80039fa:	2200      	movs	r2, #0
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80039fc:	f8c1 6114 	str.w	r6, [r1, #276]	; 0x114
    dmarxdesc =  heth->Init.RxDesc + i;
 8003a00:	4623      	mov	r3, r4
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003a02:	f8c1 6120 	str.w	r6, [r1, #288]	; 0x120
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a06:	f105 0654 	add.w	r6, r5, #84	; 0x54
    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003a0a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003a0c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003a0e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003a10:	615a      	str	r2, [r3, #20]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003a12:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003a14:	60da      	str	r2, [r3, #12]
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003a16:	f840 3f04 	str.w	r3, [r0, #4]!
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a1a:	42b0      	cmp	r0, r6
 8003a1c:	f103 0318 	add.w	r3, r3, #24
 8003a20:	d1f3      	bne.n	8003a0a <HAL_ETH_Init+0x1d2>
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003a22:	2003      	movs	r0, #3
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003a24:	686b      	ldr	r3, [r5, #4]
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003a26:	65aa      	str	r2, [r5, #88]	; 0x58
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003a28:	e9c5 2217 	strd	r2, r2, [r5, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003a2c:	e9c5 221a 	strd	r2, r2, [r5, #104]	; 0x68
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8003a30:	f8c1 0130 	str.w	r0, [r1, #304]	; 0x130
  return HAL_OK;
 8003a34:	2000      	movs	r0, #0
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003a36:	f8c1 411c 	str.w	r4, [r1, #284]	; 0x11c
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8003a3a:	3448      	adds	r4, #72	; 0x48
 8003a3c:	f8c1 4128 	str.w	r4, [r1, #296]	; 0x128
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003a40:	8899      	ldrh	r1, [r3, #4]
 8003a42:	f8c7 1300 	str.w	r1, [r7, #768]	; 0x300
  heth->gState = HAL_ETH_STATE_READY;
 8003a46:	2110      	movs	r1, #16
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003a48:	681b      	ldr	r3, [r3, #0]
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003a4a:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003a4e:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003a52:	f8c5 1084 	str.w	r1, [r5, #132]	; 0x84
}
 8003a56:	b025      	add	sp, #148	; 0x94
 8003a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003a5a:	2001      	movs	r0, #1
}
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	58024400 	.word	0x58024400
 8003a64:	58000400 	.word	0x58000400
 8003a68:	431bde83 	.word	0x431bde83
 8003a6c:	01010000 	.word	0x01010000
 8003a70:	ffff8001 	.word	0xffff8001

08003a74 <HAL_ETH_GetDMAError>:
  return heth->DMAErrorCode;
 8003a74:	f8d0 008c 	ldr.w	r0, [r0, #140]	; 0x8c
}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop

08003a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a80:	680c      	ldr	r4, [r1, #0]
{
 8003a82:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a84:	2c00      	cmp	r4, #0
 8003a86:	f000 80a3 	beq.w	8003bd0 <HAL_GPIO_Init+0x154>
 8003a8a:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8e:	4f86      	ldr	r7, [pc, #536]	; (8003ca8 <HAL_GPIO_Init+0x22c>)
  uint32_t position = 0x00U;
 8003a90:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a92:	2201      	movs	r2, #1
 8003a94:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8003a96:	ea12 0e04 	ands.w	lr, r2, r4
 8003a9a:	f000 8092 	beq.w	8003bc2 <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a9e:	684d      	ldr	r5, [r1, #4]
 8003aa0:	f005 0903 	and.w	r9, r5, #3
 8003aa4:	f109 36ff 	add.w	r6, r9, #4294967295
 8003aa8:	2e01      	cmp	r6, #1
 8003aaa:	f240 8094 	bls.w	8003bd6 <HAL_GPIO_Init+0x15a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aae:	f1b9 0f03 	cmp.w	r9, #3
 8003ab2:	f040 80ce 	bne.w	8003c52 <HAL_GPIO_Init+0x1d6>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ab6:	fa09 f20c 	lsl.w	r2, r9, ip
 8003aba:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 8003abe:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ac0:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ac4:	ea06 0608 	and.w	r6, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ac8:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8003acc:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ace:	d078      	beq.n	8003bc2 <HAL_GPIO_Init+0x146>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ad0:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003ad4:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ad8:	f003 0903 	and.w	r9, r3, #3
 8003adc:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ade:	f042 0202 	orr.w	r2, r2, #2
 8003ae2:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ae6:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aea:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8003aee:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 8003af2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003af6:	fa06 f609 	lsl.w	r6, r6, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003afa:	f002 0202 	and.w	r2, r2, #2
 8003afe:	9201      	str	r2, [sp, #4]
 8003b00:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003b02:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b06:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b0a:	4e68      	ldr	r6, [pc, #416]	; (8003cac <HAL_GPIO_Init+0x230>)
 8003b0c:	42b0      	cmp	r0, r6
 8003b0e:	d024      	beq.n	8003b5a <HAL_GPIO_Init+0xde>
 8003b10:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003b14:	42b0      	cmp	r0, r6
 8003b16:	f000 80a8 	beq.w	8003c6a <HAL_GPIO_Init+0x1ee>
 8003b1a:	4e65      	ldr	r6, [pc, #404]	; (8003cb0 <HAL_GPIO_Init+0x234>)
 8003b1c:	42b0      	cmp	r0, r6
 8003b1e:	f000 80a9 	beq.w	8003c74 <HAL_GPIO_Init+0x1f8>
 8003b22:	4e64      	ldr	r6, [pc, #400]	; (8003cb4 <HAL_GPIO_Init+0x238>)
 8003b24:	42b0      	cmp	r0, r6
 8003b26:	f000 809b 	beq.w	8003c60 <HAL_GPIO_Init+0x1e4>
 8003b2a:	4e63      	ldr	r6, [pc, #396]	; (8003cb8 <HAL_GPIO_Init+0x23c>)
 8003b2c:	42b0      	cmp	r0, r6
 8003b2e:	f000 80ab 	beq.w	8003c88 <HAL_GPIO_Init+0x20c>
 8003b32:	4e62      	ldr	r6, [pc, #392]	; (8003cbc <HAL_GPIO_Init+0x240>)
 8003b34:	42b0      	cmp	r0, r6
 8003b36:	f000 80ac 	beq.w	8003c92 <HAL_GPIO_Init+0x216>
 8003b3a:	4e61      	ldr	r6, [pc, #388]	; (8003cc0 <HAL_GPIO_Init+0x244>)
 8003b3c:	42b0      	cmp	r0, r6
 8003b3e:	f000 809e 	beq.w	8003c7e <HAL_GPIO_Init+0x202>
 8003b42:	4e60      	ldr	r6, [pc, #384]	; (8003cc4 <HAL_GPIO_Init+0x248>)
 8003b44:	42b0      	cmp	r0, r6
 8003b46:	f000 80a9 	beq.w	8003c9c <HAL_GPIO_Init+0x220>
 8003b4a:	4e5f      	ldr	r6, [pc, #380]	; (8003cc8 <HAL_GPIO_Init+0x24c>)
 8003b4c:	42b0      	cmp	r0, r6
 8003b4e:	bf0c      	ite	eq
 8003b50:	2609      	moveq	r6, #9
 8003b52:	260a      	movne	r6, #10
 8003b54:	fa06 f609 	lsl.w	r6, r6, r9
 8003b58:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b5a:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b62:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8003b66:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR1;
 8003b6a:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003b6c:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8003b70:	bf0c      	ite	eq
 8003b72:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8003b74:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b78:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 8003b7c:	f8c8 2000 	str.w	r2, [r8]
        temp = EXTI->FTSR1;
 8003b80:	f8d8 2004 	ldr.w	r2, [r8, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003b84:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8003b88:	bf0c      	ite	eq
 8003b8a:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8003b8c:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b90:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 8003b94:	f8c8 2004 	str.w	r2, [r8, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8003b98:	f8d8 2084 	ldr.w	r2, [r8, #132]	; 0x84
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003b9c:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8003ba0:	bf0c      	ite	eq
 8003ba2:	4032      	andeq	r2, r6
          temp |= iocurrent;
 8003ba4:	ea4e 0202 	orrne.w	r2, lr, r2

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ba8:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003baa:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8003bae:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8003bb2:	f8d8 2080 	ldr.w	r2, [r8, #128]	; 0x80
        temp &= ~(iocurrent);
 8003bb6:	bf54      	ite	pl
 8003bb8:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8003bba:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8003bbe:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8003bc2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003bc4:	f10c 0c02 	add.w	ip, ip, #2
 8003bc8:	fa34 f203 	lsrs.w	r2, r4, r3
 8003bcc:	f47f af61 	bne.w	8003a92 <HAL_GPIO_Init+0x16>
  }
}
 8003bd0:	b003      	add	sp, #12
 8003bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bd6:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 8003bda:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bdc:	fa08 f80c 	lsl.w	r8, r8, ip
 8003be0:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003be4:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003be6:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bea:	fa06 f60c 	lsl.w	r6, r6, ip
 8003bee:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8003bf2:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bf4:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 8003bf8:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bfc:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bfe:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c02:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8003c04:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8003c06:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c08:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c0c:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c0e:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c12:	fa06 f60c 	lsl.w	r6, r6, ip
 8003c16:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8003c1a:	fa09 f20c 	lsl.w	r2, r9, ip
 8003c1e:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c20:	f47f af4d 	bne.w	8003abe <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 8003c24:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c28:	f003 0b07 	and.w	fp, r3, #7
 8003c2c:	260f      	movs	r6, #15
 8003c2e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8003c32:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8003c36:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c3a:	fa06 f60b 	lsl.w	r6, r6, fp
 8003c3e:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c42:	690e      	ldr	r6, [r1, #16]
 8003c44:	fa06 f60b 	lsl.w	r6, r6, fp
 8003c48:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8003c4c:	f8c9 6020 	str.w	r6, [r9, #32]
 8003c50:	e735      	b.n	8003abe <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c52:	f04f 0803 	mov.w	r8, #3
 8003c56:	fa08 f80c 	lsl.w	r8, r8, ip
 8003c5a:	ea6f 0808 	mvn.w	r8, r8
 8003c5e:	e7d2      	b.n	8003c06 <HAL_GPIO_Init+0x18a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c60:	2603      	movs	r6, #3
 8003c62:	fa06 f609 	lsl.w	r6, r6, r9
 8003c66:	4332      	orrs	r2, r6
 8003c68:	e777      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c6a:	2601      	movs	r6, #1
 8003c6c:	fa06 f609 	lsl.w	r6, r6, r9
 8003c70:	4332      	orrs	r2, r6
 8003c72:	e772      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c74:	2602      	movs	r6, #2
 8003c76:	fa06 f609 	lsl.w	r6, r6, r9
 8003c7a:	4332      	orrs	r2, r6
 8003c7c:	e76d      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c7e:	2606      	movs	r6, #6
 8003c80:	fa06 f609 	lsl.w	r6, r6, r9
 8003c84:	4332      	orrs	r2, r6
 8003c86:	e768      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c88:	2604      	movs	r6, #4
 8003c8a:	fa06 f609 	lsl.w	r6, r6, r9
 8003c8e:	4332      	orrs	r2, r6
 8003c90:	e763      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c92:	2605      	movs	r6, #5
 8003c94:	fa06 f609 	lsl.w	r6, r6, r9
 8003c98:	4332      	orrs	r2, r6
 8003c9a:	e75e      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003c9c:	2607      	movs	r6, #7
 8003c9e:	fa06 f609 	lsl.w	r6, r6, r9
 8003ca2:	4332      	orrs	r2, r6
 8003ca4:	e759      	b.n	8003b5a <HAL_GPIO_Init+0xde>
 8003ca6:	bf00      	nop
 8003ca8:	58024400 	.word	0x58024400
 8003cac:	58020000 	.word	0x58020000
 8003cb0:	58020800 	.word	0x58020800
 8003cb4:	58020c00 	.word	0x58020c00
 8003cb8:	58021000 	.word	0x58021000
 8003cbc:	58021400 	.word	0x58021400
 8003cc0:	58021800 	.word	0x58021800
 8003cc4:	58021c00 	.word	0x58021c00
 8003cc8:	58022400 	.word	0x58022400

08003ccc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ccc:	b902      	cbnz	r2, 8003cd0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003cce:	0409      	lsls	r1, r1, #16
 8003cd0:	6181      	str	r1, [r0, #24]
  }
}
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cd4:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cd6:	ea01 0203 	and.w	r2, r1, r3
 8003cda:	ea21 0103 	bic.w	r1, r1, r3
 8003cde:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003ce2:	6181      	str	r1, [r0, #24]
}
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003ce8:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003cea:	4c10      	ldr	r4, [pc, #64]	; (8003d2c <HAL_PWREx_ConfigSupply+0x44>)
 8003cec:	68e3      	ldr	r3, [r4, #12]
 8003cee:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003cf2:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003cf4:	d105      	bne.n	8003d02 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003cf6:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003cfa:	1a18      	subs	r0, r3, r0
 8003cfc:	bf18      	it	ne
 8003cfe:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8003d00:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d02:	f023 0307 	bic.w	r3, r3, #7
 8003d06:	4303      	orrs	r3, r0
 8003d08:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8003d0a:	f7fd ff6f 	bl	8001bec <HAL_GetTick>
 8003d0e:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d10:	e005      	b.n	8003d1e <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d12:	f7fd ff6b 	bl	8001bec <HAL_GetTick>
 8003d16:	1b40      	subs	r0, r0, r5
 8003d18:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003d1c:	d804      	bhi.n	8003d28 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	049b      	lsls	r3, r3, #18
 8003d22:	d5f6      	bpl.n	8003d12 <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 8003d24:	2000      	movs	r0, #0
}
 8003d26:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8003d28:	2001      	movs	r0, #1
}
 8003d2a:	bd38      	pop	{r3, r4, r5, pc}
 8003d2c:	58024800 	.word	0x58024800

08003d30 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d30:	4b3b      	ldr	r3, [pc, #236]	; (8003e20 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8003d32:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003d36:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003d38:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8003d3a:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003d3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003d40:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8003d44:	d038      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003d46:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003d4a:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d4e:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003d52:	fb05 f101 	mul.w	r1, r5, r1
 8003d56:	2a01      	cmp	r2, #1
 8003d58:	ee07 1a90 	vmov	s15, r1
 8003d5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 8003d60:	d002      	beq.n	8003d68 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8003d62:	2a02      	cmp	r2, #2
 8003d64:	d04e      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8003d66:	b34a      	cbz	r2, 8003dbc <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d68:	ee07 0a90 	vmov	s15, r0
 8003d6c:	ed9f 5a2d 	vldr	s10, [pc, #180]	; 8003e24 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8003d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8003d7a:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8003e28 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8003d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d82:	ee07 3a90 	vmov	s15, r3
 8003d86:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d8e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8003d92:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003d96:	ee66 6aa7 	vmul.f32	s13, s13, s15
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003da2:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003da4:	ee07 3a90 	vmov	s15, r3
 8003da8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003db4:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8003db8:	bc30      	pop	{r4, r5}
 8003dba:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	0692      	lsls	r2, r2, #26
 8003dc0:	d527      	bpl.n	8003e12 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dc2:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003dc4:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dc8:	4a18      	ldr	r2, [pc, #96]	; (8003e2c <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003dca:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dd0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003dd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dd8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8003e28 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8003ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003de0:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003de2:	ee06 3a90 	vmov	s13, r3
 8003de6:	ee06 2a10 	vmov	s12, r2
 8003dea:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003dee:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8003df2:	eee7 6a05 	vfma.f32	s13, s14, s10
 8003df6:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003dfa:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8003dfe:	ee66 6a87 	vmul.f32	s13, s13, s14
 8003e02:	e7ca      	b.n	8003d9a <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e04:	ee07 0a90 	vmov	s15, r0
 8003e08:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8003e30 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8003e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e10:	e7b0      	b.n	8003d74 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e12:	ee07 0a90 	vmov	s15, r0
 8003e16:	ed9f 5a07 	vldr	s10, [pc, #28]	; 8003e34 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8003e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e1e:	e7a9      	b.n	8003d74 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8003e20:	58024400 	.word	0x58024400
 8003e24:	4a742400 	.word	0x4a742400
 8003e28:	39000000 	.word	0x39000000
 8003e2c:	03d09000 	.word	0x03d09000
 8003e30:	4af42400 	.word	0x4af42400
 8003e34:	4c742400 	.word	0x4c742400

08003e38 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	f000 81bd 	beq.w	80041b8 <HAL_RCC_OscConfig+0x380>
{
 8003e3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e40:	6803      	ldr	r3, [r0, #0]
 8003e42:	4604      	mov	r4, r0
 8003e44:	07d9      	lsls	r1, r3, #31
 8003e46:	d52e      	bpl.n	8003ea6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e48:	4993      	ldr	r1, [pc, #588]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003e4a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e4c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e4e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003e52:	2a10      	cmp	r2, #16
 8003e54:	f000 80f0 	beq.w	8004038 <HAL_RCC_OscConfig+0x200>
 8003e58:	2a18      	cmp	r2, #24
 8003e5a:	f000 80e8 	beq.w	800402e <HAL_RCC_OscConfig+0x1f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e5e:	6863      	ldr	r3, [r4, #4]
 8003e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e64:	f000 8108 	beq.w	8004078 <HAL_RCC_OscConfig+0x240>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 8146 	beq.w	80040fa <HAL_RCC_OscConfig+0x2c2>
 8003e6e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e72:	4b89      	ldr	r3, [pc, #548]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	f000 8254 	beq.w	8004322 <HAL_RCC_OscConfig+0x4ea>
 8003e7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e86:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003e88:	f7fd feb0 	bl	8001bec <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e8c:	4e82      	ldr	r6, [pc, #520]	; (8004098 <HAL_RCC_OscConfig+0x260>)
        tickstart = HAL_GetTick();
 8003e8e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e90:	e005      	b.n	8003e9e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e92:	f7fd feab 	bl	8001bec <HAL_GetTick>
 8003e96:	1b40      	subs	r0, r0, r5
 8003e98:	2864      	cmp	r0, #100	; 0x64
 8003e9a:	f200 812c 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e9e:	6833      	ldr	r3, [r6, #0]
 8003ea0:	039b      	lsls	r3, r3, #14
 8003ea2:	d5f6      	bpl.n	8003e92 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	079d      	lsls	r5, r3, #30
 8003ea8:	d47e      	bmi.n	8003fa8 <HAL_RCC_OscConfig+0x170>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003eaa:	06d9      	lsls	r1, r3, #27
 8003eac:	d528      	bpl.n	8003f00 <HAL_RCC_OscConfig+0xc8>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eae:	497a      	ldr	r1, [pc, #488]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003eb0:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003eb2:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eb4:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003eb8:	2a08      	cmp	r2, #8
 8003eba:	f000 80cd 	beq.w	8004058 <HAL_RCC_OscConfig+0x220>
 8003ebe:	2a18      	cmp	r2, #24
 8003ec0:	f000 80c5 	beq.w	800404e <HAL_RCC_OscConfig+0x216>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003ec4:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8003ec6:	4d74      	ldr	r5, [pc, #464]	; (8004098 <HAL_RCC_OscConfig+0x260>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 814e 	beq.w	800416a <HAL_RCC_OscConfig+0x332>
        __HAL_RCC_CSI_ENABLE();
 8003ece:	682b      	ldr	r3, [r5, #0]
 8003ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ed4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ed6:	f7fd fe89 	bl	8001bec <HAL_GetTick>
 8003eda:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003edc:	e005      	b.n	8003eea <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003ede:	f7fd fe85 	bl	8001bec <HAL_GetTick>
 8003ee2:	1b80      	subs	r0, r0, r6
 8003ee4:	2802      	cmp	r0, #2
 8003ee6:	f200 8106 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003eea:	682b      	ldr	r3, [r5, #0]
 8003eec:	05db      	lsls	r3, r3, #23
 8003eee:	d5f6      	bpl.n	8003ede <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ef0:	68eb      	ldr	r3, [r5, #12]
 8003ef2:	6a22      	ldr	r2, [r4, #32]
 8003ef4:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8003ef8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003efc:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	071d      	lsls	r5, r3, #28
 8003f02:	d516      	bpl.n	8003f32 <HAL_RCC_OscConfig+0xfa>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f04:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8003f06:	4d64      	ldr	r5, [pc, #400]	; (8004098 <HAL_RCC_OscConfig+0x260>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 810c 	beq.w	8004126 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_LSI_ENABLE();
 8003f0e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8003f16:	f7fd fe69 	bl	8001bec <HAL_GetTick>
 8003f1a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f1c:	e005      	b.n	8003f2a <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1e:	f7fd fe65 	bl	8001bec <HAL_GetTick>
 8003f22:	1b80      	subs	r0, r0, r6
 8003f24:	2802      	cmp	r0, #2
 8003f26:	f200 80e6 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f2a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003f2c:	0798      	lsls	r0, r3, #30
 8003f2e:	d5f6      	bpl.n	8003f1e <HAL_RCC_OscConfig+0xe6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	069a      	lsls	r2, r3, #26
 8003f34:	d516      	bpl.n	8003f64 <HAL_RCC_OscConfig+0x12c>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f36:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8003f38:	4d57      	ldr	r5, [pc, #348]	; (8004098 <HAL_RCC_OscConfig+0x260>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 8104 	beq.w	8004148 <HAL_RCC_OscConfig+0x310>
      __HAL_RCC_HSI48_ENABLE();
 8003f40:	682b      	ldr	r3, [r5, #0]
 8003f42:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f46:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003f48:	f7fd fe50 	bl	8001bec <HAL_GetTick>
 8003f4c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f4e:	e005      	b.n	8003f5c <HAL_RCC_OscConfig+0x124>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f50:	f7fd fe4c 	bl	8001bec <HAL_GetTick>
 8003f54:	1b80      	subs	r0, r0, r6
 8003f56:	2802      	cmp	r0, #2
 8003f58:	f200 80cd 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f5c:	682b      	ldr	r3, [r5, #0]
 8003f5e:	049f      	lsls	r7, r3, #18
 8003f60:	d5f6      	bpl.n	8003f50 <HAL_RCC_OscConfig+0x118>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	0759      	lsls	r1, r3, #29
 8003f66:	f100 808d 	bmi.w	8004084 <HAL_RCC_OscConfig+0x24c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003f6c:	b1d0      	cbz	r0, 8003fa4 <HAL_RCC_OscConfig+0x16c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003f6e:	4d4a      	ldr	r5, [pc, #296]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003f70:	692b      	ldr	r3, [r5, #16]
 8003f72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f76:	2b18      	cmp	r3, #24
 8003f78:	f000 8185 	beq.w	8004286 <HAL_RCC_OscConfig+0x44e>
        __HAL_RCC_PLL_DISABLE();
 8003f7c:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f7e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003f80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f84:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f86:	f000 8119 	beq.w	80041bc <HAL_RCC_OscConfig+0x384>
        tickstart = HAL_GetTick();
 8003f8a:	f7fd fe2f 	bl	8001bec <HAL_GetTick>
 8003f8e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f90:	e005      	b.n	8003f9e <HAL_RCC_OscConfig+0x166>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f92:	f7fd fe2b 	bl	8001bec <HAL_GetTick>
 8003f96:	1b00      	subs	r0, r0, r4
 8003f98:	2802      	cmp	r0, #2
 8003f9a:	f200 80ac 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f9e:	682b      	ldr	r3, [r5, #0]
 8003fa0:	019b      	lsls	r3, r3, #6
 8003fa2:	d4f6      	bmi.n	8003f92 <HAL_RCC_OscConfig+0x15a>
  return HAL_OK;
 8003fa4:	2000      	movs	r0, #0
}
 8003fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fa8:	4a3b      	ldr	r2, [pc, #236]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003faa:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fac:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003fae:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8003fb2:	d122      	bne.n	8003ffa <HAL_RCC_OscConfig+0x1c2>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fb4:	4b38      	ldr	r3, [pc, #224]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003fb6:	68e2      	ldr	r2, [r4, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	0759      	lsls	r1, r3, #29
 8003fbc:	d501      	bpl.n	8003fc2 <HAL_RCC_OscConfig+0x18a>
 8003fbe:	2a00      	cmp	r2, #0
 8003fc0:	d043      	beq.n	800404a <HAL_RCC_OscConfig+0x212>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003fc2:	4d35      	ldr	r5, [pc, #212]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8003fc4:	682b      	ldr	r3, [r5, #0]
 8003fc6:	f023 0319 	bic.w	r3, r3, #25
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003fce:	f7fd fe0d 	bl	8001bec <HAL_GetTick>
 8003fd2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fd4:	e005      	b.n	8003fe2 <HAL_RCC_OscConfig+0x1aa>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd6:	f7fd fe09 	bl	8001bec <HAL_GetTick>
 8003fda:	1b80      	subs	r0, r0, r6
 8003fdc:	2802      	cmp	r0, #2
 8003fde:	f200 808a 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fe2:	682b      	ldr	r3, [r5, #0]
 8003fe4:	075b      	lsls	r3, r3, #29
 8003fe6:	d5f6      	bpl.n	8003fd6 <HAL_RCC_OscConfig+0x19e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe8:	686b      	ldr	r3, [r5, #4]
 8003fea:	6922      	ldr	r2, [r4, #16]
 8003fec:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003ff0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003ff4:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ff6:	6823      	ldr	r3, [r4, #0]
 8003ff8:	e757      	b.n	8003eaa <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003ffa:	2b18      	cmp	r3, #24
 8003ffc:	f000 80d8 	beq.w	80041b0 <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004000:	4d25      	ldr	r5, [pc, #148]	; (8004098 <HAL_RCC_OscConfig+0x260>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004002:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004004:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004006:	2a00      	cmp	r2, #0
 8004008:	f000 80c1 	beq.w	800418e <HAL_RCC_OscConfig+0x356>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800400c:	f023 0319 	bic.w	r3, r3, #25
 8004010:	4313      	orrs	r3, r2
 8004012:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004014:	f7fd fdea 	bl	8001bec <HAL_GetTick>
 8004018:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800401a:	e004      	b.n	8004026 <HAL_RCC_OscConfig+0x1ee>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401c:	f7fd fde6 	bl	8001bec <HAL_GetTick>
 8004020:	1b80      	subs	r0, r0, r6
 8004022:	2802      	cmp	r0, #2
 8004024:	d867      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004026:	682b      	ldr	r3, [r5, #0]
 8004028:	075f      	lsls	r7, r3, #29
 800402a:	d5f7      	bpl.n	800401c <HAL_RCC_OscConfig+0x1e4>
 800402c:	e7dc      	b.n	8003fe8 <HAL_RCC_OscConfig+0x1b0>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800402e:	f001 0103 	and.w	r1, r1, #3
 8004032:	2902      	cmp	r1, #2
 8004034:	f47f af13 	bne.w	8003e5e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	4a17      	ldr	r2, [pc, #92]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	0392      	lsls	r2, r2, #14
 800403e:	f57f af32 	bpl.w	8003ea6 <HAL_RCC_OscConfig+0x6e>
 8004042:	6862      	ldr	r2, [r4, #4]
 8004044:	2a00      	cmp	r2, #0
 8004046:	f47f af2e 	bne.w	8003ea6 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800404a:	2001      	movs	r0, #1
}
 800404c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800404e:	f001 0103 	and.w	r1, r1, #3
 8004052:	2901      	cmp	r1, #1
 8004054:	f47f af36 	bne.w	8003ec4 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004058:	4a0f      	ldr	r2, [pc, #60]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	05d2      	lsls	r2, r2, #23
 800405e:	d502      	bpl.n	8004066 <HAL_RCC_OscConfig+0x22e>
 8004060:	69e2      	ldr	r2, [r4, #28]
 8004062:	2a80      	cmp	r2, #128	; 0x80
 8004064:	d1f1      	bne.n	800404a <HAL_RCC_OscConfig+0x212>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004066:	490c      	ldr	r1, [pc, #48]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 8004068:	6a20      	ldr	r0, [r4, #32]
 800406a:	68ca      	ldr	r2, [r1, #12]
 800406c:	f022 527c 	bic.w	r2, r2, #1056964608	; 0x3f000000
 8004070:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8004074:	60ca      	str	r2, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004076:	e743      	b.n	8003f00 <HAL_RCC_OscConfig+0xc8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004078:	4a07      	ldr	r2, [pc, #28]	; (8004098 <HAL_RCC_OscConfig+0x260>)
 800407a:	6813      	ldr	r3, [r2, #0]
 800407c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004080:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004082:	e701      	b.n	8003e88 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8004084:	4d05      	ldr	r5, [pc, #20]	; (800409c <HAL_RCC_OscConfig+0x264>)
 8004086:	682b      	ldr	r3, [r5, #0]
 8004088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800408c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800408e:	f7fd fdad 	bl	8001bec <HAL_GetTick>
 8004092:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004094:	e009      	b.n	80040aa <HAL_RCC_OscConfig+0x272>
 8004096:	bf00      	nop
 8004098:	58024400 	.word	0x58024400
 800409c:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a0:	f7fd fda4 	bl	8001bec <HAL_GetTick>
 80040a4:	1b80      	subs	r0, r0, r6
 80040a6:	2864      	cmp	r0, #100	; 0x64
 80040a8:	d825      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040aa:	682b      	ldr	r3, [r5, #0]
 80040ac:	05da      	lsls	r2, r3, #23
 80040ae:	d5f7      	bpl.n	80040a0 <HAL_RCC_OscConfig+0x268>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b0:	68a3      	ldr	r3, [r4, #8]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	f000 815c 	beq.w	8004370 <HAL_RCC_OscConfig+0x538>
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f000 813a 	beq.w	8004332 <HAL_RCC_OscConfig+0x4fa>
 80040be:	2b05      	cmp	r3, #5
 80040c0:	4ba8      	ldr	r3, [pc, #672]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
 80040c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040c4:	f000 815a 	beq.w	800437c <HAL_RCC_OscConfig+0x544>
 80040c8:	f022 0201 	bic.w	r2, r2, #1
 80040cc:	671a      	str	r2, [r3, #112]	; 0x70
 80040ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040d0:	f022 0204 	bic.w	r2, r2, #4
 80040d4:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80040d6:	f7fd fd89 	bl	8001bec <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040da:	4ea2      	ldr	r6, [pc, #648]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040dc:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80040e0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040e2:	e004      	b.n	80040ee <HAL_RCC_OscConfig+0x2b6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e4:	f7fd fd82 	bl	8001bec <HAL_GetTick>
 80040e8:	1b40      	subs	r0, r0, r5
 80040ea:	42b8      	cmp	r0, r7
 80040ec:	d803      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040ee:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80040f0:	079b      	lsls	r3, r3, #30
 80040f2:	d5f7      	bpl.n	80040e4 <HAL_RCC_OscConfig+0x2ac>
 80040f4:	e739      	b.n	8003f6a <HAL_RCC_OscConfig+0x132>
            return HAL_TIMEOUT;
 80040f6:	2003      	movs	r0, #3
}
 80040f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040fa:	4d9a      	ldr	r5, [pc, #616]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
 80040fc:	682b      	ldr	r3, [r5, #0]
 80040fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004102:	602b      	str	r3, [r5, #0]
 8004104:	682b      	ldr	r3, [r5, #0]
 8004106:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800410a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800410c:	f7fd fd6e 	bl	8001bec <HAL_GetTick>
 8004110:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004112:	e004      	b.n	800411e <HAL_RCC_OscConfig+0x2e6>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004114:	f7fd fd6a 	bl	8001bec <HAL_GetTick>
 8004118:	1b80      	subs	r0, r0, r6
 800411a:	2864      	cmp	r0, #100	; 0x64
 800411c:	d8eb      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800411e:	682b      	ldr	r3, [r5, #0]
 8004120:	039f      	lsls	r7, r3, #14
 8004122:	d4f7      	bmi.n	8004114 <HAL_RCC_OscConfig+0x2dc>
 8004124:	e6be      	b.n	8003ea4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8004126:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800412e:	f7fd fd5d 	bl	8001bec <HAL_GetTick>
 8004132:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004134:	e004      	b.n	8004140 <HAL_RCC_OscConfig+0x308>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004136:	f7fd fd59 	bl	8001bec <HAL_GetTick>
 800413a:	1b80      	subs	r0, r0, r6
 800413c:	2802      	cmp	r0, #2
 800413e:	d8da      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004140:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004142:	0799      	lsls	r1, r3, #30
 8004144:	d4f7      	bmi.n	8004136 <HAL_RCC_OscConfig+0x2fe>
 8004146:	e6f3      	b.n	8003f30 <HAL_RCC_OscConfig+0xf8>
      __HAL_RCC_HSI48_DISABLE();
 8004148:	682b      	ldr	r3, [r5, #0]
 800414a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800414e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004150:	f7fd fd4c 	bl	8001bec <HAL_GetTick>
 8004154:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004156:	e004      	b.n	8004162 <HAL_RCC_OscConfig+0x32a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004158:	f7fd fd48 	bl	8001bec <HAL_GetTick>
 800415c:	1b80      	subs	r0, r0, r6
 800415e:	2802      	cmp	r0, #2
 8004160:	d8c9      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004162:	682b      	ldr	r3, [r5, #0]
 8004164:	0498      	lsls	r0, r3, #18
 8004166:	d4f7      	bmi.n	8004158 <HAL_RCC_OscConfig+0x320>
 8004168:	e6fb      	b.n	8003f62 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_CSI_DISABLE();
 800416a:	682b      	ldr	r3, [r5, #0]
 800416c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004170:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004172:	f7fd fd3b 	bl	8001bec <HAL_GetTick>
 8004176:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004178:	e004      	b.n	8004184 <HAL_RCC_OscConfig+0x34c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800417a:	f7fd fd37 	bl	8001bec <HAL_GetTick>
 800417e:	1b80      	subs	r0, r0, r6
 8004180:	2802      	cmp	r0, #2
 8004182:	d8b8      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	05df      	lsls	r7, r3, #23
 8004188:	d4f7      	bmi.n	800417a <HAL_RCC_OscConfig+0x342>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	e6b8      	b.n	8003f00 <HAL_RCC_OscConfig+0xc8>
        __HAL_RCC_HSI_DISABLE();
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004194:	f7fd fd2a 	bl	8001bec <HAL_GetTick>
 8004198:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800419a:	e004      	b.n	80041a6 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800419c:	f7fd fd26 	bl	8001bec <HAL_GetTick>
 80041a0:	1b80      	subs	r0, r0, r6
 80041a2:	2802      	cmp	r0, #2
 80041a4:	d8a7      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041a6:	682b      	ldr	r3, [r5, #0]
 80041a8:	0758      	lsls	r0, r3, #29
 80041aa:	d4f7      	bmi.n	800419c <HAL_RCC_OscConfig+0x364>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	e67c      	b.n	8003eaa <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80041b0:	0790      	lsls	r0, r2, #30
 80041b2:	f47f af25 	bne.w	8004000 <HAL_RCC_OscConfig+0x1c8>
 80041b6:	e6fd      	b.n	8003fb4 <HAL_RCC_OscConfig+0x17c>
    return HAL_ERROR;
 80041b8:	2001      	movs	r0, #1
}
 80041ba:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80041bc:	f7fd fd16 	bl	8001bec <HAL_GetTick>
 80041c0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041c2:	e004      	b.n	80041ce <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fd fd12 	bl	8001bec <HAL_GetTick>
 80041c8:	1b80      	subs	r0, r0, r6
 80041ca:	2802      	cmp	r0, #2
 80041cc:	d893      	bhi.n	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041ce:	682b      	ldr	r3, [r5, #0]
 80041d0:	0199      	lsls	r1, r3, #6
 80041d2:	d4f7      	bmi.n	80041c4 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041d4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80041d6:	4b64      	ldr	r3, [pc, #400]	; (8004368 <HAL_RCC_OscConfig+0x530>)
 80041d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80041da:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80041dc:	4963      	ldr	r1, [pc, #396]	; (800436c <HAL_RCC_OscConfig+0x534>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041de:	4e61      	ldr	r6, [pc, #388]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041e0:	4313      	orrs	r3, r2
 80041e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80041e4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80041e8:	62ab      	str	r3, [r5, #40]	; 0x28
 80041ea:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 80041ee:	3b01      	subs	r3, #1
 80041f0:	3a01      	subs	r2, #1
 80041f2:	025b      	lsls	r3, r3, #9
 80041f4:	0412      	lsls	r2, r2, #16
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80041fc:	4313      	orrs	r3, r2
 80041fe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004200:	3a01      	subs	r2, #1
 8004202:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004206:	4313      	orrs	r3, r2
 8004208:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800420a:	3a01      	subs	r2, #1
 800420c:	0612      	lsls	r2, r2, #24
 800420e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004212:	4313      	orrs	r3, r2
 8004214:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8004216:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004218:	f023 0301 	bic.w	r3, r3, #1
 800421c:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800421e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004220:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004222:	4011      	ands	r1, r2
 8004224:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8004228:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800422a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800422c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800422e:	f023 030c 	bic.w	r3, r3, #12
 8004232:	4313      	orrs	r3, r2
 8004234:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004236:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004238:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800423a:	f023 0302 	bic.w	r3, r3, #2
 800423e:	4313      	orrs	r3, r2
 8004240:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004242:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004248:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800424a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800424c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004250:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004252:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004258:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800425a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800425c:	f043 0301 	orr.w	r3, r3, #1
 8004260:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004262:	682b      	ldr	r3, [r5, #0]
 8004264:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004268:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800426a:	f7fd fcbf 	bl	8001bec <HAL_GetTick>
 800426e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004270:	e005      	b.n	800427e <HAL_RCC_OscConfig+0x446>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004272:	f7fd fcbb 	bl	8001bec <HAL_GetTick>
 8004276:	1b00      	subs	r0, r0, r4
 8004278:	2802      	cmp	r0, #2
 800427a:	f63f af3c 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800427e:	6833      	ldr	r3, [r6, #0]
 8004280:	019a      	lsls	r2, r3, #6
 8004282:	d5f6      	bpl.n	8004272 <HAL_RCC_OscConfig+0x43a>
 8004284:	e68e      	b.n	8003fa4 <HAL_RCC_OscConfig+0x16c>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004286:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004288:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800428a:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800428c:	f43f ae8b 	beq.w	8003fa6 <HAL_RCC_OscConfig+0x16e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004290:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004294:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004296:	428b      	cmp	r3, r1
 8004298:	f47f aed7 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800429c:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80042a2:	429a      	cmp	r2, r3
 80042a4:	f47f aed1 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80042aa:	f3c6 0208 	ubfx	r2, r6, #0, #9
 80042ae:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042b0:	429a      	cmp	r2, r3
 80042b2:	f47f aeca 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80042b8:	f3c6 2246 	ubfx	r2, r6, #9, #7
 80042bc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042be:	429a      	cmp	r2, r3
 80042c0:	f47f aec3 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80042c6:	f3c6 4206 	ubfx	r2, r6, #16, #7
 80042ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	f47f aebc 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80042d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80042d4:	f3c6 6606 	ubfx	r6, r6, #24, #7
 80042d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042da:	429e      	cmp	r6, r3
 80042dc:	f47f aeb5 	bne.w	800404a <HAL_RCC_OscConfig+0x212>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80042e0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80042e2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80042e4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80042e8:	429a      	cmp	r2, r3
 80042ea:	f43f ae5b 	beq.w	8003fa4 <HAL_RCC_OscConfig+0x16c>
          __HAL_RCC_PLLFRACN_DISABLE();
 80042ee:	4a1d      	ldr	r2, [pc, #116]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
 80042f0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80042f2:	f023 0301 	bic.w	r3, r3, #1
 80042f6:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 80042f8:	f7fd fc78 	bl	8001bec <HAL_GetTick>
 80042fc:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80042fe:	f7fd fc75 	bl	8001bec <HAL_GetTick>
 8004302:	42a8      	cmp	r0, r5
 8004304:	d0fb      	beq.n	80042fe <HAL_RCC_OscConfig+0x4c6>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004306:	4a17      	ldr	r2, [pc, #92]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
  return HAL_OK;
 8004308:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800430a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800430c:	4b17      	ldr	r3, [pc, #92]	; (800436c <HAL_RCC_OscConfig+0x534>)
 800430e:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8004310:	4023      	ands	r3, r4
 8004312:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004316:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8004318:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8004320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004322:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	e5aa      	b.n	8003e88 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004332:	4d0c      	ldr	r5, [pc, #48]	; (8004364 <HAL_RCC_OscConfig+0x52c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004334:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004338:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	672b      	str	r3, [r5, #112]	; 0x70
 8004340:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004342:	f023 0304 	bic.w	r3, r3, #4
 8004346:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004348:	f7fd fc50 	bl	8001bec <HAL_GetTick>
 800434c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800434e:	e005      	b.n	800435c <HAL_RCC_OscConfig+0x524>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004350:	f7fd fc4c 	bl	8001bec <HAL_GetTick>
 8004354:	1b80      	subs	r0, r0, r6
 8004356:	42b8      	cmp	r0, r7
 8004358:	f63f aecd 	bhi.w	80040f6 <HAL_RCC_OscConfig+0x2be>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800435c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800435e:	0798      	lsls	r0, r3, #30
 8004360:	d4f6      	bmi.n	8004350 <HAL_RCC_OscConfig+0x518>
 8004362:	e602      	b.n	8003f6a <HAL_RCC_OscConfig+0x132>
 8004364:	58024400 	.word	0x58024400
 8004368:	fffffc0c 	.word	0xfffffc0c
 800436c:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004370:	4a06      	ldr	r2, [pc, #24]	; (800438c <HAL_RCC_OscConfig+0x554>)
 8004372:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800437a:	e6ac      	b.n	80040d6 <HAL_RCC_OscConfig+0x29e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800437c:	f042 0204 	orr.w	r2, r2, #4
 8004380:	671a      	str	r2, [r3, #112]	; 0x70
 8004382:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004384:	f042 0201 	orr.w	r2, r2, #1
 8004388:	671a      	str	r2, [r3, #112]	; 0x70
 800438a:	e6a4      	b.n	80040d6 <HAL_RCC_OscConfig+0x29e>
 800438c:	58024400 	.word	0x58024400

08004390 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004390:	4a0c      	ldr	r2, [pc, #48]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x34>)
 8004392:	6913      	ldr	r3, [r2, #16]
 8004394:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004398:	2b10      	cmp	r3, #16
 800439a:	d004      	beq.n	80043a6 <HAL_RCC_GetSysClockFreq+0x16>
 800439c:	2b18      	cmp	r3, #24
 800439e:	d00d      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x2c>
 80043a0:	b11b      	cbz	r3, 80043aa <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 80043a2:	4809      	ldr	r0, [pc, #36]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x38>)
 80043a4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043a6:	4809      	ldr	r0, [pc, #36]	; (80043cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80043a8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043aa:	6813      	ldr	r3, [r2, #0]
 80043ac:	069b      	lsls	r3, r3, #26
 80043ae:	d507      	bpl.n	80043c0 <HAL_RCC_GetSysClockFreq+0x30>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043b0:	6813      	ldr	r3, [r2, #0]
 80043b2:	4807      	ldr	r0, [pc, #28]	; (80043d0 <HAL_RCC_GetSysClockFreq+0x40>)
 80043b4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80043b8:	40d8      	lsrs	r0, r3
 80043ba:	4770      	bx	lr
 80043bc:	f7ff bcb8 	b.w	8003d30 <HAL_RCC_GetSysClockFreq.part.0>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80043c0:	4803      	ldr	r0, [pc, #12]	; (80043d0 <HAL_RCC_GetSysClockFreq+0x40>)
}
 80043c2:	4770      	bx	lr
 80043c4:	58024400 	.word	0x58024400
 80043c8:	003d0900 	.word	0x003d0900
 80043cc:	007a1200 	.word	0x007a1200
 80043d0:	03d09000 	.word	0x03d09000

080043d4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80043d4:	2800      	cmp	r0, #0
 80043d6:	f000 810c 	beq.w	80045f2 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043da:	4a8c      	ldr	r2, [pc, #560]	; (800460c <HAL_RCC_ClockConfig+0x238>)
 80043dc:	6813      	ldr	r3, [r2, #0]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	428b      	cmp	r3, r1
{
 80043e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043e8:	4604      	mov	r4, r0
 80043ea:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043ec:	d20c      	bcs.n	8004408 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ee:	6813      	ldr	r3, [r2, #0]
 80043f0:	f023 030f 	bic.w	r3, r3, #15
 80043f4:	430b      	orrs	r3, r1
 80043f6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f8:	6813      	ldr	r3, [r2, #0]
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	428b      	cmp	r3, r1
 8004400:	d002      	beq.n	8004408 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004402:	2001      	movs	r0, #1
}
 8004404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	075f      	lsls	r7, r3, #29
 800440c:	d50b      	bpl.n	8004426 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800440e:	4980      	ldr	r1, [pc, #512]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004410:	6920      	ldr	r0, [r4, #16]
 8004412:	698a      	ldr	r2, [r1, #24]
 8004414:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004418:	4290      	cmp	r0, r2
 800441a:	d904      	bls.n	8004426 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800441c:	698a      	ldr	r2, [r1, #24]
 800441e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004422:	4302      	orrs	r2, r0
 8004424:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004426:	071e      	lsls	r6, r3, #28
 8004428:	d50b      	bpl.n	8004442 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800442a:	4979      	ldr	r1, [pc, #484]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 800442c:	6960      	ldr	r0, [r4, #20]
 800442e:	69ca      	ldr	r2, [r1, #28]
 8004430:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004434:	4290      	cmp	r0, r2
 8004436:	d904      	bls.n	8004442 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004438:	69ca      	ldr	r2, [r1, #28]
 800443a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800443e:	4302      	orrs	r2, r0
 8004440:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004442:	06d8      	lsls	r0, r3, #27
 8004444:	d50b      	bpl.n	800445e <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004446:	4972      	ldr	r1, [pc, #456]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004448:	69a0      	ldr	r0, [r4, #24]
 800444a:	69ca      	ldr	r2, [r1, #28]
 800444c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004450:	4290      	cmp	r0, r2
 8004452:	d904      	bls.n	800445e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004454:	69ca      	ldr	r2, [r1, #28]
 8004456:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800445a:	4302      	orrs	r2, r0
 800445c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800445e:	0699      	lsls	r1, r3, #26
 8004460:	d50b      	bpl.n	800447a <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004462:	496b      	ldr	r1, [pc, #428]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004464:	69e0      	ldr	r0, [r4, #28]
 8004466:	6a0a      	ldr	r2, [r1, #32]
 8004468:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800446c:	4290      	cmp	r0, r2
 800446e:	d904      	bls.n	800447a <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004470:	6a0a      	ldr	r2, [r1, #32]
 8004472:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004476:	4302      	orrs	r2, r0
 8004478:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800447a:	079a      	lsls	r2, r3, #30
 800447c:	f140 80ab 	bpl.w	80045d6 <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004480:	4863      	ldr	r0, [pc, #396]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004482:	68e1      	ldr	r1, [r4, #12]
 8004484:	6982      	ldr	r2, [r0, #24]
 8004486:	f002 020f 	and.w	r2, r2, #15
 800448a:	4291      	cmp	r1, r2
 800448c:	d904      	bls.n	8004498 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800448e:	6982      	ldr	r2, [r0, #24]
 8004490:	f022 020f 	bic.w	r2, r2, #15
 8004494:	430a      	orrs	r2, r1
 8004496:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004498:	07d8      	lsls	r0, r3, #31
 800449a:	d530      	bpl.n	80044fe <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800449c:	4a5c      	ldr	r2, [pc, #368]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 800449e:	68a1      	ldr	r1, [r4, #8]
 80044a0:	6993      	ldr	r3, [r2, #24]
 80044a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044a6:	430b      	orrs	r3, r1
 80044a8:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044aa:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80044ac:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ae:	2902      	cmp	r1, #2
 80044b0:	f000 80a1 	beq.w	80045f6 <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b4:	2903      	cmp	r1, #3
 80044b6:	f000 8098 	beq.w	80045ea <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80044ba:	2901      	cmp	r1, #1
 80044bc:	f000 80a1 	beq.w	8004602 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044c0:	0758      	lsls	r0, r3, #29
 80044c2:	d59e      	bpl.n	8004402 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044c4:	4e52      	ldr	r6, [pc, #328]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c6:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044ca:	6933      	ldr	r3, [r6, #16]
 80044cc:	f023 0307 	bic.w	r3, r3, #7
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 80044d4:	f7fd fb8a 	bl	8001bec <HAL_GetTick>
 80044d8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044da:	e005      	b.n	80044e8 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044dc:	f7fd fb86 	bl	8001bec <HAL_GetTick>
 80044e0:	1bc0      	subs	r0, r0, r7
 80044e2:	4540      	cmp	r0, r8
 80044e4:	f200 808b 	bhi.w	80045fe <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044e8:	6933      	ldr	r3, [r6, #16]
 80044ea:	6862      	ldr	r2, [r4, #4]
 80044ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044f0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80044f4:	d1f2      	bne.n	80044dc <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044f6:	6823      	ldr	r3, [r4, #0]
 80044f8:	0799      	lsls	r1, r3, #30
 80044fa:	d506      	bpl.n	800450a <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044fc:	68e1      	ldr	r1, [r4, #12]
 80044fe:	4844      	ldr	r0, [pc, #272]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004500:	6982      	ldr	r2, [r0, #24]
 8004502:	f002 020f 	and.w	r2, r2, #15
 8004506:	428a      	cmp	r2, r1
 8004508:	d869      	bhi.n	80045de <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800450a:	4940      	ldr	r1, [pc, #256]	; (800460c <HAL_RCC_ClockConfig+0x238>)
 800450c:	680a      	ldr	r2, [r1, #0]
 800450e:	f002 020f 	and.w	r2, r2, #15
 8004512:	42aa      	cmp	r2, r5
 8004514:	d90a      	bls.n	800452c <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004516:	680a      	ldr	r2, [r1, #0]
 8004518:	f022 020f 	bic.w	r2, r2, #15
 800451c:	432a      	orrs	r2, r5
 800451e:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004520:	680a      	ldr	r2, [r1, #0]
 8004522:	f002 020f 	and.w	r2, r2, #15
 8004526:	42aa      	cmp	r2, r5
 8004528:	f47f af6b 	bne.w	8004402 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800452c:	075a      	lsls	r2, r3, #29
 800452e:	d50b      	bpl.n	8004548 <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004530:	4937      	ldr	r1, [pc, #220]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004532:	6920      	ldr	r0, [r4, #16]
 8004534:	698a      	ldr	r2, [r1, #24]
 8004536:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800453a:	4290      	cmp	r0, r2
 800453c:	d204      	bcs.n	8004548 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800453e:	698a      	ldr	r2, [r1, #24]
 8004540:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004544:	4302      	orrs	r2, r0
 8004546:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004548:	071f      	lsls	r7, r3, #28
 800454a:	d50b      	bpl.n	8004564 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800454c:	4930      	ldr	r1, [pc, #192]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 800454e:	6960      	ldr	r0, [r4, #20]
 8004550:	69ca      	ldr	r2, [r1, #28]
 8004552:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004556:	4290      	cmp	r0, r2
 8004558:	d204      	bcs.n	8004564 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800455a:	69ca      	ldr	r2, [r1, #28]
 800455c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004560:	4302      	orrs	r2, r0
 8004562:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004564:	06de      	lsls	r6, r3, #27
 8004566:	d50b      	bpl.n	8004580 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004568:	4929      	ldr	r1, [pc, #164]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 800456a:	69a0      	ldr	r0, [r4, #24]
 800456c:	69ca      	ldr	r2, [r1, #28]
 800456e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004572:	4290      	cmp	r0, r2
 8004574:	d204      	bcs.n	8004580 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004576:	69ca      	ldr	r2, [r1, #28]
 8004578:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800457c:	4302      	orrs	r2, r0
 800457e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004580:	069d      	lsls	r5, r3, #26
 8004582:	d50b      	bpl.n	800459c <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004584:	4a22      	ldr	r2, [pc, #136]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 8004586:	69e1      	ldr	r1, [r4, #28]
 8004588:	6a13      	ldr	r3, [r2, #32]
 800458a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800458e:	4299      	cmp	r1, r3
 8004590:	d204      	bcs.n	800459c <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004592:	6a13      	ldr	r3, [r2, #32]
 8004594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004598:	430b      	orrs	r3, r1
 800459a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800459c:	f7ff fef8 	bl	8004390 <HAL_RCC_GetSysClockFreq>
 80045a0:	4a1b      	ldr	r2, [pc, #108]	; (8004610 <HAL_RCC_ClockConfig+0x23c>)
 80045a2:	4603      	mov	r3, r0
 80045a4:	481b      	ldr	r0, [pc, #108]	; (8004614 <HAL_RCC_ClockConfig+0x240>)
 80045a6:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045a8:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045aa:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80045ae:	4d1a      	ldr	r5, [pc, #104]	; (8004618 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045b0:	f002 020f 	and.w	r2, r2, #15
 80045b4:	4c19      	ldr	r4, [pc, #100]	; (800461c <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045b6:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045b8:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045ba:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 80045be:	4818      	ldr	r0, [pc, #96]	; (8004620 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045c0:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045c4:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 80045c6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80045c8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045ca:	40d3      	lsrs	r3, r2
 80045cc:	6023      	str	r3, [r4, #0]
}
 80045ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 80045d2:	f7fd b8b7 	b.w	8001744 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045d6:	07da      	lsls	r2, r3, #31
 80045d8:	f53f af60 	bmi.w	800449c <HAL_RCC_ClockConfig+0xc8>
 80045dc:	e795      	b.n	800450a <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045de:	6982      	ldr	r2, [r0, #24]
 80045e0:	f022 020f 	bic.w	r2, r2, #15
 80045e4:	430a      	orrs	r2, r1
 80045e6:	6182      	str	r2, [r0, #24]
 80045e8:	e78f      	b.n	800450a <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045ea:	019f      	lsls	r7, r3, #6
 80045ec:	f53f af6a 	bmi.w	80044c4 <HAL_RCC_ClockConfig+0xf0>
 80045f0:	e707      	b.n	8004402 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80045f2:	2001      	movs	r0, #1
}
 80045f4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80045f6:	039b      	lsls	r3, r3, #14
 80045f8:	f53f af64 	bmi.w	80044c4 <HAL_RCC_ClockConfig+0xf0>
 80045fc:	e701      	b.n	8004402 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80045fe:	2003      	movs	r0, #3
 8004600:	e700      	b.n	8004404 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004602:	05de      	lsls	r6, r3, #23
 8004604:	f53f af5e 	bmi.w	80044c4 <HAL_RCC_ClockConfig+0xf0>
 8004608:	e6fb      	b.n	8004402 <HAL_RCC_ClockConfig+0x2e>
 800460a:	bf00      	nop
 800460c:	52002000 	.word	0x52002000
 8004610:	58024400 	.word	0x58024400
 8004614:	08012d90 	.word	0x08012d90
 8004618:	24000000 	.word	0x24000000
 800461c:	24000004 	.word	0x24000004
 8004620:	2400000c 	.word	0x2400000c

08004624 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004624:	4a18      	ldr	r2, [pc, #96]	; (8004688 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004626:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004628:	6913      	ldr	r3, [r2, #16]
 800462a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800462e:	2b10      	cmp	r3, #16
 8004630:	d01a      	beq.n	8004668 <HAL_RCC_GetHCLKFreq+0x44>
 8004632:	2b18      	cmp	r3, #24
 8004634:	d023      	beq.n	800467e <HAL_RCC_GetHCLKFreq+0x5a>
 8004636:	b1cb      	cbz	r3, 800466c <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 8004638:	4814      	ldr	r0, [pc, #80]	; (800468c <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800463a:	4b13      	ldr	r3, [pc, #76]	; (8004688 <HAL_RCC_GetHCLKFreq+0x64>)
 800463c:	4914      	ldr	r1, [pc, #80]	; (8004690 <HAL_RCC_GetHCLKFreq+0x6c>)
 800463e:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004640:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004642:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004646:	4c13      	ldr	r4, [pc, #76]	; (8004694 <HAL_RCC_GetHCLKFreq+0x70>)
 8004648:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800464c:	4d12      	ldr	r5, [pc, #72]	; (8004698 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800464e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004650:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004652:	f002 021f 	and.w	r2, r2, #31
 8004656:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800465a:	f003 001f 	and.w	r0, r3, #31
 800465e:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 8004662:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004664:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004666:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004668:	480c      	ldr	r0, [pc, #48]	; (800469c <HAL_RCC_GetHCLKFreq+0x78>)
 800466a:	e7e6      	b.n	800463a <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800466c:	6813      	ldr	r3, [r2, #0]
 800466e:	069b      	lsls	r3, r3, #26
 8004670:	d508      	bpl.n	8004684 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004672:	6813      	ldr	r3, [r2, #0]
 8004674:	480a      	ldr	r0, [pc, #40]	; (80046a0 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004676:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800467a:	40d8      	lsrs	r0, r3
 800467c:	e7dd      	b.n	800463a <HAL_RCC_GetHCLKFreq+0x16>
 800467e:	f7ff fb57 	bl	8003d30 <HAL_RCC_GetSysClockFreq.part.0>
 8004682:	e7da      	b.n	800463a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004684:	4806      	ldr	r0, [pc, #24]	; (80046a0 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004686:	e7d8      	b.n	800463a <HAL_RCC_GetHCLKFreq+0x16>
 8004688:	58024400 	.word	0x58024400
 800468c:	003d0900 	.word	0x003d0900
 8004690:	08012d90 	.word	0x08012d90
 8004694:	24000004 	.word	0x24000004
 8004698:	24000000 	.word	0x24000000
 800469c:	007a1200 	.word	0x007a1200
 80046a0:	03d09000 	.word	0x03d09000

080046a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a4:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80046a6:	f7ff ffbd 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 80046aa:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80046ac:	4a05      	ldr	r2, [pc, #20]	; (80046c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046ae:	69db      	ldr	r3, [r3, #28]
 80046b0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80046b4:	5cd3      	ldrb	r3, [r2, r3]
 80046b6:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80046ba:	40d8      	lsrs	r0, r3
 80046bc:	bd08      	pop	{r3, pc}
 80046be:	bf00      	nop
 80046c0:	58024400 	.word	0x58024400
 80046c4:	08012d90 	.word	0x08012d90

080046c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046c8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80046ca:	f7ff ffab 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 80046ce:	4b05      	ldr	r3, [pc, #20]	; (80046e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80046d0:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80046d8:	5cd3      	ldrb	r3, [r2, r3]
 80046da:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80046de:	40d8      	lsrs	r0, r3
 80046e0:	bd08      	pop	{r3, pc}
 80046e2:	bf00      	nop
 80046e4:	58024400 	.word	0x58024400
 80046e8:	08012d90 	.word	0x08012d90

080046ec <HAL_RCC_GetClockConfig>:
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80046ec:	4b13      	ldr	r3, [pc, #76]	; (800473c <HAL_RCC_GetClockConfig+0x50>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80046ee:	223f      	movs	r2, #63	; 0x3f
 80046f0:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	f002 0207 	and.w	r2, r2, #7
 80046f8:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80046fa:	699a      	ldr	r2, [r3, #24]
 80046fc:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8004700:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004702:	699a      	ldr	r2, [r3, #24]
 8004704:	f002 020f 	and.w	r2, r2, #15
 8004708:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800470a:	699a      	ldr	r2, [r3, #24]
 800470c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004710:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004712:	69da      	ldr	r2, [r3, #28]
 8004714:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004718:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004720:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004722:	6a1b      	ldr	r3, [r3, #32]
{
 8004724:	b410      	push	{r4}
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004726:	f003 0370 	and.w	r3, r3, #112	; 0x70
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800472a:	4c05      	ldr	r4, [pc, #20]	; (8004740 <HAL_RCC_GetClockConfig+0x54>)
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800472c:	61c3      	str	r3, [r0, #28]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800472e:	6823      	ldr	r3, [r4, #0]
}
 8004730:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004734:	f003 030f 	and.w	r3, r3, #15
 8004738:	600b      	str	r3, [r1, #0]
}
 800473a:	4770      	bx	lr
 800473c:	58024400 	.word	0x58024400
 8004740:	52002000 	.word	0x52002000

08004744 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004746:	4c3a      	ldr	r4, [pc, #232]	; (8004830 <RCCEx_PLL2_Config+0xec>)
 8004748:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	2b03      	cmp	r3, #3
 8004750:	d067      	beq.n	8004822 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	4606      	mov	r6, r0
 8004756:	460f      	mov	r7, r1
 8004758:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800475c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475e:	f7fd fa45 	bl	8001bec <HAL_GetTick>
 8004762:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004764:	e004      	b.n	8004770 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004766:	f7fd fa41 	bl	8001bec <HAL_GetTick>
 800476a:	1b43      	subs	r3, r0, r5
 800476c:	2b02      	cmp	r3, #2
 800476e:	d856      	bhi.n	800481e <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004770:	6823      	ldr	r3, [r4, #0]
 8004772:	011a      	lsls	r2, r3, #4
 8004774:	d4f7      	bmi.n	8004766 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004776:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004778:	6832      	ldr	r2, [r6, #0]
 800477a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800477e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004782:	62a3      	str	r3, [r4, #40]	; 0x28
 8004784:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004788:	3b01      	subs	r3, #1
 800478a:	3a01      	subs	r2, #1
 800478c:	025b      	lsls	r3, r3, #9
 800478e:	0412      	lsls	r2, r2, #16
 8004790:	b29b      	uxth	r3, r3
 8004792:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004796:	4313      	orrs	r3, r2
 8004798:	6872      	ldr	r2, [r6, #4]
 800479a:	3a01      	subs	r2, #1
 800479c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047a0:	4313      	orrs	r3, r2
 80047a2:	6932      	ldr	r2, [r6, #16]
 80047a4:	3a01      	subs	r2, #1
 80047a6:	0612      	lsls	r2, r2, #24
 80047a8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80047ac:	4313      	orrs	r3, r2
 80047ae:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80047b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047b2:	6972      	ldr	r2, [r6, #20]
 80047b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80047b8:	4313      	orrs	r3, r2
 80047ba:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80047bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047be:	69b3      	ldr	r3, [r6, #24]
 80047c0:	f022 0220 	bic.w	r2, r2, #32
 80047c4:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80047c6:	4b1b      	ldr	r3, [pc, #108]	; (8004834 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80047c8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80047ca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047cc:	f022 0210 	bic.w	r2, r2, #16
 80047d0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80047d2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80047d4:	69f2      	ldr	r2, [r6, #28]
 80047d6:	400b      	ands	r3, r1
 80047d8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80047dc:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80047de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047e0:	f043 0310 	orr.w	r3, r3, #16
 80047e4:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80047e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80047e8:	b1ef      	cbz	r7, 8004826 <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80047ea:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80047ec:	bf0c      	ite	eq
 80047ee:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80047f2:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80047f6:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80047f8:	4c0d      	ldr	r4, [pc, #52]	; (8004830 <RCCEx_PLL2_Config+0xec>)
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004800:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004802:	f7fd f9f3 	bl	8001bec <HAL_GetTick>
 8004806:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004808:	e004      	b.n	8004814 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800480a:	f7fd f9ef 	bl	8001bec <HAL_GetTick>
 800480e:	1b40      	subs	r0, r0, r5
 8004810:	2802      	cmp	r0, #2
 8004812:	d804      	bhi.n	800481e <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	d5f7      	bpl.n	800480a <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800481a:	2000      	movs	r0, #0
}
 800481c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800481e:	2003      	movs	r0, #3
}
 8004820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004822:	2001      	movs	r0, #1
}
 8004824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004826:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800482a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800482c:	e7e4      	b.n	80047f8 <RCCEx_PLL2_Config+0xb4>
 800482e:	bf00      	nop
 8004830:	58024400 	.word	0x58024400
 8004834:	ffff0007 	.word	0xffff0007

08004838 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800483a:	4c3a      	ldr	r4, [pc, #232]	; (8004924 <RCCEx_PLL3_Config+0xec>)
 800483c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b03      	cmp	r3, #3
 8004844:	d067      	beq.n	8004916 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	4606      	mov	r6, r0
 800484a:	460f      	mov	r7, r1
 800484c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004850:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004852:	f7fd f9cb 	bl	8001bec <HAL_GetTick>
 8004856:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004858:	e004      	b.n	8004864 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800485a:	f7fd f9c7 	bl	8001bec <HAL_GetTick>
 800485e:	1b43      	subs	r3, r0, r5
 8004860:	2b02      	cmp	r3, #2
 8004862:	d856      	bhi.n	8004912 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	009a      	lsls	r2, r3, #2
 8004868:	d4f7      	bmi.n	800485a <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800486a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800486c:	6832      	ldr	r2, [r6, #0]
 800486e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8004872:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004876:	62a3      	str	r3, [r4, #40]	; 0x28
 8004878:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800487c:	3b01      	subs	r3, #1
 800487e:	3a01      	subs	r2, #1
 8004880:	025b      	lsls	r3, r3, #9
 8004882:	0412      	lsls	r2, r2, #16
 8004884:	b29b      	uxth	r3, r3
 8004886:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800488a:	4313      	orrs	r3, r2
 800488c:	6872      	ldr	r2, [r6, #4]
 800488e:	3a01      	subs	r2, #1
 8004890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004894:	4313      	orrs	r3, r2
 8004896:	6932      	ldr	r2, [r6, #16]
 8004898:	3a01      	subs	r2, #1
 800489a:	0612      	lsls	r2, r2, #24
 800489c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80048a0:	4313      	orrs	r3, r2
 80048a2:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80048a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80048a6:	6972      	ldr	r2, [r6, #20]
 80048a8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80048ac:	4313      	orrs	r3, r2
 80048ae:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80048b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80048b2:	69b3      	ldr	r3, [r6, #24]
 80048b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80048b8:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80048ba:	4b1b      	ldr	r3, [pc, #108]	; (8004928 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80048bc:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80048be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80048c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048c4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80048c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80048c8:	69f2      	ldr	r2, [r6, #28]
 80048ca:	400b      	ands	r3, r1
 80048cc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80048d0:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80048d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80048d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d8:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80048da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80048dc:	b1ef      	cbz	r7, 800491a <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80048de:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80048e0:	bf0c      	ite	eq
 80048e2:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80048e6:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80048ea:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80048ec:	4c0d      	ldr	r4, [pc, #52]	; (8004924 <RCCEx_PLL3_Config+0xec>)
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048f6:	f7fd f979 	bl	8001bec <HAL_GetTick>
 80048fa:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80048fc:	e004      	b.n	8004908 <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80048fe:	f7fd f975 	bl	8001bec <HAL_GetTick>
 8004902:	1b40      	subs	r0, r0, r5
 8004904:	2802      	cmp	r0, #2
 8004906:	d804      	bhi.n	8004912 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004908:	6823      	ldr	r3, [r4, #0]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	d5f7      	bpl.n	80048fe <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800490e:	2000      	movs	r0, #0
}
 8004910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004912:	2003      	movs	r0, #3
}
 8004914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004916:	2001      	movs	r0, #1
}
 8004918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800491a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800491e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004920:	e7e4      	b.n	80048ec <RCCEx_PLL3_Config+0xb4>
 8004922:	bf00      	nop
 8004924:	58024400 	.word	0x58024400
 8004928:	ffff0007 	.word	0xffff0007

0800492c <HAL_RCCEx_PeriphCLKConfig>:
{
 800492c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004930:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004934:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004936:	0118      	lsls	r0, r3, #4
 8004938:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800493c:	d51e      	bpl.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x50>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800493e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004940:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8004944:	f000 84f6 	beq.w	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa08>
 8004948:	d825      	bhi.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800494a:	2900      	cmp	r1, #0
 800494c:	f000 8422 	beq.w	8005194 <HAL_RCCEx_PeriphCLKConfig+0x868>
 8004950:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004954:	d122      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x70>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004956:	2102      	movs	r1, #2
 8004958:	f104 0008 	add.w	r0, r4, #8
 800495c:	f7ff fef2 	bl	8004744 <RCCEx_PLL2_Config>
 8004960:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8004962:	2e00      	cmp	r6, #0
 8004964:	f040 8527 	bne.w	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xa8a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004968:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800496a:	e9d4 3200 	ldrd	r3, r2, [r4]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800496e:	4d9e      	ldr	r5, [pc, #632]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004970:	2600      	movs	r6, #0
 8004972:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004974:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8004978:	4301      	orrs	r1, r0
 800497a:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800497c:	05d9      	lsls	r1, r3, #23
 800497e:	d511      	bpl.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004980:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004982:	2904      	cmp	r1, #4
 8004984:	f200 857a 	bhi.w	800547c <HAL_RCCEx_PeriphCLKConfig+0xb50>
 8004988:	e8df f011 	tbh	[pc, r1, lsl #1]
 800498c:	04e504de 	.word	0x04e504de
 8004990:	02f604ee 	.word	0x02f604ee
 8004994:	02f6      	.short	0x02f6
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004996:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800499a:	d0e8      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x42>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800499c:	05d9      	lsls	r1, r3, #23
    switch (PeriphClkInit->SpdifrxClockSelection)
 800499e:	f04f 0601 	mov.w	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049a2:	d4ed      	bmi.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch (PeriphClkInit->Sai1ClockSelection)
 80049a4:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80049a6:	055f      	lsls	r7, r3, #21
 80049a8:	d521      	bpl.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
    switch (PeriphClkInit->Sai4AClockSelection)
 80049aa:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80049ae:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80049b2:	f000 84f6 	beq.w	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 80049b6:	f200 80d6 	bhi.w	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 80049ba:	2900      	cmp	r1, #0
 80049bc:	f000 83fd 	beq.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x88e>
 80049c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80049c4:	f040 80d9 	bne.w	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x24e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049c8:	2100      	movs	r1, #0
 80049ca:	f104 0008 	add.w	r0, r4, #8
 80049ce:	f7ff feb9 	bl	8004744 <RCCEx_PLL2_Config>
 80049d2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80049d4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80049d8:	2d00      	cmp	r5, #0
 80049da:	f040 83c3 	bne.w	8005164 <HAL_RCCEx_PeriphCLKConfig+0x838>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80049de:	4f82      	ldr	r7, [pc, #520]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80049e0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80049e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049e6:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 80049ea:	4301      	orrs	r1, r0
 80049ec:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80049ee:	0518      	lsls	r0, r3, #20
 80049f0:	d521      	bpl.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    switch (PeriphClkInit->Sai4BClockSelection)
 80049f2:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 80049f6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80049fa:	f000 84be 	beq.w	800537a <HAL_RCCEx_PeriphCLKConfig+0xa4e>
 80049fe:	f200 80bf 	bhi.w	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004a02:	2900      	cmp	r1, #0
 8004a04:	f000 83cd 	beq.w	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x876>
 8004a08:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8004a0c:	f040 80c2 	bne.w	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x268>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a10:	2100      	movs	r1, #0
 8004a12:	f104 0008 	add.w	r0, r4, #8
 8004a16:	f7ff fe95 	bl	8004744 <RCCEx_PLL2_Config>
 8004a1a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a1c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a20:	2d00      	cmp	r5, #0
 8004a22:	f040 83a3 	bne.w	800516c <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004a26:	4f70      	ldr	r7, [pc, #448]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004a28:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8004a2c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004a2e:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 8004a32:	4301      	orrs	r1, r0
 8004a34:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a36:	0199      	lsls	r1, r3, #6
 8004a38:	d518      	bpl.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
    switch (PeriphClkInit->OspiClockSelection)
 8004a3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004a3c:	2920      	cmp	r1, #32
 8004a3e:	f000 8447 	beq.w	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8004a42:	f200 80aa 	bhi.w	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004a46:	b139      	cbz	r1, 8004a58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8004a48:	2910      	cmp	r1, #16
 8004a4a:	f040 80a9 	bne.w	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x274>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a4e:	4866      	ldr	r0, [pc, #408]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004a50:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004a52:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004a56:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8004a58:	2d00      	cmp	r5, #0
 8004a5a:	f040 83b6 	bne.w	80051ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004a5e:	4f62      	ldr	r7, [pc, #392]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004a60:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8004a62:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004a64:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8004a68:	4301      	orrs	r1, r0
 8004a6a:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004a6c:	04df      	lsls	r7, r3, #19
 8004a6e:	d51f      	bpl.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004a70:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004a72:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004a76:	f000 848a 	beq.w	800538e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8004a7a:	f200 8094 	bhi.w	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8004a7e:	2900      	cmp	r1, #0
 8004a80:	f000 8395 	beq.w	80051ae <HAL_RCCEx_PeriphCLKConfig+0x882>
 8004a84:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8004a88:	f040 8095 	bne.w	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	f104 0008 	add.w	r0, r4, #8
 8004a92:	f7ff fe57 	bl	8004744 <RCCEx_PLL2_Config>
 8004a96:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004a98:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a9c:	2d00      	cmp	r5, #0
 8004a9e:	f040 8363 	bne.w	8005168 <HAL_RCCEx_PeriphCLKConfig+0x83c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004aa2:	4f51      	ldr	r7, [pc, #324]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004aa4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004aa6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004aa8:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8004aac:	4301      	orrs	r1, r0
 8004aae:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004ab0:	0498      	lsls	r0, r3, #18
 8004ab2:	d51c      	bpl.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004ab4:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8004ab6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004aba:	f000 83f3 	beq.w	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x978>
 8004abe:	d87d      	bhi.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x290>
 8004ac0:	b159      	cbz	r1, 8004ada <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004ac2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004ac6:	f040 8081 	bne.w	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004aca:	2101      	movs	r1, #1
 8004acc:	f104 0008 	add.w	r0, r4, #8
 8004ad0:	f7ff fe38 	bl	8004744 <RCCEx_PLL2_Config>
 8004ad4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004ad6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ada:	2d00      	cmp	r5, #0
 8004adc:	f040 8385 	bne.w	80051ea <HAL_RCCEx_PeriphCLKConfig+0x8be>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004ae0:	4f41      	ldr	r7, [pc, #260]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ae2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004ae4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ae6:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8004aea:	4301      	orrs	r1, r0
 8004aec:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004aee:	0459      	lsls	r1, r3, #17
 8004af0:	d51d      	bpl.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x202>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004af2:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8004af6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004afa:	f000 83de 	beq.w	80052ba <HAL_RCCEx_PeriphCLKConfig+0x98e>
 8004afe:	d868      	bhi.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004b00:	b151      	cbz	r1, 8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8004b02:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8004b06:	d16c      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b08:	2101      	movs	r1, #1
 8004b0a:	f104 0008 	add.w	r0, r4, #8
 8004b0e:	f7ff fe19 	bl	8004744 <RCCEx_PLL2_Config>
 8004b12:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b14:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004b18:	2d00      	cmp	r5, #0
 8004b1a:	f040 8364 	bne.w	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004b1e:	4f32      	ldr	r7, [pc, #200]	; (8004be8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004b20:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8004b24:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004b26:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 8004b2a:	4301      	orrs	r1, r0
 8004b2c:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b2e:	041f      	lsls	r7, r3, #16
 8004b30:	d50d      	bpl.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch (PeriphClkInit->FdcanClockSelection)
 8004b32:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8004b34:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8004b38:	f000 8386 	beq.w	8005248 <HAL_RCCEx_PeriphCLKConfig+0x91c>
 8004b3c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004b40:	f000 823c 	beq.w	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x690>
 8004b44:	2900      	cmp	r1, #0
 8004b46:	f000 8241 	beq.w	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8004b4a:	2601      	movs	r6, #1
 8004b4c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004b4e:	01d8      	lsls	r0, r3, #7
 8004b50:	d55b      	bpl.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FmcClockSelection)
 8004b52:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004b54:	2903      	cmp	r1, #3
 8004b56:	f200 8494 	bhi.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0xb56>
 8004b5a:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004b5e:	004c      	.short	0x004c
 8004b60:	037d0047 	.word	0x037d0047
 8004b64:	004c      	.short	0x004c
    switch (PeriphClkInit->Sai4AClockSelection)
 8004b66:	f421 1000 	bic.w	r0, r1, #2097152	; 0x200000
 8004b6a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004b6e:	f43f af33 	beq.w	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004b72:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 8004b76:	f43f af2f 	beq.w	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004b7a:	2601      	movs	r6, #1
 8004b7c:	4635      	mov	r5, r6
 8004b7e:	e736      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004b80:	f021 7080 	bic.w	r0, r1, #16777216	; 0x1000000
 8004b84:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8004b88:	f43f af4a 	beq.w	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b8c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8004b90:	f43f af46 	beq.w	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b94:	2601      	movs	r6, #1
 8004b96:	4635      	mov	r5, r6
 8004b98:	e74d      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    switch (PeriphClkInit->OspiClockSelection)
 8004b9a:	2930      	cmp	r1, #48	; 0x30
 8004b9c:	f43f af5c 	beq.w	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8004ba0:	2601      	movs	r6, #1
 8004ba2:	4635      	mov	r5, r6
 8004ba4:	e762      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004ba6:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8004baa:	f43f af77 	beq.w	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x170>
 8004bae:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8004bb2:	f43f af73 	beq.w	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x170>
 8004bb6:	2601      	movs	r6, #1
 8004bb8:	4635      	mov	r5, r6
 8004bba:	e779      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004bbc:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 8004bc0:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004bc4:	d089      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004bc6:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8004bca:	d086      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004bcc:	2601      	movs	r6, #1
 8004bce:	4635      	mov	r5, r6
 8004bd0:	e78d      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004bd2:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8004bd6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004bda:	d09d      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8004bdc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8004be0:	d09a      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8004be2:	2601      	movs	r6, #1
 8004be4:	4635      	mov	r5, r6
 8004be6:	e7a2      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004be8:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bec:	4839      	ldr	r0, [pc, #228]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8004bee:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004bf0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004bf4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8004bf6:	2d00      	cmp	r5, #0
 8004bf8:	f040 82f9 	bne.w	80051ee <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004bfc:	4f35      	ldr	r7, [pc, #212]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8004bfe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8004c00:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004c02:	f021 0103 	bic.w	r1, r1, #3
 8004c06:	4301      	orrs	r1, r0
 8004c08:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c0a:	0259      	lsls	r1, r3, #9
 8004c0c:	f100 8210 	bmi.w	8005030 <HAL_RCCEx_PeriphCLKConfig+0x704>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c10:	07d9      	lsls	r1, r3, #31
 8004c12:	d52f      	bpl.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c14:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8004c16:	2928      	cmp	r1, #40	; 0x28
 8004c18:	d82a      	bhi.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8004c1a:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004c1e:	01fe      	.short	0x01fe
 8004c20:	00290029 	.word	0x00290029
 8004c24:	00290029 	.word	0x00290029
 8004c28:	00290029 	.word	0x00290029
 8004c2c:	01f60029 	.word	0x01f60029
 8004c30:	00290029 	.word	0x00290029
 8004c34:	00290029 	.word	0x00290029
 8004c38:	00290029 	.word	0x00290029
 8004c3c:	03e80029 	.word	0x03e80029
 8004c40:	00290029 	.word	0x00290029
 8004c44:	00290029 	.word	0x00290029
 8004c48:	00290029 	.word	0x00290029
 8004c4c:	01fe0029 	.word	0x01fe0029
 8004c50:	00290029 	.word	0x00290029
 8004c54:	00290029 	.word	0x00290029
 8004c58:	00290029 	.word	0x00290029
 8004c5c:	01fe0029 	.word	0x01fe0029
 8004c60:	00290029 	.word	0x00290029
 8004c64:	00290029 	.word	0x00290029
 8004c68:	00290029 	.word	0x00290029
 8004c6c:	01fe0029 	.word	0x01fe0029
 8004c70:	2601      	movs	r6, #1
 8004c72:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c74:	079f      	lsls	r7, r3, #30
 8004c76:	d51d      	bpl.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x388>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c78:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8004c7a:	2905      	cmp	r1, #5
 8004c7c:	f200 83fb 	bhi.w	8005476 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
 8004c80:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004c84:	0006000e 	.word	0x0006000e
 8004c88:	000e03a9 	.word	0x000e03a9
 8004c8c:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c90:	2101      	movs	r1, #1
 8004c92:	f104 0008 	add.w	r0, r4, #8
 8004c96:	f7ff fd55 	bl	8004744 <RCCEx_PLL2_Config>
 8004c9a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c9c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ca0:	2d00      	cmp	r5, #0
 8004ca2:	f040 829c 	bne.w	80051de <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004ca6:	4f0b      	ldr	r7, [pc, #44]	; (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8004ca8:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004caa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004cac:	f021 0107 	bic.w	r1, r1, #7
 8004cb0:	4301      	orrs	r1, r0
 8004cb2:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cb4:	0758      	lsls	r0, r3, #29
 8004cb6:	d522      	bpl.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004cb8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004cbc:	2905      	cmp	r1, #5
 8004cbe:	f200 83d7 	bhi.w	8005470 <HAL_RCCEx_PeriphCLKConfig+0xb44>
 8004cc2:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004cc6:	0011      	.short	0x0011
 8004cc8:	037c0009 	.word	0x037c0009
 8004ccc:	00110011 	.word	0x00110011
 8004cd0:	0011      	.short	0x0011
 8004cd2:	bf00      	nop
 8004cd4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cd8:	2101      	movs	r1, #1
 8004cda:	f104 0008 	add.w	r0, r4, #8
 8004cde:	f7ff fd31 	bl	8004744 <RCCEx_PLL2_Config>
 8004ce2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ce4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ce8:	2d00      	cmp	r5, #0
 8004cea:	f040 8276 	bne.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x8ae>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cee:	4fa8      	ldr	r7, [pc, #672]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004cf0:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8004cf4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004cf6:	f021 0107 	bic.w	r1, r1, #7
 8004cfa:	4301      	orrs	r1, r0
 8004cfc:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004cfe:	0699      	lsls	r1, r3, #26
 8004d00:	d51f      	bpl.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x416>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004d02:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8004d06:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004d0a:	f000 82ee 	beq.w	80052ea <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8004d0e:	f200 8100 	bhi.w	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
 8004d12:	b159      	cbz	r1, 8004d2c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004d14:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8004d18:	f040 8105 	bne.w	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	f104 0008 	add.w	r0, r4, #8
 8004d22:	f7ff fd0f 	bl	8004744 <RCCEx_PLL2_Config>
 8004d26:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004d28:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004d2c:	2d00      	cmp	r5, #0
 8004d2e:	f040 8250 	bne.w	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d32:	4f97      	ldr	r7, [pc, #604]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004d34:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8004d38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d3a:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 8004d3e:	4301      	orrs	r1, r0
 8004d40:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004d42:	065f      	lsls	r7, r3, #25
 8004d44:	d51f      	bpl.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004d46:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8004d4a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8004d4e:	f000 829e 	beq.w	800528e <HAL_RCCEx_PeriphCLKConfig+0x962>
 8004d52:	f200 80eb 	bhi.w	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x600>
 8004d56:	b159      	cbz	r1, 8004d70 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8004d58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004d5c:	f040 80f0 	bne.w	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x614>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d60:	2100      	movs	r1, #0
 8004d62:	f104 0008 	add.w	r0, r4, #8
 8004d66:	f7ff fced 	bl	8004744 <RCCEx_PLL2_Config>
 8004d6a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004d6c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004d70:	2d00      	cmp	r5, #0
 8004d72:	f040 8236 	bne.w	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d76:	4f86      	ldr	r7, [pc, #536]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004d78:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8004d7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d7e:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 8004d82:	4301      	orrs	r1, r0
 8004d84:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004d86:	0618      	lsls	r0, r3, #24
 8004d88:	d51f      	bpl.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004d8a:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8004d8e:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8004d92:	f000 8271 	beq.w	8005278 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8004d96:	f200 80d6 	bhi.w	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8004d9a:	b159      	cbz	r1, 8004db4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004d9c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004da0:	f040 80db 	bne.w	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x62e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004da4:	2100      	movs	r1, #0
 8004da6:	f104 0008 	add.w	r0, r4, #8
 8004daa:	f7ff fccb 	bl	8004744 <RCCEx_PLL2_Config>
 8004dae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004db0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004db4:	2d00      	cmp	r5, #0
 8004db6:	f040 820a 	bne.w	80051ce <HAL_RCCEx_PeriphCLKConfig+0x8a2>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004dba:	4f75      	ldr	r7, [pc, #468]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004dbc:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8004dc0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004dc2:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004dc6:	4301      	orrs	r1, r0
 8004dc8:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004dca:	0719      	lsls	r1, r3, #28
 8004dcc:	d50b      	bpl.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004dce:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004dd2:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8004dd6:	f000 82a1 	beq.w	800531c <HAL_RCCEx_PeriphCLKConfig+0x9f0>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004dda:	4f6d      	ldr	r7, [pc, #436]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004ddc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004dde:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004de2:	4301      	orrs	r1, r0
 8004de4:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004de6:	06df      	lsls	r7, r3, #27
 8004de8:	d50b      	bpl.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004dea:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8004dee:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8004df2:	f000 8286 	beq.w	8005302 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004df6:	4f66      	ldr	r7, [pc, #408]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004df8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004dfa:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8004dfe:	4301      	orrs	r1, r0
 8004e00:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e02:	0318      	lsls	r0, r3, #12
 8004e04:	d50e      	bpl.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    switch (PeriphClkInit->AdcClockSelection)
 8004e06:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8004e0a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004e0e:	f000 80c1 	beq.w	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x668>
 8004e12:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004e16:	f000 80c5 	beq.w	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004e1a:	2900      	cmp	r1, #0
 8004e1c:	f000 8200 	beq.w	8005220 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8004e20:	2601      	movs	r6, #1
 8004e22:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e24:	0359      	lsls	r1, r3, #13
 8004e26:	d50f      	bpl.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    switch (PeriphClkInit->UsbClockSelection)
 8004e28:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8004e2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8004e30:	f000 80d7 	beq.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8004e34:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8004e38:	f000 80db 	beq.w	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8004e3c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004e40:	f000 81f8 	beq.w	8005234 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8004e44:	2601      	movs	r6, #1
 8004e46:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004e48:	03df      	lsls	r7, r3, #15
 8004e4a:	d509      	bpl.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x534>
    switch (PeriphClkInit->SdmmcClockSelection)
 8004e4c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004e4e:	2900      	cmp	r1, #0
 8004e50:	f000 81dd 	beq.w	800520e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004e54:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004e58:	f000 818a 	beq.w	8005170 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8004e5c:	2601      	movs	r6, #1
 8004e5e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e60:	0098      	lsls	r0, r3, #2
 8004e62:	f100 8165 	bmi.w	8005130 <HAL_RCCEx_PeriphCLKConfig+0x804>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e66:	0399      	lsls	r1, r3, #14
 8004e68:	d50b      	bpl.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch (PeriphClkInit->RngClockSelection)
 8004e6a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8004e6c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004e70:	f000 81c5 	beq.w	80051fe <HAL_RCCEx_PeriphCLKConfig+0x8d2>
 8004e74:	d974      	bls.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8004e76:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8004e7a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004e7e:	d071      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8004e80:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e82:	02df      	lsls	r7, r3, #11
 8004e84:	d506      	bpl.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x568>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e86:	4842      	ldr	r0, [pc, #264]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004e88:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8004e8a:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004e8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004e90:	4329      	orrs	r1, r5
 8004e92:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e94:	029d      	lsls	r5, r3, #10
 8004e96:	d506      	bpl.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e98:	483d      	ldr	r0, [pc, #244]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004e9a:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8004e9c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004e9e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8004ea2:	4329      	orrs	r1, r5
 8004ea4:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004ea6:	0058      	lsls	r0, r3, #1
 8004ea8:	d509      	bpl.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004eaa:	4939      	ldr	r1, [pc, #228]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004eac:	6908      	ldr	r0, [r1, #16]
 8004eae:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 8004eb2:	6108      	str	r0, [r1, #16]
 8004eb4:	6908      	ldr	r0, [r1, #16]
 8004eb6:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8004eba:	4328      	orrs	r0, r5
 8004ebc:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	da06      	bge.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004ec2:	4833      	ldr	r0, [pc, #204]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004ec4:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8004ec6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004ec8:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8004ecc:	4329      	orrs	r1, r5
 8004ece:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ed0:	0219      	lsls	r1, r3, #8
 8004ed2:	d507      	bpl.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ed4:	492e      	ldr	r1, [pc, #184]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004ed6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8004eda:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8004edc:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004ee0:	4303      	orrs	r3, r0
 8004ee2:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004ee4:	07d3      	lsls	r3, r2, #31
 8004ee6:	f100 80fe 	bmi.w	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004eea:	0797      	lsls	r7, r2, #30
 8004eec:	f100 8108 	bmi.w	8005100 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004ef0:	0755      	lsls	r5, r2, #29
 8004ef2:	f100 8112 	bmi.w	800511a <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ef6:	0710      	lsls	r0, r2, #28
 8004ef8:	f100 80ea 	bmi.w	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004efc:	06d1      	lsls	r1, r2, #27
 8004efe:	f100 80d9 	bmi.w	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004f02:	0692      	lsls	r2, r2, #26
 8004f04:	f100 8120 	bmi.w	8005148 <HAL_RCCEx_PeriphCLKConfig+0x81c>
    return HAL_OK;
 8004f08:	1e30      	subs	r0, r6, #0
 8004f0a:	bf18      	it	ne
 8004f0c:	2001      	movne	r0, #1
}
 8004f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004f12:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8004f16:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004f1a:	f43f af07 	beq.w	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004f1e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8004f22:	f43f af03 	beq.w	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004f26:	2601      	movs	r6, #1
 8004f28:	4635      	mov	r5, r6
 8004f2a:	e70a      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x416>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f2c:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 8004f30:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8004f34:	f43f af1c 	beq.w	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8004f38:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 8004f3c:	f43f af18 	beq.w	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8004f40:	2601      	movs	r6, #1
 8004f42:	4635      	mov	r5, r6
 8004f44:	e71f      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004f46:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 8004f4a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004f4e:	f43f af31 	beq.w	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004f52:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 8004f56:	f43f af2d 	beq.w	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004f5a:	2601      	movs	r6, #1
 8004f5c:	4635      	mov	r5, r6
 8004f5e:	e734      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->RngClockSelection)
 8004f60:	2900      	cmp	r1, #0
 8004f62:	d18d      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x554>
    if (ret == HAL_OK)
 8004f64:	2d00      	cmp	r5, #0
 8004f66:	f040 8148 	bne.w	80051fa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f6a:	4d09      	ldr	r5, [pc, #36]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004f6c:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004f6e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8004f72:	4301      	orrs	r1, r0
 8004f74:	6569      	str	r1, [r5, #84]	; 0x54
 8004f76:	e784      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004f78:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8004f7a:	2d00      	cmp	r5, #0
 8004f7c:	f040 80f0 	bne.w	8005160 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f80:	4f03      	ldr	r7, [pc, #12]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x664>)
 8004f82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f84:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004f86:	f021 0107 	bic.w	r1, r1, #7
 8004f8a:	4301      	orrs	r1, r0
 8004f8c:	6539      	str	r1, [r7, #80]	; 0x50
 8004f8e:	e50a      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f90:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f94:	2102      	movs	r1, #2
 8004f96:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004f9a:	f7ff fc4d 	bl	8004838 <RCCEx_PLL3_Config>
 8004f9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fa0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fa4:	2d00      	cmp	r5, #0
 8004fa6:	f040 810e 	bne.w	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004faa:	4fb1      	ldr	r7, [pc, #708]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8004fac:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8004fb0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004fb2:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8004fb6:	4301      	orrs	r1, r0
 8004fb8:	65b9      	str	r1, [r7, #88]	; 0x58
 8004fba:	e733      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	f104 0008 	add.w	r0, r4, #8
 8004fc2:	f7ff fbbf 	bl	8004744 <RCCEx_PLL2_Config>
 8004fc6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004fc8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fcc:	2d00      	cmp	r5, #0
 8004fce:	f040 8112 	bne.w	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004fd2:	4fa7      	ldr	r7, [pc, #668]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8004fd4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8004fd6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004fd8:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8004fdc:	4301      	orrs	r1, r0
 8004fde:	6539      	str	r1, [r7, #80]	; 0x50
 8004fe0:	e5b5      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x222>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004fe8:	f7ff fc26 	bl	8004838 <RCCEx_PLL3_Config>
 8004fec:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004fee:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ff2:	2d00      	cmp	r5, #0
 8004ff4:	f040 80fd 	bne.w	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ff8:	4f9d      	ldr	r7, [pc, #628]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8004ffa:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8004ffe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005000:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8005004:	4301      	orrs	r1, r0
 8005006:	6579      	str	r1, [r7, #84]	; 0x54
 8005008:	e71e      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x51c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800500a:	2101      	movs	r1, #1
 800500c:	f104 0008 	add.w	r0, r4, #8
 8005010:	f7ff fb98 	bl	8004744 <RCCEx_PLL2_Config>
 8005014:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005016:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800501a:	2d00      	cmp	r5, #0
 800501c:	f040 80db 	bne.w	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005020:	4f93      	ldr	r7, [pc, #588]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005022:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005024:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005026:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800502a:	4301      	orrs	r1, r0
 800502c:	6579      	str	r1, [r7, #84]	; 0x54
 800502e:	e621      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x348>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005030:	4f90      	ldr	r7, [pc, #576]	; (8005274 <HAL_RCCEx_PeriphCLKConfig+0x948>)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005038:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800503a:	f7fc fdd7 	bl	8001bec <HAL_GetTick>
 800503e:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005040:	e006      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x724>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005042:	f7fc fdd3 	bl	8001bec <HAL_GetTick>
 8005046:	eba0 0008 	sub.w	r0, r0, r8
 800504a:	2864      	cmp	r0, #100	; 0x64
 800504c:	f200 81db 	bhi.w	8005406 <HAL_RCCEx_PeriphCLKConfig+0xada>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	05db      	lsls	r3, r3, #23
 8005054:	d5f5      	bpl.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x716>
    if (ret == HAL_OK)
 8005056:	2d00      	cmp	r5, #0
 8005058:	f040 8205 	bne.w	8005466 <HAL_RCCEx_PeriphCLKConfig+0xb3a>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800505c:	4a84      	ldr	r2, [pc, #528]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 800505e:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005062:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005064:	4059      	eors	r1, r3
 8005066:	f411 7f40 	tst.w	r1, #768	; 0x300
 800506a:	d00b      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x758>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800506c:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800506e:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005070:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005074:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8005078:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800507a:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800507c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8005080:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8005082:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005088:	f000 81cf 	beq.w	800542a <HAL_RCCEx_PeriphCLKConfig+0xafe>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800508c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005090:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005094:	f000 81dd 	beq.w	8005452 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005098:	4975      	ldr	r1, [pc, #468]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 800509a:	690a      	ldr	r2, [r1, #16]
 800509c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80050a0:	610a      	str	r2, [r1, #16]
 80050a2:	4873      	ldr	r0, [pc, #460]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 80050a4:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80050a8:	6f07      	ldr	r7, [r0, #112]	; 0x70
 80050aa:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80050ac:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050b0:	6701      	str	r1, [r0, #112]	; 0x70
 80050b2:	e5ad      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050b4:	f104 0528 	add.w	r5, r4, #40	; 0x28
 80050b8:	2101      	movs	r1, #1
 80050ba:	4628      	mov	r0, r5
 80050bc:	f7ff fbbc 	bl	8004838 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80050c0:	2800      	cmp	r0, #0
 80050c2:	f000 80bf 	beq.w	8005244 <HAL_RCCEx_PeriphCLKConfig+0x918>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80050c6:	6863      	ldr	r3, [r4, #4]
 80050c8:	069b      	lsls	r3, r3, #26
 80050ca:	d546      	bpl.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80050cc:	4606      	mov	r6, r0
 80050ce:	e03d      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x820>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050d0:	2100      	movs	r1, #0
 80050d2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80050d6:	f7ff fbaf 	bl	8004838 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80050da:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80050dc:	2800      	cmp	r0, #0
 80050de:	f43f af0d 	beq.w	8004efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80050e2:	4606      	mov	r6, r0
 80050e4:	e70a      	b.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050e6:	2100      	movs	r1, #0
 80050e8:	f104 0008 	add.w	r0, r4, #8
 80050ec:	f7ff fb2a 	bl	8004744 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80050f0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80050f2:	2800      	cmp	r0, #0
 80050f4:	f43f aef9 	beq.w	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5be>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80050f8:	0797      	lsls	r7, r2, #30
 80050fa:	4606      	mov	r6, r0
 80050fc:	f57f aef8 	bpl.w	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005100:	2101      	movs	r1, #1
 8005102:	f104 0008 	add.w	r0, r4, #8
 8005106:	f7ff fb1d 	bl	8004744 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800510a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800510c:	2800      	cmp	r0, #0
 800510e:	f43f aeef 	beq.w	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005112:	0755      	lsls	r5, r2, #29
 8005114:	4606      	mov	r6, r0
 8005116:	f57f aeee 	bpl.w	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800511a:	2102      	movs	r1, #2
 800511c:	f104 0008 	add.w	r0, r4, #8
 8005120:	f7ff fb10 	bl	8004744 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005124:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005126:	2800      	cmp	r0, #0
 8005128:	f43f aee5 	beq.w	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800512c:	4606      	mov	r6, r0
 800512e:	e6e2      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005130:	2102      	movs	r1, #2
 8005132:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005136:	f7ff fb7f 	bl	8004838 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800513a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800513e:	2800      	cmp	r0, #0
 8005140:	f43f ae91 	beq.w	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x53a>
      status = HAL_ERROR;
 8005144:	2601      	movs	r6, #1
 8005146:	e68e      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x53a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005148:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800514c:	2102      	movs	r1, #2
 800514e:	4628      	mov	r0, r5
 8005150:	f7ff fb72 	bl	8004838 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8005154:	2800      	cmp	r0, #0
 8005156:	f43f aed7 	beq.w	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
  return HAL_ERROR;
 800515a:	2001      	movs	r0, #1
}
 800515c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005160:	462e      	mov	r6, r5
 8005162:	e420      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005164:	462e      	mov	r6, r5
 8005166:	e442      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8005168:	462e      	mov	r6, r5
 800516a:	e4a1      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x184>
 800516c:	462e      	mov	r6, r5
 800516e:	e462      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005170:	2102      	movs	r1, #2
 8005172:	f104 0008 	add.w	r0, r4, #8
 8005176:	f7ff fae5 	bl	8004744 <RCCEx_PLL2_Config>
 800517a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800517c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005180:	2d00      	cmp	r5, #0
 8005182:	d14b      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005184:	4f3a      	ldr	r7, [pc, #232]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005186:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8005188:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800518a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800518e:	4301      	orrs	r1, r0
 8005190:	64f9      	str	r1, [r7, #76]	; 0x4c
 8005192:	e665      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x534>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005194:	4d36      	ldr	r5, [pc, #216]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005196:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8005198:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800519c:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800519e:	f7ff bbe6 	b.w	800496e <HAL_RCCEx_PeriphCLKConfig+0x42>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051a2:	4833      	ldr	r0, [pc, #204]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 80051a4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80051a6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80051aa:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 80051ac:	e438      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051ae:	4830      	ldr	r0, [pc, #192]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 80051b0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80051b2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80051b6:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 80051b8:	e470      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x170>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051ba:	482d      	ldr	r0, [pc, #180]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 80051bc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80051be:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80051c2:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 80051c4:	e408      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80051c6:	462e      	mov	r6, r5
 80051c8:	e62c      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80051ca:	462e      	mov	r6, r5
 80051cc:	e44e      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
 80051ce:	462e      	mov	r6, r5
 80051d0:	e5fb      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x49e>
 80051d2:	462e      	mov	r6, r5
 80051d4:	e5b5      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80051d6:	462e      	mov	r6, r5
 80051d8:	e54c      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80051da:	462e      	mov	r6, r5
 80051dc:	e58f      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 80051de:	462e      	mov	r6, r5
 80051e0:	e568      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x388>
 80051e2:	462e      	mov	r6, r5
 80051e4:	e5cf      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80051e6:	462e      	mov	r6, r5
 80051e8:	e4a1      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80051ea:	462e      	mov	r6, r5
 80051ec:	e47f      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80051ee:	462e      	mov	r6, r5
 80051f0:	e50b      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80051f2:	462e      	mov	r6, r5
 80051f4:	e628      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80051f6:	462e      	mov	r6, r5
 80051f8:	e4a9      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x222>
 80051fa:	462e      	mov	r6, r5
 80051fc:	e641      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x556>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051fe:	4f1c      	ldr	r7, [pc, #112]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005200:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005202:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8005206:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 8005208:	2d00      	cmp	r5, #0
 800520a:	d1f6      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 800520c:	e6ad      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x63e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800520e:	4818      	ldr	r0, [pc, #96]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005210:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005212:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005216:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8005218:	2d00      	cmp	r5, #0
 800521a:	d0b3      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x858>
 800521c:	462e      	mov	r6, r5
 800521e:	e61f      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x534>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005220:	f104 0008 	add.w	r0, r4, #8
 8005224:	f7ff fa8e 	bl	8004744 <RCCEx_PLL2_Config>
 8005228:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800522a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800522e:	2d00      	cmp	r5, #0
 8005230:	d1c9      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8005232:	e6ba      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x67e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005234:	480e      	ldr	r0, [pc, #56]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 8005236:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005238:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800523c:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800523e:	2d00      	cmp	r5, #0
 8005240:	d1d7      	bne.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8005242:	e6d9      	b.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005244:	6862      	ldr	r2, [r4, #4]
 8005246:	e65c      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005248:	4809      	ldr	r0, [pc, #36]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x944>)
 800524a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800524c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005250:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8005252:	2d00      	cmp	r5, #0
 8005254:	d1cf      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 8005256:	e6bc      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005258:	2102      	movs	r1, #2
 800525a:	f104 0008 	add.w	r0, r4, #8
 800525e:	f7ff fa71 	bl	8004744 <RCCEx_PLL2_Config>
 8005262:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005264:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005268:	2d00      	cmp	r5, #0
 800526a:	d1c0      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x8c2>
 800526c:	e4c6      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800526e:	bf00      	nop
 8005270:	58024400 	.word	0x58024400
 8005274:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005278:	2102      	movs	r1, #2
 800527a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800527e:	f7ff fadb 	bl	8004838 <RCCEx_PLL3_Config>
 8005282:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005284:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005288:	2d00      	cmp	r5, #0
 800528a:	d1a0      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800528c:	e595      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x48e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800528e:	2102      	movs	r1, #2
 8005290:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005294:	f7ff fad0 	bl	8004838 <RCCEx_PLL3_Config>
 8005298:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800529a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800529e:	2d00      	cmp	r5, #0
 80052a0:	d19f      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 80052a2:	e568      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052a4:	2101      	movs	r1, #1
 80052a6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80052aa:	f7ff fac5 	bl	8004838 <RCCEx_PLL3_Config>
 80052ae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80052b0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052b4:	2d00      	cmp	r5, #0
 80052b6:	d198      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x8be>
 80052b8:	e412      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052ba:	2101      	movs	r1, #1
 80052bc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80052c0:	f7ff faba 	bl	8004838 <RCCEx_PLL3_Config>
 80052c4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052c6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052ca:	2d00      	cmp	r5, #0
 80052cc:	d18b      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
 80052ce:	e426      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052d0:	2102      	movs	r1, #2
 80052d2:	f104 0008 	add.w	r0, r4, #8
 80052d6:	f7ff fa35 	bl	8004744 <RCCEx_PLL2_Config>
 80052da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80052dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052e0:	2d00      	cmp	r5, #0
 80052e2:	f47f af72 	bne.w	80051ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
 80052e6:	f7ff bbba 	b.w	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x132>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ea:	2102      	movs	r1, #2
 80052ec:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80052f0:	f7ff faa2 	bl	8004838 <RCCEx_PLL3_Config>
 80052f4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052f6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052fa:	2d00      	cmp	r5, #0
 80052fc:	f47f af69 	bne.w	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8005300:	e517      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x406>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005302:	2102      	movs	r1, #2
 8005304:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005308:	f7ff fa96 	bl	8004838 <RCCEx_PLL3_Config>
 800530c:	2800      	cmp	r0, #0
 800530e:	f040 8086 	bne.w	800541e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005312:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005316:	e9d4 3200 	ldrd	r3, r2, [r4]
 800531a:	e56c      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800531c:	2102      	movs	r1, #2
 800531e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005322:	f7ff fa89 	bl	8004838 <RCCEx_PLL3_Config>
 8005326:	2800      	cmp	r0, #0
 8005328:	d173      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0xae6>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800532a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800532e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005332:	e552      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x4ae>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005334:	2102      	movs	r1, #2
 8005336:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800533a:	f7ff fa7d 	bl	8004838 <RCCEx_PLL3_Config>
 800533e:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8005340:	2e00      	cmp	r6, #0
 8005342:	f43f ab11 	beq.w	8004968 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005346:	e036      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xa8a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005348:	4850      	ldr	r0, [pc, #320]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0xb60>)
        break;
 800534a:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800534c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800534e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005352:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 8005354:	e611      	b.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005356:	2100      	movs	r1, #0
 8005358:	f104 0008 	add.w	r0, r4, #8
 800535c:	f7ff f9f2 	bl	8004744 <RCCEx_PLL2_Config>
 8005360:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005362:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005366:	e608      	b.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005368:	2100      	movs	r1, #0
 800536a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800536e:	f7ff fa63 	bl	8004838 <RCCEx_PLL3_Config>
 8005372:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005374:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005378:	e5ff      	b.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800537a:	2100      	movs	r1, #0
 800537c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005380:	f7ff fa5a 	bl	8004838 <RCCEx_PLL3_Config>
 8005384:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005386:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800538a:	f7ff bb49 	b.w	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800538e:	2100      	movs	r1, #0
 8005390:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005394:	f7ff fa50 	bl	8004838 <RCCEx_PLL3_Config>
 8005398:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800539a:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800539e:	f7ff bb7d 	b.w	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x170>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053a2:	2100      	movs	r1, #0
 80053a4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80053a8:	f7ff fa46 	bl	8004838 <RCCEx_PLL3_Config>
 80053ac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80053ae:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80053b2:	f7ff bb11 	b.w	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80053b6:	e9d4 3200 	ldrd	r3, r2, [r4]
 80053ba:	f7ff badf 	b.w	800497c <HAL_RCCEx_PeriphCLKConfig+0x50>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053be:	2101      	movs	r1, #1
 80053c0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80053c4:	f7ff fa38 	bl	8004838 <RCCEx_PLL3_Config>
 80053c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80053ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	f47f af03 	bne.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 80053d4:	e48b      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053d6:	2101      	movs	r1, #1
 80053d8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80053dc:	f7ff fa2c 	bl	8004838 <RCCEx_PLL3_Config>
 80053e0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053e2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	f47f aef9 	bne.w	80051de <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 80053ec:	e45b      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053ee:	2101      	movs	r1, #1
 80053f0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80053f4:	f7ff fa20 	bl	8004838 <RCCEx_PLL3_Config>
 80053f8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80053fa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053fe:	2d00      	cmp	r5, #0
 8005400:	f47f aee9 	bne.w	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 8005404:	e60c      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
        status = ret;
 8005406:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005408:	e9d4 3200 	ldrd	r3, r2, [r4]
 800540c:	4635      	mov	r5, r6
 800540e:	f7ff bbff 	b.w	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005412:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
        status = HAL_ERROR;
 8005416:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005418:	e9d4 3200 	ldrd	r3, r2, [r4]
 800541c:	e4dd      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800541e:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
        status = HAL_ERROR;
 8005422:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005424:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005428:	e4e5      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
        tickstart = HAL_GetTick();
 800542a:	f7fc fbdf 	bl	8001bec <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800542e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800548c <HAL_RCCEx_PeriphCLKConfig+0xb60>
        tickstart = HAL_GetTick();
 8005432:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005434:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005438:	e004      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xb18>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800543a:	f7fc fbd7 	bl	8001bec <HAL_GetTick>
 800543e:	1bc0      	subs	r0, r0, r7
 8005440:	4548      	cmp	r0, r9
 8005442:	d8e0      	bhi.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xada>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005444:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8005448:	0798      	lsls	r0, r3, #30
 800544a:	d5f6      	bpl.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800544c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005450:	e61c      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x760>
 8005452:	480e      	ldr	r0, [pc, #56]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0xb60>)
 8005454:	4a0e      	ldr	r2, [pc, #56]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0xb64>)
 8005456:	6901      	ldr	r1, [r0, #16]
 8005458:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800545c:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8005460:	430a      	orrs	r2, r1
 8005462:	6102      	str	r2, [r0, #16]
 8005464:	e61d      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x776>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005466:	e9d4 3200 	ldrd	r3, r2, [r4]
 800546a:	462e      	mov	r6, r5
 800546c:	f7ff bbd0 	b.w	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005470:	2601      	movs	r6, #1
 8005472:	4635      	mov	r5, r6
 8005474:	e443      	b.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005476:	2601      	movs	r6, #1
 8005478:	4635      	mov	r5, r6
 800547a:	e41b      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x388>
    switch (PeriphClkInit->Sai1ClockSelection)
 800547c:	2601      	movs	r6, #1
 800547e:	f7ff ba91 	b.w	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->FmcClockSelection)
 8005482:	2601      	movs	r6, #1
 8005484:	4635      	mov	r5, r6
 8005486:	f7ff bbc0 	b.w	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800548a:	bf00      	nop
 800548c:	58024400 	.word	0x58024400
 8005490:	00ffffcf 	.word	0x00ffffcf

08005494 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8005494:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005496:	f7ff f8c5 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 800549a:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800549c:	4a05      	ldr	r2, [pc, #20]	; (80054b4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80054a4:	5cd3      	ldrb	r3, [r2, r3]
 80054a6:	f003 031f 	and.w	r3, r3, #31
}
 80054aa:	40d8      	lsrs	r0, r3
 80054ac:	bd08      	pop	{r3, pc}
 80054ae:	bf00      	nop
 80054b0:	58024400 	.word	0x58024400
 80054b4:	08012d90 	.word	0x08012d90

080054b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054b8:	4a4f      	ldr	r2, [pc, #316]	; (80055f8 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 80054ba:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054bc:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80054be:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80054c0:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 80054c2:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80054c6:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80054ca:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 80054cc:	d05d      	beq.n	800558a <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80054ce:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80054d2:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054d6:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80054da:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 80054de:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80054e0:	ee07 4a90 	vmov	s15, r4
 80054e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80054e8:	d003      	beq.n	80054f2 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 80054ea:	2902      	cmp	r1, #2
 80054ec:	d076      	beq.n	80055dc <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 80054ee:	2900      	cmp	r1, #0
 80054f0:	d050      	beq.n	8005594 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054f2:	ee07 3a90 	vmov	s15, r3
 80054f6:	ed9f 5a41 	vldr	s10, [pc, #260]	; 80055fc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80054fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054fe:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005500:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8005504:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8005600 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8005508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800550c:	ee07 3a90 	vmov	s15, r3
 8005510:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005514:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005518:	eee7 7a25 	vfma.f32	s15, s14, s11
 800551c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005520:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005524:	4a34      	ldr	r2, [pc, #208]	; (80055f8 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8005526:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800552a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800552c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005530:	ee07 3a90 	vmov	s15, r3
 8005534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8005538:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800553a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800553e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005542:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005546:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800554a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800554c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005550:	ee07 3a90 	vmov	s15, r3
 8005554:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005558:	ee77 7a86 	vadd.f32	s15, s15, s12
 800555c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005560:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005564:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005568:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800556a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800556e:	ee07 3a10 	vmov	s14, r3
 8005572:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005576:	ee37 7a06 	vadd.f32	s14, s14, s12
 800557a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800557e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005582:	ee17 3a90 	vmov	r3, s15
 8005586:	6083      	str	r3, [r0, #8]
}
 8005588:	4770      	bx	lr
 800558a:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800558c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005590:	6083      	str	r3, [r0, #8]
}
 8005592:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005594:	6811      	ldr	r1, [r2, #0]
 8005596:	0689      	lsls	r1, r1, #26
 8005598:	d527      	bpl.n	80055ea <HAL_RCCEx_GetPLL2ClockFreq+0x132>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800559a:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800559c:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055a0:	4918      	ldr	r1, [pc, #96]	; (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055a2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80055a6:	6b93      	ldr	r3, [r2, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055a8:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055b0:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8005600 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80055b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055b8:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055ba:	ee06 3a90 	vmov	s13, r3
 80055be:	ee06 1a10 	vmov	s12, r1
 80055c2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80055c6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80055ca:	eee7 6a05 	vfma.f32	s13, s14, s10
 80055ce:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80055d2:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80055d6:	ee66 6a87 	vmul.f32	s13, s13, s14
 80055da:	e7a3      	b.n	8005524 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055dc:	ee07 3a90 	vmov	s15, r3
 80055e0:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8005608 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 80055e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055e8:	e789      	b.n	80054fe <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055ea:	ee07 3a90 	vmov	s15, r3
 80055ee:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 80055f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055f6:	e782      	b.n	80054fe <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 80055f8:	58024400 	.word	0x58024400
 80055fc:	4a742400 	.word	0x4a742400
 8005600:	39000000 	.word	0x39000000
 8005604:	03d09000 	.word	0x03d09000
 8005608:	4af42400 	.word	0x4af42400
 800560c:	4c742400 	.word	0x4c742400

08005610 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005610:	4a4f      	ldr	r2, [pc, #316]	; (8005750 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8005612:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005614:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005616:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005618:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 800561a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800561e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005622:	6c54      	ldr	r4, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8005624:	d05d      	beq.n	80056e2 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005626:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800562a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800562e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005632:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8005636:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005638:	ee07 4a90 	vmov	s15, r4
 800563c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8005640:	d003      	beq.n	800564a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8005642:	2902      	cmp	r1, #2
 8005644:	d076      	beq.n	8005734 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005646:	2900      	cmp	r1, #0
 8005648:	d050      	beq.n	80056ec <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	ed9f 5a41 	vldr	s10, [pc, #260]	; 8005754 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8005652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005656:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005658:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800565c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8005660:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005664:	ee07 3a90 	vmov	s15, r3
 8005668:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800566c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005670:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005674:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005678:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800567c:	4a34      	ldr	r2, [pc, #208]	; (8005750 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800567e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005682:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005684:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005688:	ee07 3a90 	vmov	s15, r3
 800568c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8005690:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005692:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800569e:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80056a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80056a4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80056a8:	ee07 3a90 	vmov	s15, r3
 80056ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056b0:	ee77 7a86 	vadd.f32	s15, s15, s12
 80056b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056b8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80056bc:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80056c0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80056c2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80056c6:	ee07 3a10 	vmov	s14, r3
 80056ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80056ce:	ee37 7a06 	vadd.f32	s14, s14, s12
 80056d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056da:	ee17 3a90 	vmov	r3, s15
 80056de:	6083      	str	r3, [r0, #8]
}
 80056e0:	4770      	bx	lr
 80056e2:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80056e4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80056e8:	6083      	str	r3, [r0, #8]
}
 80056ea:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056ec:	6811      	ldr	r1, [r2, #0]
 80056ee:	0689      	lsls	r1, r1, #26
 80056f0:	d527      	bpl.n	8005742 <HAL_RCCEx_GetPLL3ClockFreq+0x132>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056f2:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056f4:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056f8:	4918      	ldr	r1, [pc, #96]	; (800575c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056fa:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80056fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005700:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005704:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005708:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800570c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005710:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005712:	ee06 3a90 	vmov	s13, r3
 8005716:	ee06 1a10 	vmov	s12, r1
 800571a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800571e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005722:	eee7 6a05 	vfma.f32	s13, s14, s10
 8005726:	ee86 7a27 	vdiv.f32	s14, s12, s15
 800572a:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800572e:	ee66 6a87 	vmul.f32	s13, s13, s14
 8005732:	e7a3      	b.n	800567c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005734:	ee07 3a90 	vmov	s15, r3
 8005738:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800573c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005740:	e789      	b.n	8005656 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005742:	ee07 3a90 	vmov	s15, r3
 8005746:	ed9f 5a07 	vldr	s10, [pc, #28]	; 8005764 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800574a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800574e:	e782      	b.n	8005656 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8005750:	58024400 	.word	0x58024400
 8005754:	4a742400 	.word	0x4a742400
 8005758:	39000000 	.word	0x39000000
 800575c:	03d09000 	.word	0x03d09000
 8005760:	4af42400 	.word	0x4af42400
 8005764:	4c742400 	.word	0x4c742400

08005768 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005768:	4a4f      	ldr	r2, [pc, #316]	; (80058a8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800576a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800576c:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800576e:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005770:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll1m != 0U)
 8005772:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005776:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800577a:	6b54      	ldr	r4, [r2, #52]	; 0x34
  if (pll1m != 0U)
 800577c:	d05d      	beq.n	800583a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800577e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005782:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005786:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800578a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800578e:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005790:	ee07 4a90 	vmov	s15, r4
 8005794:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8005798:	d07f      	beq.n	800589a <HAL_RCCEx_GetPLL1ClockFreq+0x132>
 800579a:	2902      	cmp	r1, #2
 800579c:	d076      	beq.n	800588c <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 800579e:	2900      	cmp	r1, #0
 80057a0:	d050      	beq.n	8005844 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057a2:	ee07 3a90 	vmov	s15, r3
 80057a6:	ed9f 5a41 	vldr	s10, [pc, #260]	; 80058ac <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80057aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80057b0:	eec5 6a27 	vdiv.f32	s13, s10, s15
 80057b4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80058b0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 80057b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057bc:	ee07 3a90 	vmov	s15, r3
 80057c0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80057c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057c8:	eee7 7a25 	vfma.f32	s15, s14, s11
 80057cc:	ee77 7a86 	vadd.f32	s15, s15, s12
 80057d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80057d4:	4a34      	ldr	r2, [pc, #208]	; (80058a8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 80057d6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80057da:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80057dc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80057e0:	ee07 3a90 	vmov	s15, r3
 80057e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80057e8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80057ea:	ee77 7a86 	vadd.f32	s15, s15, s12
 80057ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057f2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80057f6:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80057fa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80057fc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005800:	ee07 3a90 	vmov	s15, r3
 8005804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005808:	ee77 7a86 	vadd.f32	s15, s15, s12
 800580c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005810:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005814:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005818:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800581a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800581e:	ee07 3a10 	vmov	s14, r3
 8005822:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005826:	ee37 7a06 	vadd.f32	s14, s14, s12
 800582a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800582e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005832:	ee17 3a90 	vmov	r3, s15
 8005836:	6083      	str	r3, [r0, #8]
}
 8005838:	4770      	bx	lr
 800583a:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800583c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005840:	6083      	str	r3, [r0, #8]
}
 8005842:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005844:	6811      	ldr	r1, [r2, #0]
 8005846:	0689      	lsls	r1, r1, #26
 8005848:	d5ab      	bpl.n	80057a2 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800584a:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800584c:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005850:	4918      	ldr	r1, [pc, #96]	; (80058b4 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005852:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8005856:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005858:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800585c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005860:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80058b0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8005864:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005868:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800586a:	ee06 3a90 	vmov	s13, r3
 800586e:	ee06 1a10 	vmov	s12, r1
 8005872:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005876:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800587a:	eee7 6a05 	vfma.f32	s13, s14, s10
 800587e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8005882:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8005886:	ee66 6a87 	vmul.f32	s13, s13, s14
 800588a:	e7a3      	b.n	80057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800588c:	ee07 3a90 	vmov	s15, r3
 8005890:	ed9f 5a09 	vldr	s10, [pc, #36]	; 80058b8 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8005894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005898:	e789      	b.n	80057ae <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800589a:	ee07 3a90 	vmov	s15, r3
 800589e:	ed9f 5a07 	vldr	s10, [pc, #28]	; 80058bc <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 80058a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058a6:	e782      	b.n	80057ae <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80058a8:	58024400 	.word	0x58024400
 80058ac:	4c742400 	.word	0x4c742400
 80058b0:	39000000 	.word	0x39000000
 80058b4:	03d09000 	.word	0x03d09000
 80058b8:	4af42400 	.word	0x4af42400
 80058bc:	4a742400 	.word	0x4a742400

080058c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80058c0:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 80058c4:	430b      	orrs	r3, r1
{
 80058c6:	b500      	push	{lr}
 80058c8:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80058ca:	d075      	beq.n	80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80058cc:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 80058d0:	430b      	orrs	r3, r1
 80058d2:	d034      	beq.n	800593e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80058d4:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 80058d8:	430b      	orrs	r3, r1
 80058da:	f000 80ca 	beq.w	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80058de:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 80058e2:	430b      	orrs	r3, r1
 80058e4:	d07c      	beq.n	80059e0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80058e6:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 80058ea:	430b      	orrs	r3, r1
 80058ec:	f000 80d7 	beq.w	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80058f0:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 80058f4:	430b      	orrs	r3, r1
 80058f6:	f000 8130 	beq.w	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80058fa:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 80058fe:	430b      	orrs	r3, r1
 8005900:	f000 8144 	beq.w	8005b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005904:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 8005908:	430b      	orrs	r3, r1
 800590a:	f000 8107 	beq.w	8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800590e:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 8005912:	4308      	orrs	r0, r1
 8005914:	d13a      	bne.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005916:	4b98      	ldr	r3, [pc, #608]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800591a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800591e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005922:	f000 8083 	beq.w	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8005926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800592a:	f000 815f 	beq.w	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 800592e:	bb6b      	cbnz	r3, 800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005930:	4b91      	ldr	r3, [pc, #580]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005932:	6818      	ldr	r0, [r3, #0]
 8005934:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8005938:	d03b      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          frequency = HSE_VALUE;
 800593a:	4890      	ldr	r0, [pc, #576]	; (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800593c:	e039      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800593e:	4a8e      	ldr	r2, [pc, #568]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005940:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005942:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 8005946:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800594a:	f000 808d 	beq.w	8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 800594e:	d921      	bls.n	8005994 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 8005950:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005954:	d02c      	beq.n	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8005956:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800595a:	d117      	bne.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800595c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800595e:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005960:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005964:	0749      	lsls	r1, r1, #29
 8005966:	d502      	bpl.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 80ca 	beq.w	8005b02 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800596e:	4a82      	ldr	r2, [pc, #520]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	05d0      	lsls	r0, r2, #23
 8005974:	d503      	bpl.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 8005976:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800597a:	f000 80cd 	beq.w	8005b18 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800597e:	4a7e      	ldr	r2, [pc, #504]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005980:	6812      	ldr	r2, [r2, #0]
 8005982:	0391      	lsls	r1, r2, #14
 8005984:	d502      	bpl.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8005986:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800598a:	d0d6      	beq.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
    switch (srcclk)
 800598c:	2000      	movs	r0, #0
}
 800598e:	b005      	add	sp, #20
 8005990:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 8005994:	2b00      	cmp	r3, #0
 8005996:	d040      	beq.n	8005a1a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8005998:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800599c:	d1f6      	bne.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800599e:	6810      	ldr	r0, [r2, #0]
 80059a0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80059a4:	d005      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059a6:	a801      	add	r0, sp, #4
 80059a8:	f7ff fd86 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80059ac:	9801      	ldr	r0, [sp, #4]
 80059ae:	e000      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = EXTERNAL_CLOCK_VALUE;
 80059b0:	4873      	ldr	r0, [pc, #460]	; (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 80059b2:	b005      	add	sp, #20
 80059b4:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80059b8:	4b6f      	ldr	r3, [pc, #444]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059bc:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 80059c0:	2b04      	cmp	r3, #4
 80059c2:	d8e3      	bhi.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80059c4:	a201      	add	r2, pc, #4	; (adr r2, 80059cc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 80059c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ca:	bf00      	nop
 80059cc:	08005a2d 	.word	0x08005a2d
 80059d0:	08005a39 	.word	0x08005a39
 80059d4:	08005a49 	.word	0x08005a49
 80059d8:	080059b1 	.word	0x080059b1
 80059dc:	08005a45 	.word	0x08005a45
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80059e0:	4a65      	ldr	r2, [pc, #404]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059e2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80059e4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 80059e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ec:	d03c      	beq.n	8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 80059ee:	d935      	bls.n	8005a5c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 80059f0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80059f4:	d0dc      	beq.n	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 80059f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059fa:	d1c7      	bne.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80059fc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80059fe:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a04:	0752      	lsls	r2, r2, #29
 8005a06:	d5b2      	bpl.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1b0      	bne.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a0c:	4b5a      	ldr	r3, [pc, #360]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a0e:	485d      	ldr	r0, [pc, #372]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005a16:	40d8      	lsrs	r0, r3
 8005a18:	e7cb      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a1a:	6810      	ldr	r0, [r2, #0]
 8005a1c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005a20:	d0c7      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a22:	a801      	add	r0, sp, #4
 8005a24:	f7ff fea0 	bl	8005768 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a28:	9802      	ldr	r0, [sp, #8]
 8005a2a:	e7c2      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a2c:	4b52      	ldr	r3, [pc, #328]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a2e:	6818      	ldr	r0, [r3, #0]
 8005a30:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005a34:	d0bd      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005a36:	e7f4      	b.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a38:	4b4f      	ldr	r3, [pc, #316]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a3a:	6818      	ldr	r0, [r3, #0]
 8005a3c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005a40:	d0b7      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005a42:	e7b0      	b.n	80059a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a44:	4a4c      	ldr	r2, [pc, #304]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a46:	e789      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a48:	4b4b      	ldr	r3, [pc, #300]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a4a:	6818      	ldr	r0, [r3, #0]
 8005a4c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005a50:	d0af      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a52:	a801      	add	r0, sp, #4
 8005a54:	f7ff fddc 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a58:	9801      	ldr	r0, [sp, #4]
 8005a5a:	e7aa      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    switch (srcclk)
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0dc      	beq.n	8005a1a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8005a60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a64:	d09b      	beq.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 8005a66:	e791      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a68:	6810      	ldr	r0, [r2, #0]
 8005a6a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005a6e:	d0a0      	beq.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005a70:	e7ef      	b.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x192>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005a72:	4a41      	ldr	r2, [pc, #260]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005a74:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005a76:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 8005a7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a7e:	d0f3      	beq.n	8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8005a80:	d805      	bhi.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0c9      	beq.n	8005a1a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8005a86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a8a:	d088      	beq.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 8005a8c:	e77e      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8005a8e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005a92:	d08d      	beq.n	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8005a94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a98:	f43f af60 	beq.w	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 8005a9c:	e776      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005a9e:	4a36      	ldr	r2, [pc, #216]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005aa0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005aa2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 8005aa6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005aaa:	d025      	beq.n	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8005aac:	d80f      	bhi.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ab2:	d048      	beq.n	8005b46 <HAL_RCCEx_GetPeriphCLKFreq+0x286>
 8005ab4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ab8:	d116      	bne.n	8005ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005aba:	6810      	ldr	r0, [r2, #0]
 8005abc:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005ac0:	f43f af77 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ac4:	a801      	add	r0, sp, #4
 8005ac6:	f7ff fda3 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005aca:	9802      	ldr	r0, [sp, #8]
 8005acc:	e771      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    switch (srcclk)
 8005ace:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ad2:	d01c      	beq.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 8005ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ad8:	f47f af58 	bne.w	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005adc:	6810      	ldr	r0, [r2, #0]
 8005ade:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8005ae2:	f43f af66 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005ae6:	e728      	b.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
    switch (srcclk)
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f47f af4f 	bne.w	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
}
 8005aee:	b005      	add	sp, #20
 8005af0:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8005af4:	f7fe bdd6 	b.w	80046a4 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005af8:	6810      	ldr	r0, [r2, #0]
 8005afa:	f010 0004 	ands.w	r0, r0, #4
 8005afe:	f43f af58 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b02:	6813      	ldr	r3, [r2, #0]
 8005b04:	481f      	ldr	r0, [pc, #124]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005b06:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005b0a:	40d8      	lsrs	r0, r3
 8005b0c:	e751      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005b0e:	6810      	ldr	r0, [r2, #0]
 8005b10:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8005b14:	f43f af4d 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          frequency = CSI_VALUE;
 8005b18:	481b      	ldr	r0, [pc, #108]	; (8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8005b1a:	e74a      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005b1c:	4a16      	ldr	r2, [pc, #88]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005b1e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005b20:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 8005b24:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005b28:	d067      	beq.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8005b2a:	d83e      	bhi.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8005b2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b30:	d05c      	beq.n	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 8005b32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b36:	d140      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b38:	4b0f      	ldr	r3, [pc, #60]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005b40:	f43f af37 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005b44:	e7be      	b.n	8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b46:	6810      	ldr	r0, [r2, #0]
 8005b48:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005b4c:	f43f af31 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b50:	a801      	add	r0, sp, #4
 8005b52:	f7ff fcb1 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b56:	9802      	ldr	r0, [sp, #8]
 8005b58:	e72b      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005b5a:	4a07      	ldr	r2, [pc, #28]	; (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005b5c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005b5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 8005b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b66:	d037      	beq.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8005b68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b6c:	f43f af46 	beq.w	80059fc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f47f af0b 	bne.w	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8005b76:	e712      	b.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 8005b78:	58024400 	.word	0x58024400
 8005b7c:	007a1200 	.word	0x007a1200
 8005b80:	00bb8000 	.word	0x00bb8000
 8005b84:	03d09000 	.word	0x03d09000
 8005b88:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005b8c:	4b21      	ldr	r3, [pc, #132]	; (8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005b8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 8005b90:	03d2      	lsls	r2, r2, #15
 8005b92:	f57f af4c 	bpl.w	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b96:	6818      	ldr	r0, [r3, #0]
 8005b98:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005b9c:	f43f af09 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ba0:	a801      	add	r0, sp, #4
 8005ba2:	f7ff fc89 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005ba6:	9803      	ldr	r0, [sp, #12]
 8005ba8:	e703      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
    switch (srcclk)
 8005baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bae:	d02a      	beq.n	8005c06 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8005bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005bb4:	f43f aebc 	beq.w	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8005bb8:	e6e8      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f47f aee6 	bne.w	800598c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005bc0:	f7fe fd30 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 8005bc4:	4b13      	ldr	r3, [pc, #76]	; (8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005bc6:	4a14      	ldr	r2, [pc, #80]	; (8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8005bce:	5cd3      	ldrb	r3, [r2, r3]
 8005bd0:	f003 031f 	and.w	r3, r3, #31
 8005bd4:	40d8      	lsrs	r0, r3
        break;
 8005bd6:	e6ec      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005bd8:	6810      	ldr	r0, [r2, #0]
 8005bda:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005bde:	f43f aee8 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005be2:	a801      	add	r0, sp, #4
 8005be4:	f7ff fd14 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005be8:	9803      	ldr	r0, [sp, #12]
 8005bea:	e6e2      	b.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005bec:	4b09      	ldr	r3, [pc, #36]	; (8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005bee:	6818      	ldr	r0, [r3, #0]
 8005bf0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005bf4:	f43f aedd 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005bf8:	e7aa      	b.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005bfa:	6810      	ldr	r0, [r2, #0]
 8005bfc:	f010 0004 	ands.w	r0, r0, #4
 8005c00:	f43f aed7 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005c04:	e702      	b.n	8005a0c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005c06:	4b03      	ldr	r3, [pc, #12]	; (8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005c08:	6818      	ldr	r0, [r3, #0]
 8005c0a:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8005c0e:	f43f aed0 	beq.w	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005c12:	e781      	b.n	8005b18 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8005c14:	58024400 	.word	0x58024400
 8005c18:	08012d90 	.word	0x08012d90

08005c1c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop

08005c20 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c20:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d14d      	bne.n	8005cc4 <HAL_TIM_Base_Start_IT+0xa4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c28:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2a:	2102      	movs	r1, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c2c:	4b2a      	ldr	r3, [pc, #168]	; (8005cd8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005c2e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005c32:	bf18      	it	ne
 8005c34:	429a      	cmpne	r2, r3
{
 8005c36:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c38:	bf0c      	ite	eq
 8005c3a:	2301      	moveq	r3, #1
 8005c3c:	2300      	movne	r3, #0
 8005c3e:	4d27      	ldr	r5, [pc, #156]	; (8005cdc <HAL_TIM_Base_Start_IT+0xbc>)
 8005c40:	4c27      	ldr	r4, [pc, #156]	; (8005ce0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005c42:	42aa      	cmp	r2, r5
 8005c44:	bf08      	it	eq
 8005c46:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c4e:	4825      	ldr	r0, [pc, #148]	; (8005ce4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c50:	42a2      	cmp	r2, r4
 8005c52:	bf08      	it	eq
 8005c54:	f043 0301 	orreq.w	r3, r3, #1
 8005c58:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c5c:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c5e:	42a2      	cmp	r2, r4
 8005c60:	bf08      	it	eq
 8005c62:	f043 0301 	orreq.w	r3, r3, #1
 8005c66:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c6a:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c6e:	4282      	cmp	r2, r0
 8005c70:	bf08      	it	eq
 8005c72:	f043 0301 	orreq.w	r3, r3, #1
 8005c76:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c7a:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c7c:	42a2      	cmp	r2, r4
 8005c7e:	bf08      	it	eq
 8005c80:	f043 0301 	orreq.w	r3, r3, #1
 8005c84:	4918      	ldr	r1, [pc, #96]	; (8005ce8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c86:	4282      	cmp	r2, r0
 8005c88:	bf08      	it	eq
 8005c8a:	f043 0301 	orreq.w	r3, r3, #1
 8005c8e:	428a      	cmp	r2, r1
 8005c90:	bf08      	it	eq
 8005c92:	f043 0301 	orreq.w	r3, r3, #1
 8005c96:	b933      	cbnz	r3, 8005ca6 <HAL_TIM_Base_Start_IT+0x86>
 8005c98:	f5a0 40b8 	sub.w	r0, r0, #23552	; 0x5c00
 8005c9c:	1a10      	subs	r0, r2, r0
 8005c9e:	fab0 f080 	clz	r0, r0
 8005ca2:	0940      	lsrs	r0, r0, #5
 8005ca4:	b198      	cbz	r0, 8005cce <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca6:	6891      	ldr	r1, [r2, #8]
 8005ca8:	4b10      	ldr	r3, [pc, #64]	; (8005cec <HAL_TIM_Base_Start_IT+0xcc>)
 8005caa:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cac:	2b06      	cmp	r3, #6
 8005cae:	d00b      	beq.n	8005cc8 <HAL_TIM_Base_Start_IT+0xa8>
 8005cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cb4:	d008      	beq.n	8005cc8 <HAL_TIM_Base_Start_IT+0xa8>
    {
      __HAL_TIM_ENABLE(htim);
 8005cb6:	6813      	ldr	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8005cb8:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8005cba:	f043 0301 	orr.w	r3, r3, #1
 8005cbe:	6013      	str	r3, [r2, #0]
}
 8005cc0:	bc30      	pop	{r4, r5}
 8005cc2:	4770      	bx	lr
    return HAL_ERROR;
 8005cc4:	2001      	movs	r0, #1
}
 8005cc6:	4770      	bx	lr
  return HAL_OK;
 8005cc8:	2000      	movs	r0, #0
}
 8005cca:	bc30      	pop	{r4, r5}
 8005ccc:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8005cce:	6813      	ldr	r3, [r2, #0]
 8005cd0:	f043 0301 	orr.w	r3, r3, #1
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	e7f3      	b.n	8005cc0 <HAL_TIM_Base_Start_IT+0xa0>
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40000800 	.word	0x40000800
 8005ce4:	40010400 	.word	0x40010400
 8005ce8:	4000e000 	.word	0x4000e000
 8005cec:	00010007 	.word	0x00010007

08005cf0 <HAL_TIM_OC_DelayElapsedCallback>:
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop

08005cf4 <HAL_TIM_IC_CaptureCallback>:
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop

08005cf8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop

08005cfc <HAL_TIM_TriggerCallback>:
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop

08005d00 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d00:	6803      	ldr	r3, [r0, #0]
 8005d02:	691a      	ldr	r2, [r3, #16]
 8005d04:	0791      	lsls	r1, r2, #30
{
 8005d06:	b510      	push	{r4, lr}
 8005d08:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d0a:	d502      	bpl.n	8005d12 <HAL_TIM_IRQHandler+0x12>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	0792      	lsls	r2, r2, #30
 8005d10:	d468      	bmi.n	8005de4 <HAL_TIM_IRQHandler+0xe4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d12:	691a      	ldr	r2, [r3, #16]
 8005d14:	0752      	lsls	r2, r2, #29
 8005d16:	d502      	bpl.n	8005d1e <HAL_TIM_IRQHandler+0x1e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	0750      	lsls	r0, r2, #29
 8005d1c:	d44f      	bmi.n	8005dbe <HAL_TIM_IRQHandler+0xbe>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	0711      	lsls	r1, r2, #28
 8005d22:	d502      	bpl.n	8005d2a <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	0712      	lsls	r2, r2, #28
 8005d28:	d437      	bmi.n	8005d9a <HAL_TIM_IRQHandler+0x9a>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d2a:	691a      	ldr	r2, [r3, #16]
 8005d2c:	06d0      	lsls	r0, r2, #27
 8005d2e:	d502      	bpl.n	8005d36 <HAL_TIM_IRQHandler+0x36>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	06d1      	lsls	r1, r2, #27
 8005d34:	d41e      	bmi.n	8005d74 <HAL_TIM_IRQHandler+0x74>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	07d2      	lsls	r2, r2, #31
 8005d3a:	d502      	bpl.n	8005d42 <HAL_TIM_IRQHandler+0x42>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	07d0      	lsls	r0, r2, #31
 8005d40:	d469      	bmi.n	8005e16 <HAL_TIM_IRQHandler+0x116>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d42:	691a      	ldr	r2, [r3, #16]
 8005d44:	0611      	lsls	r1, r2, #24
 8005d46:	d502      	bpl.n	8005d4e <HAL_TIM_IRQHandler+0x4e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	0612      	lsls	r2, r2, #24
 8005d4c:	d46b      	bmi.n	8005e26 <HAL_TIM_IRQHandler+0x126>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005d4e:	691a      	ldr	r2, [r3, #16]
 8005d50:	05d0      	lsls	r0, r2, #23
 8005d52:	d502      	bpl.n	8005d5a <HAL_TIM_IRQHandler+0x5a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	0611      	lsls	r1, r2, #24
 8005d58:	d46d      	bmi.n	8005e36 <HAL_TIM_IRQHandler+0x136>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d5a:	691a      	ldr	r2, [r3, #16]
 8005d5c:	0652      	lsls	r2, r2, #25
 8005d5e:	d502      	bpl.n	8005d66 <HAL_TIM_IRQHandler+0x66>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	0650      	lsls	r0, r2, #25
 8005d64:	d46f      	bmi.n	8005e46 <HAL_TIM_IRQHandler+0x146>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	0691      	lsls	r1, r2, #26
 8005d6a:	d502      	bpl.n	8005d72 <HAL_TIM_IRQHandler+0x72>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	0692      	lsls	r2, r2, #26
 8005d70:	d449      	bmi.n	8005e06 <HAL_TIM_IRQHandler+0x106>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d72:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d74:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d78:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d7c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d7e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005d86:	d16f      	bne.n	8005e68 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d88:	f7ff ffb2 	bl	8005cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f7ff ffb3 	bl	8005cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d92:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d94:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d96:	7722      	strb	r2, [r4, #28]
 8005d98:	e7cd      	b.n	8005d36 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d9a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d9e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8005da0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005da2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005da4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	079b      	lsls	r3, r3, #30
 8005daa:	d15a      	bne.n	8005e62 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dac:	f7ff ffa0 	bl	8005cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db0:	4620      	mov	r0, r4
 8005db2:	f7ff ffa1 	bl	8005cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005db8:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dba:	7722      	strb	r2, [r4, #28]
 8005dbc:	e7b5      	b.n	8005d2a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dbe:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dc2:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005dc4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dc6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dc8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005dd0:	d144      	bne.n	8005e5c <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dd2:	f7ff ff8d 	bl	8005cf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f7ff ff8e 	bl	8005cf8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ddc:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005dde:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de0:	7722      	strb	r2, [r4, #28]
 8005de2:	e79c      	b.n	8005d1e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005de4:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005de8:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dea:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dec:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	0799      	lsls	r1, r3, #30
 8005df2:	d130      	bne.n	8005e56 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005df4:	f7ff ff7c 	bl	8005cf0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f7ff ff7d 	bl	8005cf8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfe:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e00:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e02:	7722      	strb	r2, [r4, #28]
 8005e04:	e785      	b.n	8005d12 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e06:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005e0a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e0c:	611a      	str	r2, [r3, #16]
}
 8005e0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005e12:	f000 b8f5 	b.w	8006000 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e16:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e1a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e1c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e1e:	f7fb fbc7 	bl	80015b0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	e78d      	b.n	8005d42 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e26:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8005e2a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e2c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005e2e:	f000 f8e9 	bl	8006004 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e32:	6823      	ldr	r3, [r4, #0]
 8005e34:	e78b      	b.n	8005d4e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e36:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8005e3a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e3c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005e3e:	f000 f8e3 	bl	8006008 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	e789      	b.n	8005d5a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e46:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8005e4a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e4c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005e4e:	f7ff ff55 	bl	8005cfc <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	e787      	b.n	8005d66 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	f7ff ff4d 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005e5a:	e7d0      	b.n	8005dfe <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8005e5c:	f7ff ff4a 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005e60:	e7bc      	b.n	8005ddc <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005e62:	f7ff ff47 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005e66:	e7a6      	b.n	8005db6 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005e68:	f7ff ff44 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005e6c:	e791      	b.n	8005d92 <HAL_TIM_IRQHandler+0x92>
 8005e6e:	bf00      	nop

08005e70 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e70:	4a43      	ldr	r2, [pc, #268]	; (8005f80 <TIM_Base_SetConfig+0x110>)
 8005e72:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 8005e76:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e78:	eba0 0202 	sub.w	r2, r0, r2
 8005e7c:	fab2 f282 	clz	r2, r2
{
 8005e80:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e82:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8005e86:	d02b      	beq.n	8005ee0 <TIM_Base_SetConfig+0x70>
 8005e88:	bb52      	cbnz	r2, 8005ee0 <TIM_Base_SetConfig+0x70>
 8005e8a:	4c3e      	ldr	r4, [pc, #248]	; (8005f84 <TIM_Base_SetConfig+0x114>)
 8005e8c:	42a0      	cmp	r0, r4
 8005e8e:	d04f      	beq.n	8005f30 <TIM_Base_SetConfig+0xc0>
 8005e90:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e94:	42a0      	cmp	r0, r4
 8005e96:	d04b      	beq.n	8005f30 <TIM_Base_SetConfig+0xc0>
 8005e98:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e9c:	42a0      	cmp	r0, r4
 8005e9e:	d051      	beq.n	8005f44 <TIM_Base_SetConfig+0xd4>
 8005ea0:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8005ea4:	42a0      	cmp	r0, r4
 8005ea6:	d04d      	beq.n	8005f44 <TIM_Base_SetConfig+0xd4>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ea8:	4a37      	ldr	r2, [pc, #220]	; (8005f88 <TIM_Base_SetConfig+0x118>)
 8005eaa:	4290      	cmp	r0, r2
 8005eac:	d05a      	beq.n	8005f64 <TIM_Base_SetConfig+0xf4>
 8005eae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005eb2:	4290      	cmp	r0, r2
 8005eb4:	d056      	beq.n	8005f64 <TIM_Base_SetConfig+0xf4>
 8005eb6:	4c35      	ldr	r4, [pc, #212]	; (8005f8c <TIM_Base_SetConfig+0x11c>)
 8005eb8:	f5a2 42c8 	sub.w	r2, r2, #25600	; 0x6400
 8005ebc:	4290      	cmp	r0, r2
 8005ebe:	bf18      	it	ne
 8005ec0:	42a0      	cmpne	r0, r4
 8005ec2:	d04f      	beq.n	8005f64 <TIM_Base_SetConfig+0xf4>
 8005ec4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ec8:	4290      	cmp	r0, r2
 8005eca:	d04b      	beq.n	8005f64 <TIM_Base_SetConfig+0xf4>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ecc:	694d      	ldr	r5, [r1, #20]
 8005ece:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ed2:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ed4:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ed6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005ed8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005eda:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005edc:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ede:	e023      	b.n	8005f28 <TIM_Base_SetConfig+0xb8>
    tmpcr1 |= Structure->CounterMode;
 8005ee0:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005ee6:	4323      	orrs	r3, r4
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ee8:	4c29      	ldr	r4, [pc, #164]	; (8005f90 <TIM_Base_SetConfig+0x120>)
 8005eea:	1b04      	subs	r4, r0, r4
 8005eec:	fab4 f484 	clz	r4, r4
 8005ef0:	0964      	lsrs	r4, r4, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef2:	68cd      	ldr	r5, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef8:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005efa:	694d      	ldr	r5, [r1, #20]
 8005efc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f00:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005f02:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f04:	688b      	ldr	r3, [r1, #8]
 8005f06:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f08:	680b      	ldr	r3, [r1, #0]
 8005f0a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f0c:	b952      	cbnz	r2, 8005f24 <TIM_Base_SetConfig+0xb4>
 8005f0e:	b94c      	cbnz	r4, 8005f24 <TIM_Base_SetConfig+0xb4>
 8005f10:	4a1d      	ldr	r2, [pc, #116]	; (8005f88 <TIM_Base_SetConfig+0x118>)
 8005f12:	4b20      	ldr	r3, [pc, #128]	; (8005f94 <TIM_Base_SetConfig+0x124>)
 8005f14:	4298      	cmp	r0, r3
 8005f16:	bf18      	it	ne
 8005f18:	4290      	cmpne	r0, r2
 8005f1a:	d003      	beq.n	8005f24 <TIM_Base_SetConfig+0xb4>
 8005f1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f20:	4298      	cmp	r0, r3
 8005f22:	d101      	bne.n	8005f28 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f24:	690b      	ldr	r3, [r1, #16]
 8005f26:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f28:	2301      	movs	r3, #1
}
 8005f2a:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8005f2c:	6143      	str	r3, [r0, #20]
}
 8005f2e:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f30:	4c17      	ldr	r4, [pc, #92]	; (8005f90 <TIM_Base_SetConfig+0x120>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005f36:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f38:	1b04      	subs	r4, r0, r4
    tmpcr1 |= Structure->CounterMode;
 8005f3a:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f3c:	fab4 f484 	clz	r4, r4
 8005f40:	0964      	lsrs	r4, r4, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f42:	e7d6      	b.n	8005ef2 <TIM_Base_SetConfig+0x82>
    tmpcr1 |= Structure->CounterMode;
 8005f44:	684d      	ldr	r5, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f4a:	4c11      	ldr	r4, [pc, #68]	; (8005f90 <TIM_Base_SetConfig+0x120>)
    tmpcr1 |= Structure->CounterMode;
 8005f4c:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f4e:	4d12      	ldr	r5, [pc, #72]	; (8005f98 <TIM_Base_SetConfig+0x128>)
 8005f50:	1b04      	subs	r4, r0, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f52:	42a8      	cmp	r0, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f54:	fab4 f484 	clz	r4, r4
 8005f58:	ea4f 1454 	mov.w	r4, r4, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f5c:	d0c9      	beq.n	8005ef2 <TIM_Base_SetConfig+0x82>
 8005f5e:	2c00      	cmp	r4, #0
 8005f60:	d1c7      	bne.n	8005ef2 <TIM_Base_SetConfig+0x82>
 8005f62:	e7a1      	b.n	8005ea8 <TIM_Base_SetConfig+0x38>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f64:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f6a:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f6c:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6e:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f74:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8005f76:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8005f78:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f7a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f7c:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7e:	e7c7      	b.n	8005f10 <TIM_Base_SetConfig+0xa0>
 8005f80:	40010000 	.word	0x40010000
 8005f84:	40000400 	.word	0x40000400
 8005f88:	40014000 	.word	0x40014000
 8005f8c:	40014800 	.word	0x40014800
 8005f90:	40010400 	.word	0x40010400
 8005f94:	40014400 	.word	0x40014400
 8005f98:	40000c00 	.word	0x40000c00

08005f9c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005f9c:	b370      	cbz	r0, 8005ffc <HAL_TIM_Base_Init+0x60>
{
 8005f9e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005fa0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005faa:	b313      	cbz	r3, 8005ff2 <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fac:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8005fae:	2302      	movs	r3, #2
 8005fb0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb4:	f851 0b04 	ldr.w	r0, [r1], #4
 8005fb8:	f7ff ff5a 	bl	8005e70 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fbc:	2301      	movs	r3, #1
  return HAL_OK;
 8005fbe:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc0:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fc4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005fc8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005fcc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005fd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005fd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fdc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005fe0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005fe4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005fe8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005fec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005ff0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005ff2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005ff6:	f7ff fe11 	bl	8005c1c <HAL_TIM_Base_MspInit>
 8005ffa:	e7d7      	b.n	8005fac <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8005ffc:	2001      	movs	r0, #1
}
 8005ffe:	4770      	bx	lr

08006000 <HAL_TIMEx_CommutCallback>:
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop

08006004 <HAL_TIMEx_BreakCallback>:
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop

08006008 <HAL_TIMEx_Break2Callback>:
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop

0800600c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800600c:	6802      	ldr	r2, [r0, #0]
 800600e:	b410      	push	{r4}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006014:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	e842 3100 	strex	r1, r3, [r2]
 800601c:	2900      	cmp	r1, #0
 800601e:	d1f7      	bne.n	8006010 <UART_EndRxTransfer+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006020:	4c14      	ldr	r4, [pc, #80]	; (8006074 <UART_EndRxTransfer+0x68>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006022:	f102 0308 	add.w	r3, r2, #8
 8006026:	e853 3f00 	ldrex	r3, [r3]
 800602a:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	f102 0c08 	add.w	ip, r2, #8
 8006030:	e84c 3100 	strex	r1, r3, [ip]
 8006034:	2900      	cmp	r1, #0
 8006036:	d1f4      	bne.n	8006022 <UART_EndRxTransfer+0x16>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006038:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800603a:	2b01      	cmp	r3, #1
 800603c:	d008      	beq.n	8006050 <UART_EndRxTransfer+0x44>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006040:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}
 8006042:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart->RxState = HAL_UART_STATE_READY;
 8006046:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  huart->RxISR = NULL;
 800604a:	6743      	str	r3, [r0, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604c:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800604e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006050:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006054:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006058:	e842 3100 	strex	r1, r3, [r2]
 800605c:	2900      	cmp	r1, #0
 800605e:	d0ee      	beq.n	800603e <UART_EndRxTransfer+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006060:	e852 3f00 	ldrex	r3, [r2]
 8006064:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	e842 3100 	strex	r1, r3, [r2]
 800606c:	2900      	cmp	r1, #0
 800606e:	d1ef      	bne.n	8006050 <UART_EndRxTransfer+0x44>
 8006070:	e7e5      	b.n	800603e <UART_EndRxTransfer+0x32>
 8006072:	bf00      	nop
 8006074:	effffffe 	.word	0xeffffffe

08006078 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006078:	6901      	ldr	r1, [r0, #16]
 800607a:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800607c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800607e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006080:	49ae      	ldr	r1, [pc, #696]	; (800633c <UART_SetConfig+0x2c4>)
{
 8006082:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006084:	6945      	ldr	r5, [r0, #20]
{
 8006086:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006088:	69c0      	ldr	r0, [r0, #28]
{
 800608a:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800608c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800608e:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006090:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006092:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006094:	4daa      	ldr	r5, [pc, #680]	; (8006340 <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006096:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006098:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800609a:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800609c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80060a4:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060a8:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060aa:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060ac:	d07d      	beq.n	80061aa <UART_SetConfig+0x132>
    tmpreg |= huart->Init.OneBitSampling;
 80060ae:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060b0:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80060b2:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060b4:	4aa3      	ldr	r2, [pc, #652]	; (8006344 <UART_SetConfig+0x2cc>)
 80060b6:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80060ba:	4311      	orrs	r1, r2
 80060bc:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c0:	f022 020f 	bic.w	r2, r2, #15
 80060c4:	432a      	orrs	r2, r5
 80060c6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060c8:	4a9f      	ldr	r2, [pc, #636]	; (8006348 <UART_SetConfig+0x2d0>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d02a      	beq.n	8006124 <UART_SetConfig+0xac>
 80060ce:	4a9f      	ldr	r2, [pc, #636]	; (800634c <UART_SetConfig+0x2d4>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d05b      	beq.n	800618c <UART_SetConfig+0x114>
 80060d4:	4a9e      	ldr	r2, [pc, #632]	; (8006350 <UART_SetConfig+0x2d8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	f000 81ae 	beq.w	8006438 <UART_SetConfig+0x3c0>
 80060dc:	4a9d      	ldr	r2, [pc, #628]	; (8006354 <UART_SetConfig+0x2dc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	f000 81d3 	beq.w	800648a <UART_SetConfig+0x412>
 80060e4:	4a9c      	ldr	r2, [pc, #624]	; (8006358 <UART_SetConfig+0x2e0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	f000 810c 	beq.w	8006304 <UART_SetConfig+0x28c>
 80060ec:	4a9b      	ldr	r2, [pc, #620]	; (800635c <UART_SetConfig+0x2e4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	f000 81d5 	beq.w	800649e <UART_SetConfig+0x426>
 80060f4:	4a9a      	ldr	r2, [pc, #616]	; (8006360 <UART_SetConfig+0x2e8>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	f000 822b 	beq.w	8006552 <UART_SetConfig+0x4da>
 80060fc:	4a99      	ldr	r2, [pc, #612]	; (8006364 <UART_SetConfig+0x2ec>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	f000 81d9 	beq.w	80064b6 <UART_SetConfig+0x43e>
 8006104:	4a98      	ldr	r2, [pc, #608]	; (8006368 <UART_SetConfig+0x2f0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	f000 822f 	beq.w	800656a <UART_SetConfig+0x4f2>
 800610c:	4a97      	ldr	r2, [pc, #604]	; (800636c <UART_SetConfig+0x2f4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d142      	bne.n	8006198 <UART_SetConfig+0x120>
 8006112:	4b97      	ldr	r3, [pc, #604]	; (8006370 <UART_SetConfig+0x2f8>)
 8006114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006116:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800611a:	2b28      	cmp	r3, #40	; 0x28
 800611c:	d83c      	bhi.n	8006198 <UART_SetConfig+0x120>
 800611e:	4a95      	ldr	r2, [pc, #596]	; (8006374 <UART_SetConfig+0x2fc>)
 8006120:	5cd3      	ldrb	r3, [r2, r3]
 8006122:	e007      	b.n	8006134 <UART_SetConfig+0xbc>
 8006124:	4b92      	ldr	r3, [pc, #584]	; (8006370 <UART_SetConfig+0x2f8>)
 8006126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006128:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800612c:	2b28      	cmp	r3, #40	; 0x28
 800612e:	d833      	bhi.n	8006198 <UART_SetConfig+0x120>
 8006130:	4a91      	ldr	r2, [pc, #580]	; (8006378 <UART_SetConfig+0x300>)
 8006132:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006134:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006138:	f000 809a 	beq.w	8006270 <UART_SetConfig+0x1f8>
    switch (clocksource)
 800613c:	2b20      	cmp	r3, #32
 800613e:	f200 8133 	bhi.w	80063a8 <UART_SetConfig+0x330>
 8006142:	2b20      	cmp	r3, #32
 8006144:	d828      	bhi.n	8006198 <UART_SetConfig+0x120>
 8006146:	e8df f013 	tbh	[pc, r3, lsl #1]
 800614a:	012c      	.short	0x012c
 800614c:	00270129 	.word	0x00270129
 8006150:	01210027 	.word	0x01210027
 8006154:	00270027 	.word	0x00270027
 8006158:	00f20027 	.word	0x00f20027
 800615c:	00270027 	.word	0x00270027
 8006160:	00270027 	.word	0x00270027
 8006164:	00270027 	.word	0x00270027
 8006168:	00e70027 	.word	0x00e70027
 800616c:	00270027 	.word	0x00270027
 8006170:	00270027 	.word	0x00270027
 8006174:	00270027 	.word	0x00270027
 8006178:	00270027 	.word	0x00270027
 800617c:	00270027 	.word	0x00270027
 8006180:	00270027 	.word	0x00270027
 8006184:	00270027 	.word	0x00270027
 8006188:	01c00027 	.word	0x01c00027
  UART_GETCLOCKSOURCE(huart, clocksource);
 800618c:	4b78      	ldr	r3, [pc, #480]	; (8006370 <UART_SetConfig+0x2f8>)
 800618e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	2b05      	cmp	r3, #5
 8006196:	d965      	bls.n	8006264 <UART_SetConfig+0x1ec>
        ret = HAL_ERROR;
 8006198:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800619a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800619c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 80061a0:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 80061a2:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 80061a4:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80061a6:	b007      	add	sp, #28
 80061a8:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061aa:	6898      	ldr	r0, [r3, #8]
 80061ac:	4a65      	ldr	r2, [pc, #404]	; (8006344 <UART_SetConfig+0x2cc>)
 80061ae:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061b0:	486f      	ldr	r0, [pc, #444]	; (8006370 <UART_SetConfig+0x2f8>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061b2:	430a      	orrs	r2, r1
 80061b4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80061ba:	f022 020f 	bic.w	r2, r2, #15
 80061be:	430a      	orrs	r2, r1
 80061c0:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061c2:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	2b05      	cmp	r3, #5
 80061ca:	d8e5      	bhi.n	8006198 <UART_SetConfig+0x120>
 80061cc:	4a6b      	ldr	r2, [pc, #428]	; (800637c <UART_SetConfig+0x304>)
 80061ce:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	f200 8103 	bhi.w	80063dc <UART_SetConfig+0x364>
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d9de      	bls.n	8006198 <UART_SetConfig+0x120>
 80061da:	3b02      	subs	r3, #2
 80061dc:	2b1e      	cmp	r3, #30
 80061de:	d8db      	bhi.n	8006198 <UART_SetConfig+0x120>
 80061e0:	a201      	add	r2, pc, #4	; (adr r2, 80061e8 <UART_SetConfig+0x170>)
 80061e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e6:	bf00      	nop
 80061e8:	080064cf 	.word	0x080064cf
 80061ec:	08006199 	.word	0x08006199
 80061f0:	080064ff 	.word	0x080064ff
 80061f4:	08006199 	.word	0x08006199
 80061f8:	08006199 	.word	0x08006199
 80061fc:	08006199 	.word	0x08006199
 8006200:	080064ef 	.word	0x080064ef
 8006204:	08006199 	.word	0x08006199
 8006208:	08006199 	.word	0x08006199
 800620c:	08006199 	.word	0x08006199
 8006210:	08006199 	.word	0x08006199
 8006214:	08006199 	.word	0x08006199
 8006218:	08006199 	.word	0x08006199
 800621c:	08006199 	.word	0x08006199
 8006220:	080064db 	.word	0x080064db
 8006224:	08006199 	.word	0x08006199
 8006228:	08006199 	.word	0x08006199
 800622c:	08006199 	.word	0x08006199
 8006230:	08006199 	.word	0x08006199
 8006234:	08006199 	.word	0x08006199
 8006238:	08006199 	.word	0x08006199
 800623c:	08006199 	.word	0x08006199
 8006240:	08006199 	.word	0x08006199
 8006244:	08006199 	.word	0x08006199
 8006248:	08006199 	.word	0x08006199
 800624c:	08006199 	.word	0x08006199
 8006250:	08006199 	.word	0x08006199
 8006254:	08006199 	.word	0x08006199
 8006258:	08006199 	.word	0x08006199
 800625c:	08006199 	.word	0x08006199
 8006260:	0800650f 	.word	0x0800650f
 8006264:	4a46      	ldr	r2, [pc, #280]	; (8006380 <UART_SetConfig+0x308>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006266:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800626a:	5cd3      	ldrb	r3, [r2, r3]
 800626c:	f47f af66 	bne.w	800613c <UART_SetConfig+0xc4>
    switch (clocksource)
 8006270:	2b20      	cmp	r3, #32
 8006272:	f200 80eb 	bhi.w	800644c <UART_SetConfig+0x3d4>
 8006276:	2b20      	cmp	r3, #32
 8006278:	d88e      	bhi.n	8006198 <UART_SetConfig+0x120>
 800627a:	a201      	add	r2, pc, #4	; (adr r2, 8006280 <UART_SetConfig+0x208>)
 800627c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006280:	08006521 	.word	0x08006521
 8006284:	08006513 	.word	0x08006513
 8006288:	08006199 	.word	0x08006199
 800628c:	08006199 	.word	0x08006199
 8006290:	08006545 	.word	0x08006545
 8006294:	08006199 	.word	0x08006199
 8006298:	08006199 	.word	0x08006199
 800629c:	08006199 	.word	0x08006199
 80062a0:	0800653b 	.word	0x0800653b
 80062a4:	08006199 	.word	0x08006199
 80062a8:	08006199 	.word	0x08006199
 80062ac:	08006199 	.word	0x08006199
 80062b0:	08006199 	.word	0x08006199
 80062b4:	08006199 	.word	0x08006199
 80062b8:	08006199 	.word	0x08006199
 80062bc:	08006199 	.word	0x08006199
 80062c0:	08006527 	.word	0x08006527
 80062c4:	08006199 	.word	0x08006199
 80062c8:	08006199 	.word	0x08006199
 80062cc:	08006199 	.word	0x08006199
 80062d0:	08006199 	.word	0x08006199
 80062d4:	08006199 	.word	0x08006199
 80062d8:	08006199 	.word	0x08006199
 80062dc:	08006199 	.word	0x08006199
 80062e0:	08006199 	.word	0x08006199
 80062e4:	08006199 	.word	0x08006199
 80062e8:	08006199 	.word	0x08006199
 80062ec:	08006199 	.word	0x08006199
 80062f0:	08006199 	.word	0x08006199
 80062f4:	08006199 	.word	0x08006199
 80062f8:	08006199 	.word	0x08006199
 80062fc:	08006199 	.word	0x08006199
 8006300:	0800654f 	.word	0x0800654f
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006304:	4b1a      	ldr	r3, [pc, #104]	; (8006370 <UART_SetConfig+0x2f8>)
 8006306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006308:	f003 0307 	and.w	r3, r3, #7
 800630c:	2b05      	cmp	r3, #5
 800630e:	f63f af43 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006312:	4a1c      	ldr	r2, [pc, #112]	; (8006384 <UART_SetConfig+0x30c>)
 8006314:	5cd3      	ldrb	r3, [r2, r3]
 8006316:	e70d      	b.n	8006134 <UART_SetConfig+0xbc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006318:	4b15      	ldr	r3, [pc, #84]	; (8006370 <UART_SetConfig+0x2f8>)
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	0692      	lsls	r2, r2, #26
 800631e:	f140 80c8 	bpl.w	80064b2 <UART_SetConfig+0x43a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4818      	ldr	r0, [pc, #96]	; (8006388 <UART_SetConfig+0x310>)
 8006326:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800632a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800632c:	e041      	b.n	80063b2 <UART_SetConfig+0x33a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800632e:	a803      	add	r0, sp, #12
 8006330:	f7ff f96e 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006334:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8006336:	bb78      	cbnz	r0, 8006398 <UART_SetConfig+0x320>
        ret = HAL_ERROR;
 8006338:	2000      	movs	r0, #0
 800633a:	e72e      	b.n	800619a <UART_SetConfig+0x122>
 800633c:	cfff69f3 	.word	0xcfff69f3
 8006340:	58000c00 	.word	0x58000c00
 8006344:	11fff4ff 	.word	0x11fff4ff
 8006348:	40011000 	.word	0x40011000
 800634c:	40004400 	.word	0x40004400
 8006350:	40004800 	.word	0x40004800
 8006354:	40004c00 	.word	0x40004c00
 8006358:	40005000 	.word	0x40005000
 800635c:	40011400 	.word	0x40011400
 8006360:	40007800 	.word	0x40007800
 8006364:	40007c00 	.word	0x40007c00
 8006368:	40011800 	.word	0x40011800
 800636c:	40011c00 	.word	0x40011c00
 8006370:	58024400 	.word	0x58024400
 8006374:	08012de4 	.word	0x08012de4
 8006378:	08012de4 	.word	0x08012de4
 800637c:	08012e18 	.word	0x08012e18
 8006380:	08012e10 	.word	0x08012e10
 8006384:	08012e10 	.word	0x08012e10
 8006388:	03d09000 	.word	0x03d09000
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800638c:	4668      	mov	r0, sp
 800638e:	f7ff f893 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006392:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006394:	2800      	cmp	r0, #0
 8006396:	d0cf      	beq.n	8006338 <UART_SetConfig+0x2c0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006398:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800639a:	e00a      	b.n	80063b2 <UART_SetConfig+0x33a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800639c:	f7fe f994 	bl	80046c8 <HAL_RCC_GetPCLK2Freq>
        break;
 80063a0:	e7c9      	b.n	8006336 <UART_SetConfig+0x2be>
        pclk = HAL_RCC_GetPCLK1Freq();
 80063a2:	f7fe f97f 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
        break;
 80063a6:	e7c6      	b.n	8006336 <UART_SetConfig+0x2be>
    switch (clocksource)
 80063a8:	2b40      	cmp	r3, #64	; 0x40
 80063aa:	f47f aef5 	bne.w	8006198 <UART_SetConfig+0x120>
 80063ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063b2:	4b74      	ldr	r3, [pc, #464]	; (8006584 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063b4:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063b8:	6862      	ldr	r2, [r4, #4]
 80063ba:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 80063be:	fbb0 f3f3 	udiv	r3, r0, r3
 80063c2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80063c6:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063ca:	f1a3 0210 	sub.w	r2, r3, #16
 80063ce:	428a      	cmp	r2, r1
 80063d0:	f63f aee2 	bhi.w	8006198 <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063d4:	6822      	ldr	r2, [r4, #0]
 80063d6:	2000      	movs	r0, #0
 80063d8:	60d3      	str	r3, [r2, #12]
 80063da:	e6de      	b.n	800619a <UART_SetConfig+0x122>
    switch (clocksource)
 80063dc:	2b40      	cmp	r3, #64	; 0x40
 80063de:	f47f aedb 	bne.w	8006198 <UART_SetConfig+0x120>
 80063e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063e6:	4b67      	ldr	r3, [pc, #412]	; (8006584 <UART_SetConfig+0x50c>)
 80063e8:	6a62      	ldr	r2, [r4, #36]	; 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063ea:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063ec:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063f0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063f4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80063f8:	4299      	cmp	r1, r3
 80063fa:	f63f aecd 	bhi.w	8006198 <UART_SetConfig+0x120>
 80063fe:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006402:	f63f aec9 	bhi.w	8006198 <UART_SetConfig+0x120>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006406:	2300      	movs	r3, #0
 8006408:	4619      	mov	r1, r3
 800640a:	f7f9 ffd9 	bl	80003c0 <__aeabi_uldivmod>
 800640e:	462a      	mov	r2, r5
 8006410:	0209      	lsls	r1, r1, #8
 8006412:	0203      	lsls	r3, r0, #8
 8006414:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006418:	0868      	lsrs	r0, r5, #1
 800641a:	1818      	adds	r0, r3, r0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	f141 0100 	adc.w	r1, r1, #0
 8006424:	f7f9 ffcc 	bl	80003c0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006428:	4a57      	ldr	r2, [pc, #348]	; (8006588 <UART_SetConfig+0x510>)
 800642a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800642e:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006430:	4291      	cmp	r1, r2
 8006432:	f63f aeb1 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006436:	e7cd      	b.n	80063d4 <UART_SetConfig+0x35c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006438:	4b54      	ldr	r3, [pc, #336]	; (800658c <UART_SetConfig+0x514>)
 800643a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800643c:	f003 0307 	and.w	r3, r3, #7
 8006440:	2b05      	cmp	r3, #5
 8006442:	f63f aea9 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006446:	4a52      	ldr	r2, [pc, #328]	; (8006590 <UART_SetConfig+0x518>)
 8006448:	5cd3      	ldrb	r3, [r2, r3]
 800644a:	e673      	b.n	8006134 <UART_SetConfig+0xbc>
    switch (clocksource)
 800644c:	2b40      	cmp	r3, #64	; 0x40
 800644e:	f47f aea3 	bne.w	8006198 <UART_SetConfig+0x120>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006452:	4b4c      	ldr	r3, [pc, #304]	; (8006584 <UART_SetConfig+0x50c>)
 8006454:	6862      	ldr	r2, [r4, #4]
 8006456:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800645a:	0853      	lsrs	r3, r2, #1
 800645c:	fbb0 f0f1 	udiv	r0, r0, r1
 8006460:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006464:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006468:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800646c:	f1a3 0210 	sub.w	r2, r3, #16
 8006470:	428a      	cmp	r2, r1
 8006472:	f63f ae91 	bhi.w	8006198 <UART_SetConfig+0x120>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006476:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800647a:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800647e:	6821      	ldr	r1, [r4, #0]
 8006480:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006482:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8006484:	4313      	orrs	r3, r2
 8006486:	60cb      	str	r3, [r1, #12]
 8006488:	e687      	b.n	800619a <UART_SetConfig+0x122>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800648a:	4b40      	ldr	r3, [pc, #256]	; (800658c <UART_SetConfig+0x514>)
 800648c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648e:	f003 0307 	and.w	r3, r3, #7
 8006492:	2b05      	cmp	r3, #5
 8006494:	f63f ae80 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006498:	4a3e      	ldr	r2, [pc, #248]	; (8006594 <UART_SetConfig+0x51c>)
 800649a:	5cd3      	ldrb	r3, [r2, r3]
 800649c:	e64a      	b.n	8006134 <UART_SetConfig+0xbc>
 800649e:	4b3b      	ldr	r3, [pc, #236]	; (800658c <UART_SetConfig+0x514>)
 80064a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064a6:	2b28      	cmp	r3, #40	; 0x28
 80064a8:	f63f ae76 	bhi.w	8006198 <UART_SetConfig+0x120>
 80064ac:	4a3a      	ldr	r2, [pc, #232]	; (8006598 <UART_SetConfig+0x520>)
 80064ae:	5cd3      	ldrb	r3, [r2, r3]
 80064b0:	e640      	b.n	8006134 <UART_SetConfig+0xbc>
          pclk = (uint32_t) HSI_VALUE;
 80064b2:	483a      	ldr	r0, [pc, #232]	; (800659c <UART_SetConfig+0x524>)
 80064b4:	e77d      	b.n	80063b2 <UART_SetConfig+0x33a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064b6:	4b35      	ldr	r3, [pc, #212]	; (800658c <UART_SetConfig+0x514>)
 80064b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ba:	f003 0307 	and.w	r3, r3, #7
 80064be:	2b05      	cmp	r3, #5
 80064c0:	f63f ae6a 	bhi.w	8006198 <UART_SetConfig+0x120>
 80064c4:	4a36      	ldr	r2, [pc, #216]	; (80065a0 <UART_SetConfig+0x528>)
 80064c6:	5cd3      	ldrb	r3, [r2, r3]
 80064c8:	e634      	b.n	8006134 <UART_SetConfig+0xbc>
        pclk = (uint32_t) CSI_VALUE;
 80064ca:	4836      	ldr	r0, [pc, #216]	; (80065a4 <UART_SetConfig+0x52c>)
 80064cc:	e771      	b.n	80063b2 <UART_SetConfig+0x33a>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80064ce:	f7fe ffe1 	bl	8005494 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 80064d2:	2800      	cmp	r0, #0
 80064d4:	f43f af30 	beq.w	8006338 <UART_SetConfig+0x2c0>
 80064d8:	e785      	b.n	80063e6 <UART_SetConfig+0x36e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064da:	4b2c      	ldr	r3, [pc, #176]	; (800658c <UART_SetConfig+0x514>)
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	0690      	lsls	r0, r2, #26
 80064e0:	d541      	bpl.n	8006566 <UART_SetConfig+0x4ee>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	482d      	ldr	r0, [pc, #180]	; (800659c <UART_SetConfig+0x524>)
 80064e6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80064ea:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80064ec:	e77b      	b.n	80063e6 <UART_SetConfig+0x36e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064ee:	a803      	add	r0, sp, #12
 80064f0:	f7ff f88e 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064f4:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 80064f6:	2800      	cmp	r0, #0
 80064f8:	f43f af1e 	beq.w	8006338 <UART_SetConfig+0x2c0>
 80064fc:	e773      	b.n	80063e6 <UART_SetConfig+0x36e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064fe:	4668      	mov	r0, sp
 8006500:	f7fe ffda 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006504:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8006506:	2800      	cmp	r0, #0
 8006508:	f43f af16 	beq.w	8006338 <UART_SetConfig+0x2c0>
 800650c:	e76b      	b.n	80063e6 <UART_SetConfig+0x36e>
        pclk = (uint32_t) CSI_VALUE;
 800650e:	4825      	ldr	r0, [pc, #148]	; (80065a4 <UART_SetConfig+0x52c>)
 8006510:	e769      	b.n	80063e6 <UART_SetConfig+0x36e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006512:	f7fe f8d9 	bl	80046c8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006516:	2800      	cmp	r0, #0
 8006518:	f43f af0e 	beq.w	8006338 <UART_SetConfig+0x2c0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800651c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800651e:	e798      	b.n	8006452 <UART_SetConfig+0x3da>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006520:	f7fe f8c0 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
        break;
 8006524:	e7f7      	b.n	8006516 <UART_SetConfig+0x49e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006526:	4b19      	ldr	r3, [pc, #100]	; (800658c <UART_SetConfig+0x514>)
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	0691      	lsls	r1, r2, #26
 800652c:	d527      	bpl.n	800657e <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	481a      	ldr	r0, [pc, #104]	; (800659c <UART_SetConfig+0x524>)
 8006532:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006536:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006538:	e78b      	b.n	8006452 <UART_SetConfig+0x3da>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800653a:	a803      	add	r0, sp, #12
 800653c:	f7ff f868 	bl	8005610 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006540:	9804      	ldr	r0, [sp, #16]
        break;
 8006542:	e7e8      	b.n	8006516 <UART_SetConfig+0x49e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006544:	4668      	mov	r0, sp
 8006546:	f7fe ffb7 	bl	80054b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800654a:	9801      	ldr	r0, [sp, #4]
        break;
 800654c:	e7e3      	b.n	8006516 <UART_SetConfig+0x49e>
        pclk = (uint32_t) CSI_VALUE;
 800654e:	4815      	ldr	r0, [pc, #84]	; (80065a4 <UART_SetConfig+0x52c>)
 8006550:	e77f      	b.n	8006452 <UART_SetConfig+0x3da>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006552:	4b0e      	ldr	r3, [pc, #56]	; (800658c <UART_SetConfig+0x514>)
 8006554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006556:	f003 0307 	and.w	r3, r3, #7
 800655a:	2b05      	cmp	r3, #5
 800655c:	f63f ae1c 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006560:	4a11      	ldr	r2, [pc, #68]	; (80065a8 <UART_SetConfig+0x530>)
 8006562:	5cd3      	ldrb	r3, [r2, r3]
 8006564:	e5e6      	b.n	8006134 <UART_SetConfig+0xbc>
          pclk = (uint32_t) HSI_VALUE;
 8006566:	480d      	ldr	r0, [pc, #52]	; (800659c <UART_SetConfig+0x524>)
 8006568:	e73d      	b.n	80063e6 <UART_SetConfig+0x36e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800656a:	4b08      	ldr	r3, [pc, #32]	; (800658c <UART_SetConfig+0x514>)
 800656c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800656e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006572:	2b28      	cmp	r3, #40	; 0x28
 8006574:	f63f ae10 	bhi.w	8006198 <UART_SetConfig+0x120>
 8006578:	4a0c      	ldr	r2, [pc, #48]	; (80065ac <UART_SetConfig+0x534>)
 800657a:	5cd3      	ldrb	r3, [r2, r3]
 800657c:	e5da      	b.n	8006134 <UART_SetConfig+0xbc>
          pclk = (uint32_t) HSI_VALUE;
 800657e:	4807      	ldr	r0, [pc, #28]	; (800659c <UART_SetConfig+0x524>)
 8006580:	e767      	b.n	8006452 <UART_SetConfig+0x3da>
 8006582:	bf00      	nop
 8006584:	08012e20 	.word	0x08012e20
 8006588:	000ffcff 	.word	0x000ffcff
 800658c:	58024400 	.word	0x58024400
 8006590:	08012e10 	.word	0x08012e10
 8006594:	08012e10 	.word	0x08012e10
 8006598:	08012de4 	.word	0x08012de4
 800659c:	03d09000 	.word	0x03d09000
 80065a0:	08012e10 	.word	0x08012e10
 80065a4:	003d0900 	.word	0x003d0900
 80065a8:	08012e10 	.word	0x08012e10
 80065ac:	08012de4 	.word	0x08012de4

080065b0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80065b2:	07da      	lsls	r2, r3, #31
{
 80065b4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b6:	d506      	bpl.n	80065c6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065b8:	6801      	ldr	r1, [r0, #0]
 80065ba:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80065bc:	684a      	ldr	r2, [r1, #4]
 80065be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80065c2:	4322      	orrs	r2, r4
 80065c4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065c6:	079c      	lsls	r4, r3, #30
 80065c8:	d506      	bpl.n	80065d8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ca:	6801      	ldr	r1, [r0, #0]
 80065cc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80065ce:	684a      	ldr	r2, [r1, #4]
 80065d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80065d4:	4322      	orrs	r2, r4
 80065d6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065d8:	0759      	lsls	r1, r3, #29
 80065da:	d506      	bpl.n	80065ea <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065dc:	6801      	ldr	r1, [r0, #0]
 80065de:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80065e0:	684a      	ldr	r2, [r1, #4]
 80065e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065e6:	4322      	orrs	r2, r4
 80065e8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065ea:	071a      	lsls	r2, r3, #28
 80065ec:	d506      	bpl.n	80065fc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065ee:	6801      	ldr	r1, [r0, #0]
 80065f0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80065f2:	684a      	ldr	r2, [r1, #4]
 80065f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065f8:	4322      	orrs	r2, r4
 80065fa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065fc:	06dc      	lsls	r4, r3, #27
 80065fe:	d506      	bpl.n	800660e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006600:	6801      	ldr	r1, [r0, #0]
 8006602:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8006604:	688a      	ldr	r2, [r1, #8]
 8006606:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800660a:	4322      	orrs	r2, r4
 800660c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800660e:	0699      	lsls	r1, r3, #26
 8006610:	d506      	bpl.n	8006620 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006612:	6801      	ldr	r1, [r0, #0]
 8006614:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006616:	688a      	ldr	r2, [r1, #8]
 8006618:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800661c:	4322      	orrs	r2, r4
 800661e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006620:	065a      	lsls	r2, r3, #25
 8006622:	d50a      	bpl.n	800663a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006624:	6801      	ldr	r1, [r0, #0]
 8006626:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006628:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800662a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800662e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006632:	ea42 0204 	orr.w	r2, r2, r4
 8006636:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006638:	d00b      	beq.n	8006652 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800663a:	061b      	lsls	r3, r3, #24
 800663c:	d506      	bpl.n	800664c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800663e:	6802      	ldr	r2, [r0, #0]
 8006640:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006642:	6853      	ldr	r3, [r2, #4]
 8006644:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006648:	430b      	orrs	r3, r1
 800664a:	6053      	str	r3, [r2, #4]
}
 800664c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006650:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006652:	684a      	ldr	r2, [r1, #4]
 8006654:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006656:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800665a:	4322      	orrs	r2, r4
 800665c:	604a      	str	r2, [r1, #4]
 800665e:	e7ec      	b.n	800663a <UART_AdvFeatureConfig+0x8a>

08006660 <UART_WaitOnFlagUntilTimeout>:
{
 8006660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006664:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8006668:	4681      	mov	r9, r0
 800666a:	460f      	mov	r7, r1
 800666c:	4616      	mov	r6, r2
 800666e:	469a      	mov	sl, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006670:	6805      	ldr	r5, [r0, #0]
 8006672:	e002      	b.n	800667a <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 8006674:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006678:	d10b      	bne.n	8006692 <UART_WaitOnFlagUntilTimeout+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800667a:	69ec      	ldr	r4, [r5, #28]
 800667c:	ea37 0404 	bics.w	r4, r7, r4
 8006680:	bf0c      	ite	eq
 8006682:	2401      	moveq	r4, #1
 8006684:	2400      	movne	r4, #0
 8006686:	42b4      	cmp	r4, r6
 8006688:	d0f4      	beq.n	8006674 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006692:	f7fb faab 	bl	8001bec <HAL_GetTick>
 8006696:	eba0 000a 	sub.w	r0, r0, sl
 800669a:	fab8 f488 	clz	r4, r8
 800669e:	4540      	cmp	r0, r8
 80066a0:	ea4f 1454 	mov.w	r4, r4, lsr #5
 80066a4:	d81b      	bhi.n	80066de <UART_WaitOnFlagUntilTimeout+0x7e>
 80066a6:	f1b8 0f00 	cmp.w	r8, #0
 80066aa:	d018      	beq.n	80066de <UART_WaitOnFlagUntilTimeout+0x7e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066ac:	f8d9 5000 	ldr.w	r5, [r9]
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	075a      	lsls	r2, r3, #29
 80066b4:	d5e1      	bpl.n	800667a <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066b6:	69eb      	ldr	r3, [r5, #28]
 80066b8:	f013 0b08 	ands.w	fp, r3, #8
 80066bc:	d111      	bne.n	80066e2 <UART_WaitOnFlagUntilTimeout+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066be:	69eb      	ldr	r3, [r5, #28]
 80066c0:	051b      	lsls	r3, r3, #20
 80066c2:	d5da      	bpl.n	800667a <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
          UART_EndRxTransfer(huart);
 80066c8:	4648      	mov	r0, r9
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066ca:	622b      	str	r3, [r5, #32]
          UART_EndRxTransfer(huart);
 80066cc:	f7ff fc9e 	bl	800600c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066d0:	2220      	movs	r2, #32
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
          __HAL_UNLOCK(huart);
 80066d4:	f889 b084 	strb.w	fp, [r9, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066d8:	f8c9 2090 	str.w	r2, [r9, #144]	; 0x90
          return HAL_TIMEOUT;
 80066dc:	e7d6      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x2c>
        return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e7d4      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x2c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066e2:	2608      	movs	r6, #8
           UART_EndRxTransfer(huart);
 80066e4:	4648      	mov	r0, r9
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066e6:	622e      	str	r6, [r5, #32]
           UART_EndRxTransfer(huart);
 80066e8:	f7ff fc90 	bl	800600c <UART_EndRxTransfer>
           return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066ee:	f8c9 6090 	str.w	r6, [r9, #144]	; 0x90
           __HAL_UNLOCK(huart);
 80066f2:	f889 4084 	strb.w	r4, [r9, #132]	; 0x84
           return HAL_ERROR;
 80066f6:	e7c9      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x2c>

080066f8 <HAL_UART_Transmit>:
{
 80066f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066fc:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80066fe:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 8006702:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8006704:	2b20      	cmp	r3, #32
 8006706:	d141      	bne.n	800678c <HAL_UART_Transmit+0x94>
    if ((pData == NULL) || (Size == 0U))
 8006708:	460d      	mov	r5, r1
 800670a:	2900      	cmp	r1, #0
 800670c:	d03a      	beq.n	8006784 <HAL_UART_Transmit+0x8c>
 800670e:	fab2 f982 	clz	r9, r2
 8006712:	4617      	mov	r7, r2
 8006714:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8006718:	b3a2      	cbz	r2, 8006784 <HAL_UART_Transmit+0x8c>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800671a:	2321      	movs	r3, #33	; 0x21
 800671c:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800671e:	f8c0 9090 	str.w	r9, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006722:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    tickstart = HAL_GetTick();
 8006726:	f7fb fa61 	bl	8001bec <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800672a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800672c:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 800672e:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8006736:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800673a:	d040      	beq.n	80067be <HAL_UART_Transmit+0xc6>
    while (huart->TxXferCount > 0U)
 800673c:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8006740:	b29b      	uxth	r3, r3
 8006742:	b973      	cbnz	r3, 8006762 <HAL_UART_Transmit+0x6a>
 8006744:	e026      	b.n	8006794 <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006746:	f815 2b01 	ldrb.w	r2, [r5], #1
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 800674e:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8006752:	3a01      	subs	r2, #1
 8006754:	b292      	uxth	r2, r2
 8006756:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800675a:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 800675e:	b292      	uxth	r2, r2
 8006760:	b1c2      	cbz	r2, 8006794 <HAL_UART_Transmit+0x9c>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006762:	4643      	mov	r3, r8
 8006764:	2200      	movs	r2, #0
 8006766:	2180      	movs	r1, #128	; 0x80
 8006768:	4620      	mov	r0, r4
 800676a:	9600      	str	r6, [sp, #0]
 800676c:	f7ff ff78 	bl	8006660 <UART_WaitOnFlagUntilTimeout>
 8006770:	b9f0      	cbnz	r0, 80067b0 <HAL_UART_Transmit+0xb8>
      if (pdata8bits == NULL)
 8006772:	2d00      	cmp	r5, #0
 8006774:	d1e7      	bne.n	8006746 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006776:	f839 3b02 	ldrh.w	r3, [r9], #2
 800677a:	6822      	ldr	r2, [r4, #0]
 800677c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006780:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8006782:	e7e4      	b.n	800674e <HAL_UART_Transmit+0x56>
      return  HAL_ERROR;
 8006784:	2001      	movs	r0, #1
}
 8006786:	b003      	add	sp, #12
 8006788:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800678c:	2002      	movs	r0, #2
}
 800678e:	b003      	add	sp, #12
 8006790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006794:	4643      	mov	r3, r8
 8006796:	2200      	movs	r2, #0
 8006798:	2140      	movs	r1, #64	; 0x40
 800679a:	4620      	mov	r0, r4
 800679c:	9600      	str	r6, [sp, #0]
 800679e:	f7ff ff5f 	bl	8006660 <UART_WaitOnFlagUntilTimeout>
      huart->gState = HAL_UART_STATE_READY;
 80067a2:	2320      	movs	r3, #32
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067a4:	b988      	cbnz	r0, 80067ca <HAL_UART_Transmit+0xd2>
    huart->gState = HAL_UART_STATE_READY;
 80067a6:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 80067aa:	b003      	add	sp, #12
 80067ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->gState = HAL_UART_STATE_READY;
 80067b0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80067b2:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80067b4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 80067b8:	b003      	add	sp, #12
 80067ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d1bb      	bne.n	800673c <HAL_UART_Transmit+0x44>
 80067c4:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 80067c6:	461d      	mov	r5, r3
 80067c8:	e7b8      	b.n	800673c <HAL_UART_Transmit+0x44>
      return HAL_TIMEOUT;
 80067ca:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 80067cc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 80067d0:	e7d9      	b.n	8006786 <HAL_UART_Transmit+0x8e>
 80067d2:	bf00      	nop

080067d4 <UART_CheckIdleState>:
{
 80067d4:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d6:	2600      	movs	r6, #0
{
 80067d8:	4604      	mov	r4, r0
 80067da:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067dc:	f8c0 6090 	str.w	r6, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 80067e0:	f7fb fa04 	bl	8001bec <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067e4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80067e6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	0712      	lsls	r2, r2, #28
 80067ec:	d410      	bmi.n	8006810 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	075b      	lsls	r3, r3, #29
 80067f2:	d427      	bmi.n	8006844 <UART_CheckIdleState+0x70>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f4:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80067f6:	2220      	movs	r2, #32
  return HAL_OK;
 80067f8:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80067fa:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80067fe:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006802:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006804:	6723      	str	r3, [r4, #112]	; 0x70
      __HAL_UNLOCK(huart);
 8006806:	2300      	movs	r3, #0
 8006808:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800680c:	b002      	add	sp, #8
 800680e:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006810:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8006814:	4603      	mov	r3, r0
 8006816:	4632      	mov	r2, r6
 8006818:	4620      	mov	r0, r4
 800681a:	9100      	str	r1, [sp, #0]
 800681c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006820:	f7ff ff1e 	bl	8006660 <UART_WaitOnFlagUntilTimeout>
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	2800      	cmp	r0, #0
 8006828:	d0e1      	beq.n	80067ee <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800682e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006832:	e843 2100 	strex	r1, r2, [r3]
 8006836:	2900      	cmp	r1, #0
 8006838:	d1f7      	bne.n	800682a <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800683a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800683c:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800683e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 8006842:	e7e0      	b.n	8006806 <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006844:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 8006848:	462b      	mov	r3, r5
 800684a:	2200      	movs	r2, #0
 800684c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006850:	9000      	str	r0, [sp, #0]
 8006852:	4620      	mov	r0, r4
 8006854:	f7ff ff04 	bl	8006660 <UART_WaitOnFlagUntilTimeout>
 8006858:	2800      	cmp	r0, #0
 800685a:	d0cb      	beq.n	80067f4 <UART_CheckIdleState+0x20>
 800685c:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006862:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006866:	e843 2100 	strex	r1, r2, [r3]
 800686a:	2900      	cmp	r1, #0
 800686c:	d1f7      	bne.n	800685e <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	f103 0208 	add.w	r2, r3, #8
 8006872:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006876:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687a:	f103 0008 	add.w	r0, r3, #8
 800687e:	e840 2100 	strex	r1, r2, [r0]
 8006882:	2900      	cmp	r1, #0
 8006884:	d1f3      	bne.n	800686e <UART_CheckIdleState+0x9a>
      huart->RxState = HAL_UART_STATE_READY;
 8006886:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8006888:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 800688a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800688e:	e7ba      	b.n	8006806 <UART_CheckIdleState+0x32>

08006890 <HAL_UART_Init>:
  if (huart == NULL)
 8006890:	b380      	cbz	r0, 80068f4 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006892:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 8006896:	b510      	push	{r4, lr}
 8006898:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800689a:	b333      	cbz	r3, 80068ea <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800689c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800689e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068a0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80068a2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 80068a6:	6813      	ldr	r3, [r2, #0]
 80068a8:	f023 0301 	bic.w	r3, r3, #1
 80068ac:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068ae:	f7ff fbe3 	bl	8006078 <UART_SetConfig>
 80068b2:	2801      	cmp	r0, #1
 80068b4:	d017      	beq.n	80068e6 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068b8:	b98b      	cbnz	r3, 80068de <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068ba:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80068bc:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068cc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	f042 0201 	orr.w	r2, r2, #1
}
 80068d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80068d8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80068da:	f7ff bf7b 	b.w	80067d4 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 80068de:	4620      	mov	r0, r4
 80068e0:	f7ff fe66 	bl	80065b0 <UART_AdvFeatureConfig>
 80068e4:	e7e9      	b.n	80068ba <HAL_UART_Init+0x2a>
}
 80068e6:	2001      	movs	r0, #1
 80068e8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80068ea:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 80068ee:	f7fa fedb 	bl	80016a8 <HAL_UART_MspInit>
 80068f2:	e7d3      	b.n	800689c <HAL_UART_Init+0xc>
}
 80068f4:	2001      	movs	r0, #1
 80068f6:	4770      	bx	lr

080068f8 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068f8:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068fa:	4a0e      	ldr	r2, [pc, #56]	; (8006934 <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068fc:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068fe:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006900:	f3c1 6142 	ubfx	r1, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006904:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006908:	5c53      	ldrb	r3, [r2, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800690a:	f812 200c 	ldrb.w	r2, [r2, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800690e:	011b      	lsls	r3, r3, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006910:	0112      	lsls	r2, r2, #4
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 8006912:	b410      	push	{r4}
                               (uint16_t)denominator[tx_fifo_threshold];
 8006914:	4c08      	ldr	r4, [pc, #32]	; (8006938 <UARTEx_SetNbDataToProcess.part.0+0x40>)
 8006916:	f814 c00c 	ldrb.w	ip, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 800691a:	5c61      	ldrb	r1, [r4, r1]
  }
}
 800691c:	f85d 4b04 	ldr.w	r4, [sp], #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006920:	fbb2 f2fc 	udiv	r2, r2, ip
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006924:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006928:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800692c:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	08012e40 	.word	0x08012e40
 8006938:	08012e38 	.word	0x08012e38

0800693c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800693c:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 8006940:	2a01      	cmp	r2, #1
 8006942:	d017      	beq.n	8006974 <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006944:	6802      	ldr	r2, [r0, #0]
 8006946:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8006948:	2024      	movs	r0, #36	; 0x24
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800694a:	2100      	movs	r1, #0
{
 800694c:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800694e:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  huart->gState = HAL_UART_STATE_READY;
 8006952:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006954:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8006956:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006958:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800695c:	f024 0401 	bic.w	r4, r4, #1
 8006960:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006962:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006964:	6010      	str	r0, [r2, #0]
  return HAL_OK;
 8006966:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8006968:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800696c:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 8006970:	bc30      	pop	{r4, r5}
 8006972:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006974:	2002      	movs	r0, #2
}
 8006976:	4770      	bx	lr

08006978 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 8006978:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800697c:	2b01      	cmp	r3, #1
 800697e:	d020      	beq.n	80069c2 <HAL_UARTEx_SetTxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 8006980:	2324      	movs	r3, #36	; 0x24
{
 8006982:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006984:	6805      	ldr	r5, [r0, #0]
 8006986:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8006988:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800698c:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800698e:	682b      	ldr	r3, [r5, #0]
 8006990:	f023 0301 	bic.w	r3, r3, #1
 8006994:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006996:	68ab      	ldr	r3, [r5, #8]
 8006998:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800699c:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800699e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069a0:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069a2:	b153      	cbz	r3, 80069ba <HAL_UARTEx_SetTxFifoThreshold+0x42>
 80069a4:	f7ff ffa8 	bl	80068f8 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 80069a8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80069aa:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069ac:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 80069ae:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80069b0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 80069b4:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 80069b8:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 80069ba:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80069be:	6683      	str	r3, [r0, #104]	; 0x68
 80069c0:	e7f2      	b.n	80069a8 <HAL_UARTEx_SetTxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 80069c2:	2002      	movs	r0, #2
}
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop

080069c8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80069c8:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d020      	beq.n	8006a12 <HAL_UARTEx_SetRxFifoThreshold+0x4a>
  huart->gState = HAL_UART_STATE_BUSY;
 80069d0:	2324      	movs	r3, #36	; 0x24
{
 80069d2:	b570      	push	{r4, r5, r6, lr}
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069d4:	6805      	ldr	r5, [r0, #0]
 80069d6:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 80069d8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069dc:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80069de:	682b      	ldr	r3, [r5, #0]
 80069e0:	f023 0301 	bic.w	r3, r3, #1
 80069e4:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069e6:	68ab      	ldr	r3, [r5, #8]
 80069e8:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80069ec:	4319      	orrs	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069ee:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069f0:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069f2:	b153      	cbz	r3, 8006a0a <HAL_UARTEx_SetRxFifoThreshold+0x42>
 80069f4:	f7ff ff80 	bl	80068f8 <UARTEx_SetNbDataToProcess.part.0>
  __HAL_UNLOCK(huart);
 80069f8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80069fa:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069fc:	602e      	str	r6, [r5, #0]
  return HAL_OK;
 80069fe:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8006a00:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006a04:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 8006a08:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 8006a0a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8006a0e:	6683      	str	r3, [r0, #104]	; 0x68
 8006a10:	e7f2      	b.n	80069f8 <HAL_UARTEx_SetRxFifoThreshold+0x30>
  __HAL_LOCK(huart);
 8006a12:	2002      	movs	r0, #2
}
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop

08006a18 <ethernet_link_status_updated>:
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop

08006a1c <MX_LWIP_Init>:
{
 8006a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  IP_ADDRESS[0] = 192;
 8006a1e:	4b25      	ldr	r3, [pc, #148]	; (8006ab4 <MX_LWIP_Init+0x98>)
  GATEWAY_ADDRESS[0] = 0;
 8006a20:	2400      	movs	r4, #0
  IP_ADDRESS[0] = 192;
 8006a22:	4f25      	ldr	r7, [pc, #148]	; (8006ab8 <MX_LWIP_Init+0x9c>)
{
 8006a24:	b085      	sub	sp, #20
  NETMASK_ADDRESS[0] = 255;
 8006a26:	4e25      	ldr	r6, [pc, #148]	; (8006abc <MX_LWIP_Init+0xa0>)
	tcpip_init(tcpip_init_done, arg);
 8006a28:	4621      	mov	r1, r4
  GATEWAY_ADDRESS[0] = 0;
 8006a2a:	4d25      	ldr	r5, [pc, #148]	; (8006ac0 <MX_LWIP_Init+0xa4>)
	tcpip_init(tcpip_init_done, arg);
 8006a2c:	4620      	mov	r0, r4
  IP_ADDRESS[0] = 192;
 8006a2e:	603b      	str	r3, [r7, #0]
  NETMASK_ADDRESS[0] = 255;
 8006a30:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  GATEWAY_ADDRESS[0] = 0;
 8006a34:	602c      	str	r4, [r5, #0]
  NETMASK_ADDRESS[0] = 255;
 8006a36:	6033      	str	r3, [r6, #0]
	tcpip_init(tcpip_init_done, arg);
 8006a38:	f003 f89c 	bl	8009b74 <tcpip_init>
	LOCK_TCPIP_CORE();
 8006a3c:	f000 fb20 	bl	8007080 <sys_lock_tcpip_core>
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006a40:	4920      	ldr	r1, [pc, #128]	; (8006ac4 <MX_LWIP_Init+0xa8>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006a42:	4a21      	ldr	r2, [pc, #132]	; (8006ac8 <MX_LWIP_Init+0xac>)
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006a44:	683b      	ldr	r3, [r7, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006a46:	6830      	ldr	r0, [r6, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006a48:	9400      	str	r4, [sp, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006a4a:	6010      	str	r0, [r2, #0]
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006a4c:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006a4e:	6828      	ldr	r0, [r5, #0]
 8006a50:	4b1e      	ldr	r3, [pc, #120]	; (8006acc <MX_LWIP_Init+0xb0>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006a52:	4c1f      	ldr	r4, [pc, #124]	; (8006ad0 <MX_LWIP_Init+0xb4>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006a54:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006a56:	481f      	ldr	r0, [pc, #124]	; (8006ad4 <MX_LWIP_Init+0xb8>)
 8006a58:	9002      	str	r0, [sp, #8]
 8006a5a:	481f      	ldr	r0, [pc, #124]	; (8006ad8 <MX_LWIP_Init+0xbc>)
 8006a5c:	9001      	str	r0, [sp, #4]
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f003 fd7a 	bl	800a558 <netif_add>
  netif_set_default(&gnetif);
 8006a64:	4620      	mov	r0, r4
 8006a66:	f003 fe2d 	bl	800a6c4 <netif_set_default>
  if (netif_is_link_up(&gnetif))
 8006a6a:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
    netif_set_up(&gnetif);
 8006a6e:	4620      	mov	r0, r4
  if (netif_is_link_up(&gnetif))
 8006a70:	075b      	lsls	r3, r3, #29
 8006a72:	d51c      	bpl.n	8006aae <MX_LWIP_Init+0x92>
    netif_set_up(&gnetif);
 8006a74:	f003 fe30 	bl	800a6d8 <netif_set_up>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006a78:	4c18      	ldr	r4, [pc, #96]	; (8006adc <MX_LWIP_Init+0xc0>)
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8006a7a:	4919      	ldr	r1, [pc, #100]	; (8006ae0 <MX_LWIP_Init+0xc4>)
 8006a7c:	4814      	ldr	r0, [pc, #80]	; (8006ad0 <MX_LWIP_Init+0xb4>)
 8006a7e:	f003 febf 	bl	800a800 <netif_set_link_callback>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006a82:	2220      	movs	r2, #32
 8006a84:	2100      	movs	r1, #0
 8006a86:	1d20      	adds	r0, r4, #4
 8006a88:	f00a fcc5 	bl	8011416 <memset>
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006a8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  attributes.name = "EthLink";
 8006a90:	4814      	ldr	r0, [pc, #80]	; (8006ae4 <MX_LWIP_Init+0xc8>)
  attributes.priority = osPriorityBelowNormal;
 8006a92:	2310      	movs	r3, #16
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006a94:	6161      	str	r1, [r4, #20]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8006a96:	4622      	mov	r2, r4
 8006a98:	490d      	ldr	r1, [pc, #52]	; (8006ad0 <MX_LWIP_Init+0xb4>)
  attributes.name = "EthLink";
 8006a9a:	6020      	str	r0, [r4, #0]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8006a9c:	4812      	ldr	r0, [pc, #72]	; (8006ae8 <MX_LWIP_Init+0xcc>)
  attributes.priority = osPriorityBelowNormal;
 8006a9e:	61a3      	str	r3, [r4, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8006aa0:	f000 fbf2 	bl	8007288 <osThreadNew>
}
 8006aa4:	b005      	add	sp, #20
 8006aa6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  UNLOCK_TCPIP_CORE();
 8006aaa:	f000 bb67 	b.w	800717c <sys_unlock_tcpip_core>
    netif_set_down(&gnetif);
 8006aae:	f003 fe37 	bl	800a720 <netif_set_down>
 8006ab2:	e7e1      	b.n	8006a78 <MX_LWIP_Init+0x5c>
 8006ab4:	6f00a8c0 	.word	0x6f00a8c0
 8006ab8:	24000214 	.word	0x24000214
 8006abc:	24000218 	.word	0x24000218
 8006ac0:	24000210 	.word	0x24000210
 8006ac4:	24000278 	.word	0x24000278
 8006ac8:	2400027c 	.word	0x2400027c
 8006acc:	24000274 	.word	0x24000274
 8006ad0:	24000240 	.word	0x24000240
 8006ad4:	08009af5 	.word	0x08009af5
 8006ad8:	08006cad 	.word	0x08006cad
 8006adc:	2400021c 	.word	0x2400021c
 8006ae0:	08006a19 	.word	0x08006a19
 8006ae4:	08012e48 	.word	0x08012e48
 8006ae8:	0800709d 	.word	0x0800709d

08006aec <ETH_PHY_IO_DeInit>:
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
  return 0;
}
 8006aec:	2000      	movs	r0, #0
 8006aee:	4770      	bx	lr

08006af0 <low_level_output>:
{
 8006af0:	b570      	push	{r4, r5, r6, lr}
 8006af2:	b08c      	sub	sp, #48	; 0x30
 8006af4:	460c      	mov	r4, r1
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8006af6:	2230      	movs	r2, #48	; 0x30
 8006af8:	2100      	movs	r1, #0
 8006afa:	4668      	mov	r0, sp
 8006afc:	f00a fc8b 	bl	8011416 <memset>
  for(q = p; q != NULL; q = q->next)
 8006b00:	b1fc      	cbz	r4, 8006b42 <low_level_output+0x52>
    Txbuffer[i].len = q->len;
 8006b02:	8962      	ldrh	r2, [r4, #10]
 8006b04:	466b      	mov	r3, sp
    Txbuffer[i].buffer = q->payload;
 8006b06:	6861      	ldr	r1, [r4, #4]
  uint32_t i = 0U;
 8006b08:	f04f 0c00 	mov.w	ip, #0
    if(i >= ETH_TX_DESC_CNT)
 8006b0c:	330c      	adds	r3, #12
    Txbuffer[i].len = q->len;
 8006b0e:	e9cd 1200 	strd	r1, r2, [sp]
 8006b12:	4622      	mov	r2, r4
    if(q->next == NULL)
 8006b14:	6812      	ldr	r2, [r2, #0]
 8006b16:	b16a      	cbz	r2, 8006b34 <low_level_output+0x44>
    i++;
 8006b18:	f10c 0c01 	add.w	ip, ip, #1
    if(i >= ETH_TX_DESC_CNT)
 8006b1c:	f1bc 0f04 	cmp.w	ip, #4
 8006b20:	d02b      	beq.n	8006b7a <low_level_output+0x8a>
    Txbuffer[i].buffer = q->payload;
 8006b22:	6850      	ldr	r0, [r2, #4]
    Txbuffer[i].len = q->len;
 8006b24:	8951      	ldrh	r1, [r2, #10]
    if(q->next == NULL)
 8006b26:	6812      	ldr	r2, [r2, #0]
    Txbuffer[i].len = q->len;
 8006b28:	6059      	str	r1, [r3, #4]
    Txbuffer[i].buffer = q->payload;
 8006b2a:	e943 3001 	strd	r3, r0, [r3, #-4]
    if(i >= ETH_TX_DESC_CNT)
 8006b2e:	330c      	adds	r3, #12
    if(q->next == NULL)
 8006b30:	2a00      	cmp	r2, #0
 8006b32:	d1f1      	bne.n	8006b18 <low_level_output+0x28>
      Txbuffer[i].next = NULL;
 8006b34:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8006b38:	ab0c      	add	r3, sp, #48	; 0x30
 8006b3a:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8006b3e:	f84c 2c28 	str.w	r2, [ip, #-40]
  TxConfig.Length = p->tot_len;
 8006b42:	4e10      	ldr	r6, [pc, #64]	; (8006b84 <low_level_output+0x94>)
  pbuf_ref(p);
 8006b44:	4620      	mov	r0, r4
  TxConfig.Length = p->tot_len;
 8006b46:	8923      	ldrh	r3, [r4, #8]
  TxConfig.TxBuffer = Txbuffer;
 8006b48:	f8c6 d008 	str.w	sp, [r6, #8]
  TxConfig.Length = p->tot_len;
 8006b4c:	6073      	str	r3, [r6, #4]
  TxConfig.pData = p;
 8006b4e:	6374      	str	r4, [r6, #52]	; 0x34
  pbuf_ref(p);
 8006b50:	f004 f992 	bl	800ae78 <pbuf_ref>
  HAL_ETH_Transmit_IT(&heth, &TxConfig);
 8006b54:	4631      	mov	r1, r6
 8006b56:	480c      	ldr	r0, [pc, #48]	; (8006b88 <low_level_output+0x98>)
 8006b58:	4d0c      	ldr	r5, [pc, #48]	; (8006b8c <low_level_output+0x9c>)
 8006b5a:	f7fc fb57 	bl	800320c <HAL_ETH_Transmit_IT>
  while(osSemaphoreAcquire(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 8006b5e:	f04f 31ff 	mov.w	r1, #4294967295
 8006b62:	6828      	ldr	r0, [r5, #0]
 8006b64:	f000 fcc2 	bl	80074ec <osSemaphoreAcquire>
 8006b68:	4604      	mov	r4, r0
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	d1f7      	bne.n	8006b5e <low_level_output+0x6e>
  HAL_ETH_ReleaseTxPacket(&heth);
 8006b6e:	4806      	ldr	r0, [pc, #24]	; (8006b88 <low_level_output+0x98>)
 8006b70:	f7fc fc06 	bl	8003380 <HAL_ETH_ReleaseTxPacket>
  return errval;
 8006b74:	4620      	mov	r0, r4
}
 8006b76:	b00c      	add	sp, #48	; 0x30
 8006b78:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_IF;
 8006b7a:	f06f 000b 	mvn.w	r0, #11
}
 8006b7e:	b00c      	add	sp, #48	; 0x30
 8006b80:	bd70      	pop	{r4, r5, r6, pc}
 8006b82:	bf00      	nop
 8006b84:	240002a8 	.word	0x240002a8
 8006b88:	240002e4 	.word	0x240002e4
 8006b8c:	240002e0 	.word	0x240002e0

08006b90 <ETH_PHY_IO_GetTick>:
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
  return HAL_GetTick();
 8006b90:	f7fb b82c 	b.w	8001bec <HAL_GetTick>

08006b94 <ETH_PHY_IO_Init>:
  HAL_ETH_SetMDIOClockRange(&heth);
 8006b94:	4802      	ldr	r0, [pc, #8]	; (8006ba0 <ETH_PHY_IO_Init+0xc>)
{
 8006b96:	b508      	push	{r3, lr}
  HAL_ETH_SetMDIOClockRange(&heth);
 8006b98:	f7fc fe0c 	bl	80037b4 <HAL_ETH_SetMDIOClockRange>
}
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	bd08      	pop	{r3, pc}
 8006ba0:	240002e4 	.word	0x240002e4

08006ba4 <ETH_PHY_IO_ReadReg>:
{
 8006ba4:	4684      	mov	ip, r0
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8006ba6:	4806      	ldr	r0, [pc, #24]	; (8006bc0 <ETH_PHY_IO_ReadReg+0x1c>)
{
 8006ba8:	b508      	push	{r3, lr}
 8006baa:	4613      	mov	r3, r2
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8006bac:	460a      	mov	r2, r1
 8006bae:	4661      	mov	r1, ip
 8006bb0:	f7fc fcc8 	bl	8003544 <HAL_ETH_ReadPHYRegister>
 8006bb4:	3800      	subs	r0, #0
 8006bb6:	bf18      	it	ne
 8006bb8:	2001      	movne	r0, #1
}
 8006bba:	4240      	negs	r0, r0
 8006bbc:	bd08      	pop	{r3, pc}
 8006bbe:	bf00      	nop
 8006bc0:	240002e4 	.word	0x240002e4

08006bc4 <ETH_PHY_IO_WriteReg>:
{
 8006bc4:	4684      	mov	ip, r0
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8006bc6:	4806      	ldr	r0, [pc, #24]	; (8006be0 <ETH_PHY_IO_WriteReg+0x1c>)
{
 8006bc8:	b508      	push	{r3, lr}
 8006bca:	4613      	mov	r3, r2
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8006bcc:	460a      	mov	r2, r1
 8006bce:	4661      	mov	r1, ip
 8006bd0:	f7fc fce6 	bl	80035a0 <HAL_ETH_WritePHYRegister>
 8006bd4:	3800      	subs	r0, #0
 8006bd6:	bf18      	it	ne
 8006bd8:	2001      	movne	r0, #1
}
 8006bda:	4240      	negs	r0, r0
 8006bdc:	bd08      	pop	{r3, pc}
 8006bde:	bf00      	nop
 8006be0:	240002e4 	.word	0x240002e4

08006be4 <pbuf_free_custom>:
{
 8006be4:	4601      	mov	r1, r0
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8006be6:	4808      	ldr	r0, [pc, #32]	; (8006c08 <pbuf_free_custom+0x24>)
{
 8006be8:	b508      	push	{r3, lr}
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8006bea:	f003 fbd3 	bl	800a394 <memp_free_pool>
  if (RxAllocStatus == RX_ALLOC_ERROR)
 8006bee:	4b07      	ldr	r3, [pc, #28]	; (8006c0c <pbuf_free_custom+0x28>)
 8006bf0:	781a      	ldrb	r2, [r3, #0]
 8006bf2:	2a01      	cmp	r2, #1
 8006bf4:	d000      	beq.n	8006bf8 <pbuf_free_custom+0x14>
}
 8006bf6:	bd08      	pop	{r3, pc}
    osSemaphoreRelease(RxPktSemaphore);
 8006bf8:	4905      	ldr	r1, [pc, #20]	; (8006c10 <pbuf_free_custom+0x2c>)
    RxAllocStatus = RX_ALLOC_OK;
 8006bfa:	2200      	movs	r2, #0
    osSemaphoreRelease(RxPktSemaphore);
 8006bfc:	6808      	ldr	r0, [r1, #0]
    RxAllocStatus = RX_ALLOC_OK;
 8006bfe:	701a      	strb	r2, [r3, #0]
}
 8006c00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    osSemaphoreRelease(RxPktSemaphore);
 8006c04:	f000 bca6 	b.w	8007554 <osSemaphoreRelease>
 8006c08:	08012f08 	.word	0x08012f08
 8006c0c:	240002a0 	.word	0x240002a0
 8006c10:	240002a4 	.word	0x240002a4

08006c14 <ethernetif_input>:
{
 8006c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c18:	4c14      	ldr	r4, [pc, #80]	; (8006c6c <ethernetif_input+0x58>)
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8006c70 <ethernetif_input+0x5c>
 8006c20:	4606      	mov	r6, r0
  struct pbuf *p = NULL;
 8006c22:	2700      	movs	r7, #0
    HAL_ETH_ReadData(&heth, (void **)&p);
 8006c24:	f8df 904c 	ldr.w	r9, [pc, #76]	; 8006c74 <ethernetif_input+0x60>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8006c28:	f04f 31ff 	mov.w	r1, #4294967295
 8006c2c:	6820      	ldr	r0, [r4, #0]
 8006c2e:	f000 fc5d 	bl	80074ec <osSemaphoreAcquire>
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d1f8      	bne.n	8006c28 <ethernetif_input+0x14>
  if(RxAllocStatus == RX_ALLOC_OK)
 8006c36:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 8006c3a:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f3      	bne.n	8006c28 <ethernetif_input+0x14>
    HAL_ETH_ReadData(&heth, (void **)&p);
 8006c40:	a901      	add	r1, sp, #4
 8006c42:	4648      	mov	r0, r9
 8006c44:	f7fc fb12 	bl	800326c <HAL_ETH_ReadData>
  return p;
 8006c48:	9d01      	ldr	r5, [sp, #4]
          if (netif->input( p, netif) != ERR_OK )
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
        if (p != NULL)
 8006c4e:	2d00      	cmp	r5, #0
 8006c50:	d0ea      	beq.n	8006c28 <ethernetif_input+0x14>
          if (netif->input( p, netif) != ERR_OK )
 8006c52:	6933      	ldr	r3, [r6, #16]
 8006c54:	4798      	blx	r3
 8006c56:	2800      	cmp	r0, #0
 8006c58:	d0ed      	beq.n	8006c36 <ethernetif_input+0x22>
            pbuf_free(p);
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	f003 ff8a 	bl	800ab74 <pbuf_free>
  if(RxAllocStatus == RX_ALLOC_OK)
 8006c60:	f898 3000 	ldrb.w	r3, [r8]
  struct pbuf *p = NULL;
 8006c64:	9701      	str	r7, [sp, #4]
  if(RxAllocStatus == RX_ALLOC_OK)
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1de      	bne.n	8006c28 <ethernetif_input+0x14>
 8006c6a:	e7e9      	b.n	8006c40 <ethernetif_input+0x2c>
 8006c6c:	240002a4 	.word	0x240002a4
 8006c70:	240002a0 	.word	0x240002a0
 8006c74:	240002e4 	.word	0x240002e4

08006c78 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(RxPktSemaphore);
 8006c78:	4b01      	ldr	r3, [pc, #4]	; (8006c80 <HAL_ETH_RxCpltCallback+0x8>)
 8006c7a:	6818      	ldr	r0, [r3, #0]
 8006c7c:	f000 bc6a 	b.w	8007554 <osSemaphoreRelease>
 8006c80:	240002a4 	.word	0x240002a4

08006c84 <HAL_ETH_TxCpltCallback>:
  osSemaphoreRelease(TxPktSemaphore);
 8006c84:	4b01      	ldr	r3, [pc, #4]	; (8006c8c <HAL_ETH_TxCpltCallback+0x8>)
 8006c86:	6818      	ldr	r0, [r3, #0]
 8006c88:	f000 bc64 	b.w	8007554 <osSemaphoreRelease>
 8006c8c:	240002e0 	.word	0x240002e0

08006c90 <HAL_ETH_ErrorCallback>:
{
 8006c90:	b508      	push	{r3, lr}
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8006c92:	f7fc feef 	bl	8003a74 <HAL_ETH_GetDMAError>
 8006c96:	0603      	lsls	r3, r0, #24
 8006c98:	d400      	bmi.n	8006c9c <HAL_ETH_ErrorCallback+0xc>
}
 8006c9a:	bd08      	pop	{r3, pc}
     osSemaphoreRelease(RxPktSemaphore);
 8006c9c:	4b02      	ldr	r3, [pc, #8]	; (8006ca8 <HAL_ETH_ErrorCallback+0x18>)
 8006c9e:	6818      	ldr	r0, [r3, #0]
}
 8006ca0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     osSemaphoreRelease(RxPktSemaphore);
 8006ca4:	f000 bc56 	b.w	8007554 <osSemaphoreRelease>
 8006ca8:	240002a4 	.word	0x240002a4

08006cac <ethernetif_init>:
{
 8006cac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006cb0:	4604      	mov	r4, r0
{
 8006cb2:	b0a5      	sub	sp, #148	; 0x94
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	f000 80b7 	beq.w	8006e28 <ethernetif_init+0x17c>
  netif->linkoutput = low_level_output;
 8006cba:	4b5f      	ldr	r3, [pc, #380]	; (8006e38 <ethernetif_init+0x18c>)
  netif->name[0] = IFNAME0;
 8006cbc:	f247 4173 	movw	r1, #29811	; 0x7473
  netif->output = etharp_output;
 8006cc0:	4a5e      	ldr	r2, [pc, #376]	; (8006e3c <ethernetif_init+0x190>)
  ETH_MACConfigTypeDef MACConf = {0};
 8006cc2:	a80b      	add	r0, sp, #44	; 0x2c
  netif->name[0] = IFNAME0;
 8006cc4:	85e1      	strh	r1, [r4, #46]	; 0x2e
  ETH_MACConfigTypeDef MACConf = {0};
 8006cc6:	2100      	movs	r1, #0
  netif->output = etharp_output;
 8006cc8:	6162      	str	r2, [r4, #20]
  ETH_MACConfigTypeDef MACConf = {0};
 8006cca:	2264      	movs	r2, #100	; 0x64
  netif->linkoutput = low_level_output;
 8006ccc:	61a3      	str	r3, [r4, #24]
  MACAddr[4] = 0x00;
 8006cce:	2600      	movs	r6, #0
  ETH_MACConfigTypeDef MACConf = {0};
 8006cd0:	f00a fba1 	bl	8011416 <memset>
  heth.Instance = ETH;
 8006cd4:	4d5a      	ldr	r5, [pc, #360]	; (8006e40 <ethernetif_init+0x194>)
 8006cd6:	4b5b      	ldr	r3, [pc, #364]	; (8006e44 <ethernetif_init+0x198>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006cd8:	2701      	movs	r7, #1
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006cda:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8006e84 <ethernetif_init+0x1d8>
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006cde:	4628      	mov	r0, r5
  heth.Instance = ETH;
 8006ce0:	602b      	str	r3, [r5, #0]
  MACAddr[0] = 0x00;
 8006ce2:	4b59      	ldr	r3, [pc, #356]	; (8006e48 <ethernetif_init+0x19c>)
  MACAddr[4] = 0x00;
 8006ce4:	f8ad 6004 	strh.w	r6, [sp, #4]
  MACAddr[0] = 0x00;
 8006ce8:	9300      	str	r3, [sp, #0]
  heth.Init.TxDesc = DMATxDscrTab;
 8006cea:	4b58      	ldr	r3, [pc, #352]	; (8006e4c <ethernetif_init+0x1a0>)
  heth.Init.MACAddr = &MACAddr[0];
 8006cec:	f8c5 d004 	str.w	sp, [r5, #4]
  heth.Init.TxDesc = DMATxDscrTab;
 8006cf0:	60eb      	str	r3, [r5, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006cf2:	4b57      	ldr	r3, [pc, #348]	; (8006e50 <ethernetif_init+0x1a4>)
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006cf4:	722f      	strb	r7, [r5, #8]
  heth.Init.RxDesc = DMARxDscrTab;
 8006cf6:	612b      	str	r3, [r5, #16]
  heth.Init.RxBuffLen = 1536;
 8006cf8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006cfc:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006cfe:	f7fc fd9b 	bl	8003838 <HAL_ETH_Init>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006d02:	2234      	movs	r2, #52	; 0x34
 8006d04:	4631      	mov	r1, r6
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006d06:	4680      	mov	r8, r0
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8006d08:	f109 0004 	add.w	r0, r9, #4
 8006d0c:	f00a fb83 	bl	8011416 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006d10:	2321      	movs	r3, #33	; 0x21
  LWIP_MEMPOOL_INIT(RX_POOL);
 8006d12:	4850      	ldr	r0, [pc, #320]	; (8006e54 <ethernetif_init+0x1a8>)
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006d14:	f8c9 3000 	str.w	r3, [r9]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8006d18:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8006d1c:	f8c9 3014 	str.w	r3, [r9, #20]
  LWIP_MEMPOOL_INIT(RX_POOL);
 8006d20:	f003 fac0 	bl	800a2a4 <memp_init_pool>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006d24:	686b      	ldr	r3, [r5, #4]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006d26:	2206      	movs	r2, #6
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d28:	4638      	mov	r0, r7
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006d2a:	f884 202c 	strb.w	r2, [r4, #44]	; 0x2c
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006d2e:	781a      	ldrb	r2, [r3, #0]
 8006d30:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006d34:	785a      	ldrb	r2, [r3, #1]
 8006d36:	f884 2027 	strb.w	r2, [r4, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006d3a:	789a      	ldrb	r2, [r3, #2]
 8006d3c:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006d40:	78da      	ldrb	r2, [r3, #3]
 8006d42:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006d46:	7919      	ldrb	r1, [r3, #4]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006d48:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006d4c:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d50:	4639      	mov	r1, r7
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006d52:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006d54:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006d58:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  netif->mtu = ETH_MAX_PAYLOAD;
 8006d5c:	f240 53dc 	movw	r3, #1500	; 0x5dc
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006d60:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d64:	4632      	mov	r2, r6
  netif->mtu = ETH_MAX_PAYLOAD;
 8006d66:	84a3      	strh	r3, [r4, #36]	; 0x24
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d68:	f000 fb70 	bl	800744c <osSemaphoreNew>
 8006d6c:	4b3a      	ldr	r3, [pc, #232]	; (8006e58 <ethernetif_init+0x1ac>)
  TxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d6e:	4632      	mov	r2, r6
 8006d70:	4639      	mov	r1, r7
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d72:	6018      	str	r0, [r3, #0]
  TxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d74:	4638      	mov	r0, r7
 8006d76:	f000 fb69 	bl	800744c <osSemaphoreNew>
 8006d7a:	4b38      	ldr	r3, [pc, #224]	; (8006e5c <ethernetif_init+0x1b0>)
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	2220      	movs	r2, #32
  TxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 8006d80:	6018      	str	r0, [r3, #0]
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006d82:	a803      	add	r0, sp, #12
 8006d84:	f00a fb47 	bl	8011416 <memset>
  attributes.name = "EthIf";
 8006d88:	4b35      	ldr	r3, [pc, #212]	; (8006e60 <ethernetif_init+0x1b4>)
  attributes.priority = osPriorityRealtime;
 8006d8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
  osThreadNew(ethernetif_input, netif, &attributes);
 8006d8e:	aa02      	add	r2, sp, #8
  attributes.name = "EthIf";
 8006d90:	9302      	str	r3, [sp, #8]
  attributes.priority = osPriorityRealtime;
 8006d92:	2330      	movs	r3, #48	; 0x30
  osThreadNew(ethernetif_input, netif, &attributes);
 8006d94:	4833      	ldr	r0, [pc, #204]	; (8006e64 <ethernetif_init+0x1b8>)
  attributes.priority = osPriorityRealtime;
 8006d96:	e9cd 1307 	strd	r1, r3, [sp, #28]
  osThreadNew(ethernetif_input, netif, &attributes);
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	f000 fa74 	bl	8007288 <osThreadNew>
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8006da0:	4931      	ldr	r1, [pc, #196]	; (8006e68 <ethernetif_init+0x1bc>)
 8006da2:	4832      	ldr	r0, [pc, #200]	; (8006e6c <ethernetif_init+0x1c0>)
 8006da4:	f7fa fe14 	bl	80019d0 <LAN8742_RegisterBusIO>
  LAN8742_Init(&LAN8742);
 8006da8:	4830      	ldr	r0, [pc, #192]	; (8006e6c <ethernetif_init+0x1c0>)
 8006daa:	f7fa fe2b 	bl	8001a04 <LAN8742_Init>
  if (hal_eth_init_status == HAL_OK)
 8006dae:	f1b8 0f00 	cmp.w	r8, #0
 8006db2:	d124      	bne.n	8006dfe <ethernetif_init+0x152>
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006db4:	482d      	ldr	r0, [pc, #180]	; (8006e6c <ethernetif_init+0x1c0>)
 8006db6:	f7fa fe8f 	bl	8001ad8 <LAN8742_GetLinkState>
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8006dba:	42b8      	cmp	r0, r7
 8006dbc:	dd2a      	ble.n	8006e14 <ethernetif_init+0x168>
      switch (PHYLinkState)
 8006dbe:	3803      	subs	r0, #3
 8006dc0:	2802      	cmp	r0, #2
 8006dc2:	d822      	bhi.n	8006e0a <ethernetif_init+0x15e>
 8006dc4:	4a2a      	ldr	r2, [pc, #168]	; (8006e70 <ethernetif_init+0x1c4>)
 8006dc6:	4b2b      	ldr	r3, [pc, #172]	; (8006e74 <ethernetif_init+0x1c8>)
 8006dc8:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8006dcc:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8006dd0:	a90b      	add	r1, sp, #44	; 0x2c
 8006dd2:	481b      	ldr	r0, [pc, #108]	; (8006e40 <ethernetif_init+0x194>)
 8006dd4:	f7fc fc16 	bl	8003604 <HAL_ETH_GetMACConfig>
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006dd8:	a90b      	add	r1, sp, #44	; 0x2c
 8006dda:	4819      	ldr	r0, [pc, #100]	; (8006e40 <ethernetif_init+0x194>)
    MACConf.Speed = speed;
 8006ddc:	e9cd 5610 	strd	r5, r6, [sp, #64]	; 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006de0:	f7fc fcda 	bl	8003798 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 8006de4:	4816      	ldr	r0, [pc, #88]	; (8006e40 <ethernetif_init+0x194>)
 8006de6:	f7fc f97d 	bl	80030e4 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8006dea:	4620      	mov	r0, r4
 8006dec:	f003 fc74 	bl	800a6d8 <netif_set_up>
    netif_set_link_up(netif);
 8006df0:	4620      	mov	r0, r4
 8006df2:	f003 fcb9 	bl	800a768 <netif_set_link_up>
}
 8006df6:	2000      	movs	r0, #0
 8006df8:	b025      	add	sp, #148	; 0x94
 8006dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Error_Handler();
 8006dfe:	f7fa fbe1 	bl	80015c4 <Error_Handler>
}
 8006e02:	2000      	movs	r0, #0
 8006e04:	b025      	add	sp, #148	; 0x94
 8006e06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      switch (PHYLinkState)
 8006e0a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8006e0e:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8006e12:	e7dd      	b.n	8006dd0 <ethernetif_init+0x124>
      netif_set_link_down(netif);
 8006e14:	4620      	mov	r0, r4
 8006e16:	f003 fccf 	bl	800a7b8 <netif_set_link_down>
      netif_set_down(netif);
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f003 fc80 	bl	800a720 <netif_set_down>
}
 8006e20:	2000      	movs	r0, #0
 8006e22:	b025      	add	sp, #148	; 0x94
 8006e24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006e28:	4b13      	ldr	r3, [pc, #76]	; (8006e78 <ethernetif_init+0x1cc>)
 8006e2a:	f44f 7205 	mov.w	r2, #532	; 0x214
 8006e2e:	4913      	ldr	r1, [pc, #76]	; (8006e7c <ethernetif_init+0x1d0>)
 8006e30:	4813      	ldr	r0, [pc, #76]	; (8006e80 <ethernetif_init+0x1d4>)
 8006e32:	f00a fa51 	bl	80112d8 <iprintf>
 8006e36:	e740      	b.n	8006cba <ethernetif_init+0xe>
 8006e38:	08006af1 	.word	0x08006af1
 8006e3c:	0800fed9 	.word	0x0800fed9
 8006e40:	240002e4 	.word	0x240002e4
 8006e44:	40028000 	.word	0x40028000
 8006e48:	00e18000 	.word	0x00e18000
 8006e4c:	30000100 	.word	0x30000100
 8006e50:	30000000 	.word	0x30000000
 8006e54:	08012f08 	.word	0x08012f08
 8006e58:	240002a4 	.word	0x240002a4
 8006e5c:	240002e0 	.word	0x240002e0
 8006e60:	08012e7c 	.word	0x08012e7c
 8006e64:	08006c15 	.word	0x08006c15
 8006e68:	24000010 	.word	0x24000010
 8006e6c:	24000280 	.word	0x24000280
 8006e70:	08012ed0 	.word	0x08012ed0
 8006e74:	08012edc 	.word	0x08012edc
 8006e78:	08012e50 	.word	0x08012e50
 8006e7c:	08012e6c 	.word	0x08012e6c
 8006e80:	08012578 	.word	0x08012578
 8006e84:	240002a8 	.word	0x240002a8

08006e88 <sys_now>:
  return HAL_GetTick();
 8006e88:	f7fa beb0 	b.w	8001bec <HAL_GetTick>

08006e8c <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 8006e8c:	4b4b      	ldr	r3, [pc, #300]	; (8006fbc <HAL_ETH_MspInit+0x130>)
 8006e8e:	6802      	ldr	r2, [r0, #0]
{
 8006e90:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 8006e92:	429a      	cmp	r2, r3
{
 8006e94:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e96:	f04f 0400 	mov.w	r4, #0
 8006e9a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006e9e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8006ea2:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8006ea4:	d001      	beq.n	8006eaa <HAL_ETH_MspInit+0x1e>
}
 8006ea6:	b00d      	add	sp, #52	; 0x34
 8006ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006eaa:	4b45      	ldr	r3, [pc, #276]	; (8006fc0 <HAL_ETH_MspInit+0x134>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eac:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8006eae:	2132      	movs	r1, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eb0:	2603      	movs	r6, #3
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006eb2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006eb6:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006eb8:	4842      	ldr	r0, [pc, #264]	; (8006fc4 <HAL_ETH_MspInit+0x138>)
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8006eba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ebe:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006ec2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006ec6:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8006eca:	9200      	str	r2, [sp, #0]
 8006ecc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8006ece:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006ed2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006ed6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006eda:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006ede:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8006ee2:	9201      	str	r2, [sp, #4]
 8006ee4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8006ee6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006eea:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006eee:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006ef2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006ef6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006efa:	9202      	str	r2, [sp, #8]
 8006efc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006efe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f02:	f042 0204 	orr.w	r2, r2, #4
 8006f06:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f0a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f0e:	f002 0204 	and.w	r2, r2, #4
 8006f12:	9203      	str	r2, [sp, #12]
 8006f14:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f16:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f1a:	f042 0201 	orr.w	r2, r2, #1
 8006f1e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f26:	f002 0201 	and.w	r2, r2, #1
 8006f2a:	9204      	str	r2, [sp, #16]
 8006f2c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f2e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f32:	433a      	orrs	r2, r7
 8006f34:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f38:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f3c:	403a      	ands	r2, r7
 8006f3e:	9205      	str	r2, [sp, #20]
 8006f40:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f42:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f4a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006f4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f52:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006f58:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f5a:	e9cd 1707 	strd	r1, r7, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f5e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f60:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f62:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f64:	f7fc fd8a 	bl	8003a7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006f68:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f6a:	a907      	add	r1, sp, #28
 8006f6c:	4816      	ldr	r0, [pc, #88]	; (8006fc8 <HAL_ETH_MspInit+0x13c>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006f6e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f70:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006f74:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f78:	f7fc fd80 	bl	8003a7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006f7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8006f80:	a907      	add	r1, sp, #28
 8006f82:	4812      	ldr	r0, [pc, #72]	; (8006fcc <HAL_ETH_MspInit+0x140>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006f84:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f86:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006f8a:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8006f8e:	f7fc fd75 	bl	8003a7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8006f92:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006f96:	a907      	add	r1, sp, #28
 8006f98:	480d      	ldr	r0, [pc, #52]	; (8006fd0 <HAL_ETH_MspInit+0x144>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8006f9a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f9c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006f9e:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fa0:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fa4:	f7fc fd6a 	bl	8003a7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006fa8:	4622      	mov	r2, r4
 8006faa:	2105      	movs	r1, #5
 8006fac:	203d      	movs	r0, #61	; 0x3d
 8006fae:	f7fb fd03 	bl	80029b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006fb2:	203d      	movs	r0, #61	; 0x3d
 8006fb4:	f7fb fd3e 	bl	8002a34 <HAL_NVIC_EnableIRQ>
}
 8006fb8:	b00d      	add	sp, #52	; 0x34
 8006fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fbc:	40028000 	.word	0x40028000
 8006fc0:	58024400 	.word	0x58024400
 8006fc4:	58020800 	.word	0x58020800
 8006fc8:	58020000 	.word	0x58020000
 8006fcc:	58020400 	.word	0x58020400
 8006fd0:	58021800 	.word	0x58021800

08006fd4 <HAL_ETH_RxAllocateCallback>:
    osDelay(100);
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8006fd4:	b530      	push	{r4, r5, lr}
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	b083      	sub	sp, #12
/* USER CODE BEGIN HAL ETH RxAllocateCallback */

  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8006fda:	480d      	ldr	r0, [pc, #52]	; (8007010 <HAL_ETH_RxAllocateCallback+0x3c>)
 8006fdc:	f003 f9aa 	bl	800a334 <memp_malloc_pool>
  if (p)
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	b178      	cbz	r0, 8007004 <HAL_ETH_RxAllocateCallback+0x30>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8006fe4:	f100 0520 	add.w	r5, r0, #32
    p->custom_free_function = pbuf_free_custom;
 8006fe8:	4a0a      	ldr	r2, [pc, #40]	; (8007014 <HAL_ETH_RxAllocateCallback+0x40>)
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8006fea:	2100      	movs	r1, #0
 8006fec:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8006ff0:	6025      	str	r5, [r4, #0]
    p->custom_free_function = pbuf_free_custom;
 8006ff2:	611a      	str	r2, [r3, #16]
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8006ff4:	2241      	movs	r2, #65	; 0x41
 8006ff6:	9001      	str	r0, [sp, #4]
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	9500      	str	r5, [sp, #0]
 8006ffc:	f003 fcfe 	bl	800a9fc <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007000:	b003      	add	sp, #12
 8007002:	bd30      	pop	{r4, r5, pc}
    RxAllocStatus = RX_ALLOC_ERROR;
 8007004:	4a04      	ldr	r2, [pc, #16]	; (8007018 <HAL_ETH_RxAllocateCallback+0x44>)
 8007006:	2101      	movs	r1, #1
    *buff = NULL;
 8007008:	6020      	str	r0, [r4, #0]
    RxAllocStatus = RX_ALLOC_ERROR;
 800700a:	7011      	strb	r1, [r2, #0]
}
 800700c:	b003      	add	sp, #12
 800700e:	bd30      	pop	{r4, r5, pc}
 8007010:	08012f08 	.word	0x08012f08
 8007014:	08006be5 	.word	0x08006be5
 8007018:	240002a0 	.word	0x240002a0

0800701c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800701c:	b430      	push	{r4, r5}
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
  struct pbuf *p = NULL;

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
  p->next = NULL;
 800701e:	2500      	movs	r5, #0
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007020:	f1a2 0420 	sub.w	r4, r2, #32
  p->tot_len = 0;
  p->len = Length;
 8007024:	f822 3c16 	strh.w	r3, [r2, #-22]
  p->next = NULL;
 8007028:	f842 5c20 	str.w	r5, [r2, #-32]
  p->tot_len = 0;
 800702c:	f822 5c18 	strh.w	r5, [r2, #-24]

  /* Chain the buffer. */
  if (!*ppStart)
 8007030:	6805      	ldr	r5, [r0, #0]
 8007032:	b1f5      	cbz	r5, 8007072 <HAL_ETH_RxLinkCallback+0x56>
    *ppStart = p;
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007034:	680d      	ldr	r5, [r1, #0]
 8007036:	602c      	str	r4, [r5, #0]
  }
  *ppEnd  = p;
 8007038:	600c      	str	r4, [r1, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800703a:	6801      	ldr	r1, [r0, #0]
 800703c:	b129      	cbz	r1, 800704a <HAL_ETH_RxLinkCallback+0x2e>
  {
    p->tot_len += Length;
 800703e:	8908      	ldrh	r0, [r1, #8]
 8007040:	4418      	add	r0, r3
 8007042:	8108      	strh	r0, [r1, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007044:	6809      	ldr	r1, [r1, #0]
 8007046:	2900      	cmp	r1, #0
 8007048:	d1f9      	bne.n	800703e <HAL_ETH_RxLinkCallback+0x22>
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800704a:	b183      	cbz	r3, 800706e <HAL_ETH_RxLinkCallback+0x52>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800704c:	f002 011f 	and.w	r1, r2, #31
 8007050:	4419      	add	r1, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8007052:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8007056:	4808      	ldr	r0, [pc, #32]	; (8007078 <HAL_ETH_RxLinkCallback+0x5c>)
 8007058:	4411      	add	r1, r2
 800705a:	f8c0 225c 	str.w	r2, [r0, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800705e:	3220      	adds	r2, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8007060:	1a8b      	subs	r3, r1, r2
 8007062:	2b00      	cmp	r3, #0
 8007064:	dcf9      	bgt.n	800705a <HAL_ETH_RxLinkCallback+0x3e>
 8007066:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800706a:	f3bf 8f6f 	isb	sy

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);

/* USER CODE END HAL ETH RxLinkCallback */
}
 800706e:	bc30      	pop	{r4, r5}
 8007070:	4770      	bx	lr
    *ppStart = p;
 8007072:	6004      	str	r4, [r0, #0]
 8007074:	e7e0      	b.n	8007038 <HAL_ETH_RxLinkCallback+0x1c>
 8007076:	bf00      	nop
 8007078:	e000ed00 	.word	0xe000ed00

0800707c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800707c:	f003 bd7a 	b.w	800ab74 <pbuf_free>

08007080 <sys_lock_tcpip_core>:
/* ETH_CODE: add functions needed for proper multithreading support and check */

static osThreadId_t lwip_core_lock_holder_thread_id;
static osThreadId_t lwip_tcpip_thread_id;

void sys_lock_tcpip_core(void){
 8007080:	b508      	push	{r3, lr}
	sys_mutex_lock(&lock_tcpip_core);
 8007082:	4804      	ldr	r0, [pc, #16]	; (8007094 <sys_lock_tcpip_core+0x14>)
 8007084:	f009 fff6 	bl	8011074 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 8007088:	f000 f94a 	bl	8007320 <osThreadGetId>
 800708c:	4b02      	ldr	r3, [pc, #8]	; (8007098 <sys_lock_tcpip_core+0x18>)
 800708e:	6018      	str	r0, [r3, #0]
}
 8007090:	bd08      	pop	{r3, pc}
 8007092:	bf00      	nop
 8007094:	24009b84 	.word	0x24009b84
 8007098:	24000394 	.word	0x24000394

0800709c <ethernet_link_thread>:
{
 800709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a0:	b09b      	sub	sp, #108	; 0x6c
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80070a2:	f04f 0900 	mov.w	r9, #0
  ETH_MACConfigTypeDef MACConf = {0};
 80070a6:	2264      	movs	r2, #100	; 0x64
 80070a8:	2100      	movs	r1, #0
{
 80070aa:	4606      	mov	r6, r0
  ETH_MACConfigTypeDef MACConf = {0};
 80070ac:	a801      	add	r0, sp, #4
 80070ae:	f00a f9b2 	bl	8011416 <memset>
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80070b2:	46cb      	mov	fp, r9
 80070b4:	46ca      	mov	sl, r9
 80070b6:	4d2b      	ldr	r5, [pc, #172]	; (8007164 <ethernet_link_thread+0xc8>)
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80070b8:	4f2b      	ldr	r7, [pc, #172]	; (8007168 <ethernet_link_thread+0xcc>)
  LOCK_TCPIP_CORE();
 80070ba:	f7ff ffe1 	bl	8007080 <sys_lock_tcpip_core>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80070be:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8007178 <ethernet_link_thread+0xdc>

void sys_unlock_tcpip_core(void){
	lwip_core_lock_holder_thread_id = 0;
	sys_mutex_unlock(&lock_tcpip_core);
 80070c2:	4c2a      	ldr	r4, [pc, #168]	; (800716c <ethernet_link_thread+0xd0>)
 80070c4:	e018      	b.n	80070f8 <ethernet_link_thread+0x5c>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80070c6:	2801      	cmp	r0, #1
 80070c8:	dc42      	bgt.n	8007150 <ethernet_link_thread+0xb4>
    HAL_ETH_Stop_IT(&heth);
 80070ca:	4640      	mov	r0, r8
 80070cc:	f7fc f85a 	bl	8003184 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80070d0:	4630      	mov	r0, r6
 80070d2:	f003 fb25 	bl	800a720 <netif_set_down>
    netif_set_link_down(netif);
 80070d6:	4630      	mov	r0, r6
 80070d8:	f003 fb6e 	bl	800a7b8 <netif_set_link_down>
	lwip_core_lock_holder_thread_id = 0;
 80070dc:	2300      	movs	r3, #0
	sys_mutex_unlock(&lock_tcpip_core);
 80070de:	4620      	mov	r0, r4
	lwip_core_lock_holder_thread_id = 0;
 80070e0:	602b      	str	r3, [r5, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 80070e2:	f009 ffcd 	bl	8011080 <sys_mutex_unlock>
  osDelay(100);
 80070e6:	2064      	movs	r0, #100	; 0x64
 80070e8:	f000 f91c 	bl	8007324 <osDelay>
	sys_mutex_lock(&lock_tcpip_core);
 80070ec:	4620      	mov	r0, r4
 80070ee:	f009 ffc1 	bl	8011074 <sys_mutex_lock>
	lwip_core_lock_holder_thread_id = osThreadGetId();
 80070f2:	f000 f915 	bl	8007320 <osThreadGetId>
 80070f6:	6028      	str	r0, [r5, #0]
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80070f8:	4638      	mov	r0, r7
 80070fa:	f7fa fced 	bl	8001ad8 <LAN8742_GetLinkState>
  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80070fe:	f896 302d 	ldrb.w	r3, [r6, #45]	; 0x2d
 8007102:	0759      	lsls	r1, r3, #29
 8007104:	ea4f 0293 	mov.w	r2, r3, lsr #2
 8007108:	d4dd      	bmi.n	80070c6 <ethernet_link_thread+0x2a>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800710a:	07d2      	lsls	r2, r2, #31
 800710c:	d4e6      	bmi.n	80070dc <ethernet_link_thread+0x40>
 800710e:	2801      	cmp	r0, #1
 8007110:	dde4      	ble.n	80070dc <ethernet_link_thread+0x40>
    switch (PHYLinkState)
 8007112:	3802      	subs	r0, #2
 8007114:	2803      	cmp	r0, #3
 8007116:	d820      	bhi.n	800715a <ethernet_link_thread+0xbe>
 8007118:	4b15      	ldr	r3, [pc, #84]	; (8007170 <ethernet_link_thread+0xd4>)
 800711a:	f853 b020 	ldr.w	fp, [r3, r0, lsl #2]
 800711e:	4b15      	ldr	r3, [pc, #84]	; (8007174 <ethernet_link_thread+0xd8>)
 8007120:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007124:	a901      	add	r1, sp, #4
 8007126:	4640      	mov	r0, r8
 8007128:	f7fc fa6c 	bl	8003604 <HAL_ETH_GetMACConfig>
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800712c:	a901      	add	r1, sp, #4
 800712e:	4640      	mov	r0, r8
      netif_set_link_up(netif);
 8007130:	f04f 0a01 	mov.w	sl, #1
      MACConf.Speed = speed;
 8007134:	e9cd b906 	strd	fp, r9, [sp, #24]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007138:	f7fc fb2e 	bl	8003798 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800713c:	4640      	mov	r0, r8
 800713e:	f7fb ffd1 	bl	80030e4 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007142:	4630      	mov	r0, r6
 8007144:	f003 fac8 	bl	800a6d8 <netif_set_up>
      netif_set_link_up(netif);
 8007148:	4630      	mov	r0, r6
 800714a:	f003 fb0d 	bl	800a768 <netif_set_link_up>
 800714e:	e7c5      	b.n	80070dc <ethernet_link_thread+0x40>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007150:	075b      	lsls	r3, r3, #29
 8007152:	d4c3      	bmi.n	80070dc <ethernet_link_thread+0x40>
    switch (PHYLinkState)
 8007154:	3802      	subs	r0, #2
 8007156:	2803      	cmp	r0, #3
 8007158:	d9de      	bls.n	8007118 <ethernet_link_thread+0x7c>
    if(linkchanged)
 800715a:	f1ba 0f00 	cmp.w	sl, #0
 800715e:	d0bd      	beq.n	80070dc <ethernet_link_thread+0x40>
 8007160:	e7e0      	b.n	8007124 <ethernet_link_thread+0x88>
 8007162:	bf00      	nop
 8007164:	24000394 	.word	0x24000394
 8007168:	24000280 	.word	0x24000280
 800716c:	24009b84 	.word	0x24009b84
 8007170:	08012ee8 	.word	0x08012ee8
 8007174:	08012ef8 	.word	0x08012ef8
 8007178:	240002e4 	.word	0x240002e4

0800717c <sys_unlock_tcpip_core>:
	lwip_core_lock_holder_thread_id = 0;
 800717c:	4b02      	ldr	r3, [pc, #8]	; (8007188 <sys_unlock_tcpip_core+0xc>)
 800717e:	2200      	movs	r2, #0
	sys_mutex_unlock(&lock_tcpip_core);
 8007180:	4802      	ldr	r0, [pc, #8]	; (800718c <sys_unlock_tcpip_core+0x10>)
	lwip_core_lock_holder_thread_id = 0;
 8007182:	601a      	str	r2, [r3, #0]
	sys_mutex_unlock(&lock_tcpip_core);
 8007184:	f009 bf7c 	b.w	8011080 <sys_mutex_unlock>
 8007188:	24000394 	.word	0x24000394
 800718c:	24009b84 	.word	0x24009b84

08007190 <sys_check_core_locking>:
}

void sys_check_core_locking(void){
 8007190:	b538      	push	{r3, r4, r5, lr}
  /* Embedded systems should check we are NOT in an interrupt context here */

  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 8007192:	4b11      	ldr	r3, [pc, #68]	; (80071d8 <sys_check_core_locking+0x48>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800719a:	b9ab      	cbnz	r3, 80071c8 <sys_check_core_locking+0x38>

  if (lwip_tcpip_thread_id != 0) {
 800719c:	4b0f      	ldr	r3, [pc, #60]	; (80071dc <sys_check_core_locking+0x4c>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	b18b      	cbz	r3, 80071c6 <sys_check_core_locking+0x36>
	  osThreadId_t current_thread_id = osThreadGetId();

#if LWIP_TCPIP_CORE_LOCKING
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 80071a2:	4d0f      	ldr	r5, [pc, #60]	; (80071e0 <sys_check_core_locking+0x50>)
	  osThreadId_t current_thread_id = osThreadGetId();
 80071a4:	f000 f8bc 	bl	8007320 <osThreadGetId>
 80071a8:	4604      	mov	r4, r0
	LWIP_ASSERT("Function called without core lock", current_thread_id == lwip_core_lock_holder_thread_id);
 80071aa:	682b      	ldr	r3, [r5, #0]
 80071ac:	4283      	cmp	r3, r0
 80071ae:	d00a      	beq.n	80071c6 <sys_check_core_locking+0x36>
 80071b0:	4b0c      	ldr	r3, [pc, #48]	; (80071e4 <sys_check_core_locking+0x54>)
 80071b2:	f240 32d2 	movw	r2, #978	; 0x3d2
 80071b6:	490c      	ldr	r1, [pc, #48]	; (80071e8 <sys_check_core_locking+0x58>)
 80071b8:	480c      	ldr	r0, [pc, #48]	; (80071ec <sys_check_core_locking+0x5c>)
 80071ba:	f00a f88d 	bl	80112d8 <iprintf>
	/* ETH_CODE: to easily check that example has correct handling of core lock
	 * This will trigger breakpoint (__BKPT)
	 */
#warning Below check should be removed in production code
	if(current_thread_id != lwip_core_lock_holder_thread_id) __BKPT(0);
 80071be:	682b      	ldr	r3, [r5, #0]
 80071c0:	42a3      	cmp	r3, r4
 80071c2:	d000      	beq.n	80071c6 <sys_check_core_locking+0x36>
 80071c4:	be00      	bkpt	0x0000
#else /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_ASSERT("Function called from wrong thread", current_thread_id == lwip_tcpip_thread_id);
#endif /* LWIP_TCPIP_CORE_LOCKING */
	LWIP_UNUSED_ARG(current_thread_id); /* for LWIP_NOASSERT */
  }
}
 80071c6:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("Function called from interrupt context", (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0);
 80071c8:	4b06      	ldr	r3, [pc, #24]	; (80071e4 <sys_check_core_locking+0x54>)
 80071ca:	f44f 7273 	mov.w	r2, #972	; 0x3cc
 80071ce:	4908      	ldr	r1, [pc, #32]	; (80071f0 <sys_check_core_locking+0x60>)
 80071d0:	4806      	ldr	r0, [pc, #24]	; (80071ec <sys_check_core_locking+0x5c>)
 80071d2:	f00a f881 	bl	80112d8 <iprintf>
 80071d6:	e7e1      	b.n	800719c <sys_check_core_locking+0xc>
 80071d8:	e000ed00 	.word	0xe000ed00
 80071dc:	24000398 	.word	0x24000398
 80071e0:	24000394 	.word	0x24000394
 80071e4:	08012e50 	.word	0x08012e50
 80071e8:	08012eac 	.word	0x08012eac
 80071ec:	08012578 	.word	0x08012578
 80071f0:	08012e84 	.word	0x08012e84

080071f4 <sys_mark_tcpip_thread>:
void sys_mark_tcpip_thread(void){
 80071f4:	b508      	push	{r3, lr}
	lwip_tcpip_thread_id = osThreadGetId();
 80071f6:	f000 f893 	bl	8007320 <osThreadGetId>
 80071fa:	4b01      	ldr	r3, [pc, #4]	; (8007200 <sys_mark_tcpip_thread+0xc>)
 80071fc:	6018      	str	r0, [r3, #0]
}
 80071fe:	bd08      	pop	{r3, pc}
 8007200:	24000398 	.word	0x24000398

08007204 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007204:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8007206:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800720a:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800720c:	f001 fe02 	bl	8008e14 <xTaskGetSchedulerState>
 8007210:	2801      	cmp	r0, #1
 8007212:	d100      	bne.n	8007216 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8007214:	bd08      	pop	{r3, pc}
 8007216:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 800721a:	f002 b9e3 	b.w	80095e4 <xPortSysTickHandler>
 800721e:	bf00      	nop

08007220 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007220:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007224:	b92b      	cbnz	r3, 8007232 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8007226:	4b06      	ldr	r3, [pc, #24]	; (8007240 <osKernelInitialize+0x20>)
 8007228:	6818      	ldr	r0, [r3, #0]
 800722a:	b928      	cbnz	r0, 8007238 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800722c:	2201      	movs	r2, #1
 800722e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007230:	4770      	bx	lr
    stat = osErrorISR;
 8007232:	f06f 0005 	mvn.w	r0, #5
 8007236:	4770      	bx	lr
    } else {
      stat = osError;
 8007238:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	24000c48 	.word	0x24000c48

08007244 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007244:	b510      	push	{r4, lr}
 8007246:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800724a:	b974      	cbnz	r4, 800726a <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800724c:	4b08      	ldr	r3, [pc, #32]	; (8007270 <osKernelStart+0x2c>)
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	2a01      	cmp	r2, #1
 8007252:	d107      	bne.n	8007264 <osKernelStart+0x20>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007254:	4907      	ldr	r1, [pc, #28]	; (8007274 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007256:	2202      	movs	r2, #2
 8007258:	77cc      	strb	r4, [r1, #31]
 800725a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800725c:	f001 fabe 	bl	80087dc <vTaskStartScheduler>
      stat = osOK;
 8007260:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8007262:	bd10      	pop	{r4, pc}
      stat = osError;
 8007264:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007268:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800726a:	f06f 0005 	mvn.w	r0, #5
}
 800726e:	bd10      	pop	{r4, pc}
 8007270:	24000c48 	.word	0x24000c48
 8007274:	e000ed00 	.word	0xe000ed00

08007278 <osKernelGetTickCount>:
 8007278:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 800727c:	b10b      	cbz	r3, 8007282 <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 800727e:	f001 bb0b 	b.w	8008898 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
 8007282:	f001 bb03 	b.w	800888c <xTaskGetTickCount>
 8007286:	bf00      	nop

08007288 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007288:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800728a:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800728c:	b087      	sub	sp, #28
 800728e:	4614      	mov	r4, r2
  hTask = NULL;
 8007290:	9505      	str	r5, [sp, #20]
 8007292:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8007296:	bb62      	cbnz	r2, 80072f2 <osThreadNew+0x6a>
 8007298:	4606      	mov	r6, r0
 800729a:	b350      	cbz	r0, 80072f2 <osThreadNew+0x6a>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 800729c:	b1e4      	cbz	r4, 80072d8 <osThreadNew+0x50>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800729e:	69a7      	ldr	r7, [r4, #24]
 80072a0:	bb57      	cbnz	r7, 80072f8 <osThreadNew+0x70>
 80072a2:	2718      	movs	r7, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80072a4:	6863      	ldr	r3, [r4, #4]
 80072a6:	07db      	lsls	r3, r3, #31
 80072a8:	d423      	bmi.n	80072f2 <osThreadNew+0x6a>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80072aa:	6963      	ldr	r3, [r4, #20]
 80072ac:	b343      	cbz	r3, 8007300 <osThreadNew+0x78>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80072ae:	ea4f 0c93 	mov.w	ip, r3, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072b2:	68a0      	ldr	r0, [r4, #8]
      if (attr->name != NULL) {
 80072b4:	6825      	ldr	r5, [r4, #0]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072b6:	b340      	cbz	r0, 800730a <osThreadNew+0x82>
 80072b8:	68e2      	ldr	r2, [r4, #12]
 80072ba:	2aa7      	cmp	r2, #167	; 0xa7
 80072bc:	d919      	bls.n	80072f2 <osThreadNew+0x6a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072be:	6924      	ldr	r4, [r4, #16]
 80072c0:	b1bb      	cbz	r3, 80072f2 <osThreadNew+0x6a>
 80072c2:	b1b4      	cbz	r4, 80072f2 <osThreadNew+0x6a>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072c4:	460b      	mov	r3, r1
 80072c6:	4662      	mov	r2, ip
 80072c8:	4629      	mov	r1, r5
 80072ca:	9700      	str	r7, [sp, #0]
 80072cc:	e9cd 4001 	strd	r4, r0, [sp, #4]
 80072d0:	4630      	mov	r0, r6
 80072d2:	f001 fa17 	bl	8008704 <xTaskCreateStatic>
 80072d6:	e00d      	b.n	80072f4 <osThreadNew+0x6c>
 80072d8:	f44f 7200 	mov.w	r2, #512	; 0x200
    prio  = (UBaseType_t)osPriorityNormal;
 80072dc:	2718      	movs	r7, #24
      #endif
    }
    else {
      if (mem == 0) {
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80072de:	460b      	mov	r3, r1
 80072e0:	4621      	mov	r1, r4
 80072e2:	ac05      	add	r4, sp, #20
 80072e4:	4630      	mov	r0, r6
 80072e6:	9700      	str	r7, [sp, #0]
 80072e8:	9401      	str	r4, [sp, #4]
 80072ea:	f001 fa45 	bl	8008778 <xTaskCreate>
 80072ee:	2801      	cmp	r0, #1
 80072f0:	d009      	beq.n	8007306 <osThreadNew+0x7e>
        return (NULL);
 80072f2:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 80072f4:	b007      	add	sp, #28
 80072f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80072f8:	1e7a      	subs	r2, r7, #1
 80072fa:	2a37      	cmp	r2, #55	; 0x37
 80072fc:	d9d2      	bls.n	80072a4 <osThreadNew+0x1c>
 80072fe:	e7f8      	b.n	80072f2 <osThreadNew+0x6a>
    stack = configMINIMAL_STACK_SIZE;
 8007300:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8007304:	e7d5      	b.n	80072b2 <osThreadNew+0x2a>
  return ((osThreadId_t)hTask);
 8007306:	9805      	ldr	r0, [sp, #20]
 8007308:	e7f4      	b.n	80072f4 <osThreadNew+0x6c>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800730a:	68e3      	ldr	r3, [r4, #12]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1f1      	bne.n	80072f4 <osThreadNew+0x6c>
 8007310:	6923      	ldr	r3, [r4, #16]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1ee      	bne.n	80072f4 <osThreadNew+0x6c>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007316:	fa1f f28c 	uxth.w	r2, ip
 800731a:	462c      	mov	r4, r5
 800731c:	e7df      	b.n	80072de <osThreadNew+0x56>
 800731e:	bf00      	nop

08007320 <osThreadGetId>:
}

osThreadId_t osThreadGetId (void) {
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007320:	f001 bd72 	b.w	8008e08 <xTaskGetCurrentTaskHandle>

08007324 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007324:	b510      	push	{r4, lr}
 8007326:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800732a:	b92c      	cbnz	r4, 8007338 <osDelay+0x14>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800732c:	b900      	cbnz	r0, 8007330 <osDelay+0xc>
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800732e:	bd10      	pop	{r4, pc}
      vTaskDelay(ticks);
 8007330:	f001 fc08 	bl	8008b44 <vTaskDelay>
    stat = osOK;
 8007334:	4620      	mov	r0, r4
}
 8007336:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8007338:	f06f 0005 	mvn.w	r0, #5
}
 800733c:	bd10      	pop	{r4, pc}
 800733e:	bf00      	nop

08007340 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007340:	b570      	push	{r4, r5, r6, lr}
 8007342:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8007346:	b9db      	cbnz	r3, 8007380 <osMutexNew+0x40>
    if (attr != NULL) {
 8007348:	4604      	mov	r4, r0
 800734a:	b1e0      	cbz	r0, 8007386 <osMutexNew+0x46>
      type = attr->attr_bits;
 800734c:	6846      	ldr	r6, [r0, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800734e:	0733      	lsls	r3, r6, #28
 8007350:	d416      	bmi.n	8007380 <osMutexNew+0x40>
      mem = -1;

      if (attr != NULL) {
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007352:	6881      	ldr	r1, [r0, #8]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007354:	f006 0601 	and.w	r6, r6, #1
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007358:	68c3      	ldr	r3, [r0, #12]
 800735a:	b181      	cbz	r1, 800737e <osMutexNew+0x3e>
 800735c:	2b4f      	cmp	r3, #79	; 0x4f
 800735e:	d90f      	bls.n	8007380 <osMutexNew+0x40>
        mem = 0;
      }

      if (mem == 1) {
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007360:	b31e      	cbz	r6, 80073aa <osMutexNew+0x6a>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007362:	2004      	movs	r0, #4
 8007364:	f000 fc9a 	bl	8007c9c <xQueueCreateMutexStatic>
 8007368:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800736a:	b14d      	cbz	r5, 8007380 <osMutexNew+0x40>
        if (attr != NULL) {
          name = attr->name;
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 800736c:	6821      	ldr	r1, [r4, #0]
 800736e:	4628      	mov	r0, r5
 8007370:	f001 f812 	bl	8008398 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007374:	b12e      	cbz	r6, 8007382 <osMutexNew+0x42>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007376:	f045 0501 	orr.w	r5, r5, #1
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 800737a:	4628      	mov	r0, r5
 800737c:	bd70      	pop	{r4, r5, r6, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800737e:	b163      	cbz	r3, 800739a <osMutexNew+0x5a>
  hMutex = NULL;
 8007380:	2500      	movs	r5, #0
}
 8007382:	4628      	mov	r0, r5
 8007384:	bd70      	pop	{r4, r5, r6, pc}
              hMutex = xSemaphoreCreateMutex ();
 8007386:	2001      	movs	r0, #1
 8007388:	f000 fcde 	bl	8007d48 <xQueueCreateMutex>
      if (hMutex != NULL) {
 800738c:	4605      	mov	r5, r0
 800738e:	2800      	cmp	r0, #0
 8007390:	d0f6      	beq.n	8007380 <osMutexNew+0x40>
        vQueueAddToRegistry (hMutex, name);
 8007392:	4621      	mov	r1, r4
 8007394:	f001 f800 	bl	8008398 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007398:	e7f3      	b.n	8007382 <osMutexNew+0x42>
            if (rmtx != 0U) {
 800739a:	b15e      	cbz	r6, 80073b4 <osMutexNew+0x74>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800739c:	2004      	movs	r0, #4
 800739e:	f000 fcd3 	bl	8007d48 <xQueueCreateMutex>
      if (hMutex != NULL) {
 80073a2:	4605      	mov	r5, r0
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d1e1      	bne.n	800736c <osMutexNew+0x2c>
 80073a8:	e7ea      	b.n	8007380 <osMutexNew+0x40>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80073aa:	2001      	movs	r0, #1
 80073ac:	f000 fc76 	bl	8007c9c <xQueueCreateMutexStatic>
 80073b0:	4605      	mov	r5, r0
 80073b2:	e7da      	b.n	800736a <osMutexNew+0x2a>
              hMutex = xSemaphoreCreateMutex ();
 80073b4:	2001      	movs	r0, #1
 80073b6:	f000 fcc7 	bl	8007d48 <xQueueCreateMutex>
      if (hMutex != NULL) {
 80073ba:	4605      	mov	r5, r0
 80073bc:	e7d5      	b.n	800736a <osMutexNew+0x2a>
 80073be:	bf00      	nop

080073c0 <osMutexAcquire>:
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80073c0:	f020 0201 	bic.w	r2, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 80073c4:	f000 0301 	and.w	r3, r0, #1
 80073c8:	f3ef 8005 	mrs	r0, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 80073cc:	b9a8      	cbnz	r0, 80073fa <osMutexAcquire+0x3a>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80073ce:	b1ba      	cbz	r2, 8007400 <osMutexAcquire+0x40>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80073d0:	4610      	mov	r0, r2
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80073d2:	b510      	push	{r4, lr}
 80073d4:	460c      	mov	r4, r1
    if (rmtx != 0U) {
 80073d6:	b953      	cbnz	r3, 80073ee <osMutexAcquire+0x2e>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80073d8:	f000 fe58 	bl	800808c <xQueueSemaphoreTake>
 80073dc:	2801      	cmp	r0, #1
 80073de:	d00a      	beq.n	80073f6 <osMutexAcquire+0x36>
          stat = osErrorResource;
 80073e0:	2c00      	cmp	r4, #0
 80073e2:	bf14      	ite	ne
 80073e4:	f06f 0001 	mvnne.w	r0, #1
 80073e8:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 80073ec:	bd10      	pop	{r4, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80073ee:	f000 ff29 	bl	8008244 <xQueueTakeMutexRecursive>
 80073f2:	2801      	cmp	r0, #1
 80073f4:	d1f4      	bne.n	80073e0 <osMutexAcquire+0x20>
  stat = osOK;
 80073f6:	2000      	movs	r0, #0
}
 80073f8:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80073fa:	f06f 0005 	mvn.w	r0, #5
 80073fe:	4770      	bx	lr
    stat = osErrorParameter;
 8007400:	f06f 0003 	mvn.w	r0, #3
}
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop

08007408 <osMutexRelease>:
 8007408:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 800740c:	b9ba      	cbnz	r2, 800743e <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800740e:	b510      	push	{r4, lr}
 8007410:	f020 0401 	bic.w	r4, r0, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8007414:	b1b4      	cbz	r4, 8007444 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8007416:	f000 0301 	and.w	r3, r0, #1
 800741a:	b943      	cbnz	r3, 800742e <osMutexRelease+0x26>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800741c:	461a      	mov	r2, r3
 800741e:	4619      	mov	r1, r3
 8007420:	4620      	mov	r0, r4
 8007422:	f000 fb77 	bl	8007b14 <xQueueGenericSend>
 8007426:	2801      	cmp	r0, #1
 8007428:	d106      	bne.n	8007438 <osMutexRelease+0x30>
  stat = osOK;
 800742a:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800742c:	bd10      	pop	{r4, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800742e:	4620      	mov	r0, r4
 8007430:	f000 fc6a 	bl	8007d08 <xQueueGiveMutexRecursive>
 8007434:	2801      	cmp	r0, #1
 8007436:	d0f8      	beq.n	800742a <osMutexRelease+0x22>
        stat = osErrorResource;
 8007438:	f06f 0002 	mvn.w	r0, #2
}
 800743c:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800743e:	f06f 0005 	mvn.w	r0, #5
}
 8007442:	4770      	bx	lr
    stat = osErrorParameter;
 8007444:	f06f 0003 	mvn.w	r0, #3
}
 8007448:	bd10      	pop	{r4, pc}
 800744a:	bf00      	nop

0800744c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800744c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800744e:	b083      	sub	sp, #12
 8007450:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007454:	b98e      	cbnz	r6, 800747a <osSemaphoreNew+0x2e>
 8007456:	4605      	mov	r5, r0
 8007458:	b178      	cbz	r0, 800747a <osSemaphoreNew+0x2e>
 800745a:	4288      	cmp	r0, r1
 800745c:	460f      	mov	r7, r1
 800745e:	d30c      	bcc.n	800747a <osSemaphoreNew+0x2e>
    mem = -1;

    if (attr != NULL) {
 8007460:	4614      	mov	r4, r2
 8007462:	b182      	cbz	r2, 8007486 <osSemaphoreNew+0x3a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007464:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8007468:	b15a      	cbz	r2, 8007482 <osSemaphoreNew+0x36>
 800746a:	2b4f      	cmp	r3, #79	; 0x4f
 800746c:	d905      	bls.n	800747a <osSemaphoreNew+0x2e>
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 800746e:	2801      	cmp	r0, #1
 8007470:	d032      	beq.n	80074d8 <osSemaphoreNew+0x8c>
        }
      }
      else {
        if (mem == 1) {
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007472:	f000 fb0d 	bl	8007a90 <xQueueCreateCountingSemaphoreStatic>
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007476:	4605      	mov	r5, r0
 8007478:	b978      	cbnz	r0, 800749a <osSemaphoreNew+0x4e>
  hSemaphore = NULL;
 800747a:	2500      	movs	r5, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800747c:	4628      	mov	r0, r5
 800747e:	b003      	add	sp, #12
 8007480:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1f9      	bne.n	800747a <osSemaphoreNew+0x2e>
      if (max_count == 1U) {
 8007486:	2d01      	cmp	r5, #1
 8007488:	d00f      	beq.n	80074aa <osSemaphoreNew+0x5e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800748a:	4628      	mov	r0, r5
 800748c:	4639      	mov	r1, r7
 800748e:	f000 fb23 	bl	8007ad8 <xQueueCreateCountingSemaphore>
 8007492:	4605      	mov	r5, r0
      if (hSemaphore != NULL) {
 8007494:	2d00      	cmp	r5, #0
 8007496:	d0f0      	beq.n	800747a <osSemaphoreNew+0x2e>
        if (attr != NULL) {
 8007498:	b104      	cbz	r4, 800749c <osSemaphoreNew+0x50>
          name = attr->name;
 800749a:	6824      	ldr	r4, [r4, #0]
        vQueueAddToRegistry (hSemaphore, name);
 800749c:	4628      	mov	r0, r5
 800749e:	4621      	mov	r1, r4
 80074a0:	f000 ff7a 	bl	8008398 <vQueueAddToRegistry>
}
 80074a4:	4628      	mov	r0, r5
 80074a6:	b003      	add	sp, #12
 80074a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            hSemaphore = xSemaphoreCreateBinary();
 80074aa:	4628      	mov	r0, r5
 80074ac:	2203      	movs	r2, #3
 80074ae:	2100      	movs	r1, #0
 80074b0:	f000 fac6 	bl	8007a40 <xQueueGenericCreate>
 80074b4:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80074b6:	2d00      	cmp	r5, #0
 80074b8:	d0df      	beq.n	800747a <osSemaphoreNew+0x2e>
 80074ba:	2f00      	cmp	r7, #0
 80074bc:	d0ea      	beq.n	8007494 <osSemaphoreNew+0x48>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80074be:	2300      	movs	r3, #0
 80074c0:	4628      	mov	r0, r5
 80074c2:	461a      	mov	r2, r3
 80074c4:	4619      	mov	r1, r3
 80074c6:	f000 fb25 	bl	8007b14 <xQueueGenericSend>
 80074ca:	2801      	cmp	r0, #1
 80074cc:	d0e4      	beq.n	8007498 <osSemaphoreNew+0x4c>
            vSemaphoreDelete (hSemaphore);
 80074ce:	4628      	mov	r0, r5
            hSemaphore = NULL;
 80074d0:	2500      	movs	r5, #0
            vSemaphoreDelete (hSemaphore);
 80074d2:	f000 ff37 	bl	8008344 <vQueueDelete>
      if (hSemaphore != NULL) {
 80074d6:	e7d1      	b.n	800747c <osSemaphoreNew+0x30>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80074d8:	4613      	mov	r3, r2
 80074da:	2203      	movs	r2, #3
 80074dc:	4631      	mov	r1, r6
 80074de:	9200      	str	r2, [sp, #0]
 80074e0:	4632      	mov	r2, r6
 80074e2:	f000 fa5b 	bl	800799c <xQueueGenericCreateStatic>
 80074e6:	4605      	mov	r5, r0
 80074e8:	e7e5      	b.n	80074b6 <osSemaphoreNew+0x6a>
 80074ea:	bf00      	nop

080074ec <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80074ec:	b370      	cbz	r0, 800754c <osSemaphoreAcquire+0x60>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80074ee:	b510      	push	{r4, lr}
 80074f0:	460c      	mov	r4, r1
 80074f2:	b082      	sub	sp, #8
 80074f4:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80074f8:	b1c3      	cbz	r3, 800752c <osSemaphoreAcquire+0x40>
    if (timeout != 0U) {
 80074fa:	bb21      	cbnz	r1, 8007546 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80074fc:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80074fe:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007500:	f000 fec0 	bl	8008284 <xQueueReceiveFromISR>
 8007504:	2801      	cmp	r0, #1
 8007506:	d11a      	bne.n	800753e <osSemaphoreAcquire+0x52>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8007508:	9b01      	ldr	r3, [sp, #4]
 800750a:	b913      	cbnz	r3, 8007512 <osSemaphoreAcquire+0x26>
  stat = osOK;
 800750c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800750e:	b002      	add	sp, #8
 8007510:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 8007512:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800751a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8007526:	4620      	mov	r0, r4
}
 8007528:	b002      	add	sp, #8
 800752a:	bd10      	pop	{r4, pc}
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800752c:	f000 fdae 	bl	800808c <xQueueSemaphoreTake>
 8007530:	2801      	cmp	r0, #1
 8007532:	d0eb      	beq.n	800750c <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8007534:	b11c      	cbz	r4, 800753e <osSemaphoreAcquire+0x52>
        stat = osErrorTimeout;
 8007536:	f06f 0001 	mvn.w	r0, #1
}
 800753a:	b002      	add	sp, #8
 800753c:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 800753e:	f06f 0002 	mvn.w	r0, #2
}
 8007542:	b002      	add	sp, #8
 8007544:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 8007546:	f06f 0003 	mvn.w	r0, #3
 800754a:	e7e0      	b.n	800750e <osSemaphoreAcquire+0x22>
 800754c:	f06f 0003 	mvn.w	r0, #3
}
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop

08007554 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8007554:	b330      	cbz	r0, 80075a4 <osSemaphoreRelease+0x50>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007556:	b510      	push	{r4, lr}
 8007558:	b082      	sub	sp, #8
 800755a:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800755e:	b1ab      	cbz	r3, 800758c <osSemaphoreRelease+0x38>
    yield = pdFALSE;
 8007560:	2400      	movs	r4, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007562:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8007564:	9401      	str	r4, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007566:	f000 fc77 	bl	8007e58 <xQueueGiveFromISR>
 800756a:	2801      	cmp	r0, #1
 800756c:	d117      	bne.n	800759e <osSemaphoreRelease+0x4a>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 800756e:	9b01      	ldr	r3, [sp, #4]
 8007570:	b193      	cbz	r3, 8007598 <osSemaphoreRelease+0x44>
 8007572:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800757a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8007586:	4620      	mov	r0, r4
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8007588:	b002      	add	sp, #8
 800758a:	bd10      	pop	{r4, pc}
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800758c:	461a      	mov	r2, r3
 800758e:	4619      	mov	r1, r3
 8007590:	f000 fac0 	bl	8007b14 <xQueueGenericSend>
 8007594:	2801      	cmp	r0, #1
 8007596:	d102      	bne.n	800759e <osSemaphoreRelease+0x4a>
  stat = osOK;
 8007598:	2000      	movs	r0, #0
}
 800759a:	b002      	add	sp, #8
 800759c:	bd10      	pop	{r4, pc}
      stat = osErrorResource;
 800759e:	f06f 0002 	mvn.w	r0, #2
 80075a2:	e7fa      	b.n	800759a <osSemaphoreRelease+0x46>
    stat = osErrorParameter;
 80075a4:	f06f 0003 	mvn.w	r0, #3
}
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop

080075ac <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80075ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ae:	b083      	sub	sp, #12
 80075b0:	f3ef 8705 	mrs	r7, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80075b4:	b987      	cbnz	r7, 80075d8 <osMessageQueueNew+0x2c>
 80075b6:	4605      	mov	r5, r0
 80075b8:	b170      	cbz	r0, 80075d8 <osMessageQueueNew+0x2c>
 80075ba:	b169      	cbz	r1, 80075d8 <osMessageQueueNew+0x2c>
    mem = -1;

    if (attr != NULL) {
 80075bc:	4614      	mov	r4, r2
 80075be:	b17a      	cbz	r2, 80075e0 <osMessageQueueNew+0x34>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075c0:	6893      	ldr	r3, [r2, #8]
 80075c2:	b1cb      	cbz	r3, 80075f8 <osMessageQueueNew+0x4c>
 80075c4:	68d2      	ldr	r2, [r2, #12]
 80075c6:	2a4f      	cmp	r2, #79	; 0x4f
 80075c8:	d906      	bls.n	80075d8 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075ca:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075cc:	b122      	cbz	r2, 80075d8 <osMessageQueueNew+0x2c>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075ce:	fb01 f505 	mul.w	r5, r1, r5
 80075d2:	6966      	ldr	r6, [r4, #20]
 80075d4:	42ae      	cmp	r6, r5
 80075d6:	d21f      	bcs.n	8007618 <osMessageQueueNew+0x6c>
  hQueue = NULL;
 80075d8:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80075da:	4628      	mov	r0, r5
 80075dc:	b003      	add	sp, #12
 80075de:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hQueue = xQueueCreate (msg_count, msg_size);
 80075e0:	f000 fa2e 	bl	8007a40 <xQueueGenericCreate>
    if (hQueue != NULL) {
 80075e4:	4605      	mov	r5, r0
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d0f6      	beq.n	80075d8 <osMessageQueueNew+0x2c>
      vQueueAddToRegistry (hQueue, name);
 80075ea:	4628      	mov	r0, r5
 80075ec:	4621      	mov	r1, r4
 80075ee:	f000 fed3 	bl	8008398 <vQueueAddToRegistry>
}
 80075f2:	4628      	mov	r0, r5
 80075f4:	b003      	add	sp, #12
 80075f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075f8:	68d3      	ldr	r3, [r2, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1ec      	bne.n	80075d8 <osMessageQueueNew+0x2c>
 80075fe:	6913      	ldr	r3, [r2, #16]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e9      	bne.n	80075d8 <osMessageQueueNew+0x2c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007604:	6952      	ldr	r2, [r2, #20]
 8007606:	2a00      	cmp	r2, #0
 8007608:	d1e6      	bne.n	80075d8 <osMessageQueueNew+0x2c>
          hQueue = xQueueCreate (msg_count, msg_size);
 800760a:	f000 fa19 	bl	8007a40 <xQueueGenericCreate>
    if (hQueue != NULL) {
 800760e:	4605      	mov	r5, r0
 8007610:	2800      	cmp	r0, #0
 8007612:	d0e1      	beq.n	80075d8 <osMessageQueueNew+0x2c>
        name = attr->name;
 8007614:	6824      	ldr	r4, [r4, #0]
 8007616:	e7e8      	b.n	80075ea <osMessageQueueNew+0x3e>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007618:	9700      	str	r7, [sp, #0]
 800761a:	f000 f9bf 	bl	800799c <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 800761e:	4605      	mov	r5, r0
 8007620:	2800      	cmp	r0, #0
 8007622:	d1f7      	bne.n	8007614 <osMessageQueueNew+0x68>
 8007624:	e7d8      	b.n	80075d8 <osMessageQueueNew+0x2c>
 8007626:	bf00      	nop

08007628 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007628:	b530      	push	{r4, r5, lr}
 800762a:	461c      	mov	r4, r3
 800762c:	b083      	sub	sp, #12
 800762e:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8007632:	b30b      	cbz	r3, 8007678 <osMessageQueuePut+0x50>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007634:	3c00      	subs	r4, #0
 8007636:	bf18      	it	ne
 8007638:	2401      	movne	r4, #1
 800763a:	2900      	cmp	r1, #0
 800763c:	bf08      	it	eq
 800763e:	f044 0401 	orreq.w	r4, r4, #1
 8007642:	bb7c      	cbnz	r4, 80076a4 <osMessageQueuePut+0x7c>
 8007644:	fab0 f480 	clz	r4, r0
 8007648:	0964      	lsrs	r4, r4, #5
 800764a:	b358      	cbz	r0, 80076a4 <osMessageQueuePut+0x7c>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800764c:	4623      	mov	r3, r4
 800764e:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8007650:	9401      	str	r4, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007652:	f000 fb97 	bl	8007d84 <xQueueGenericSendFromISR>
 8007656:	2801      	cmp	r0, #1
 8007658:	d120      	bne.n	800769c <osMessageQueuePut+0x74>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 800765a:	9b01      	ldr	r3, [sp, #4]
 800765c:	b1db      	cbz	r3, 8007696 <osMessageQueuePut+0x6e>
 800765e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007666:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8007672:	4620      	mov	r0, r4
      }
    }
  }

  return (stat);
}
 8007674:	b003      	add	sp, #12
 8007676:	bd30      	pop	{r4, r5, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007678:	b1a0      	cbz	r0, 80076a4 <osMessageQueuePut+0x7c>
 800767a:	fab1 f381 	clz	r3, r1
 800767e:	095b      	lsrs	r3, r3, #5
 8007680:	b181      	cbz	r1, 80076a4 <osMessageQueuePut+0x7c>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007682:	4622      	mov	r2, r4
 8007684:	f000 fa46 	bl	8007b14 <xQueueGenericSend>
 8007688:	2801      	cmp	r0, #1
 800768a:	d004      	beq.n	8007696 <osMessageQueuePut+0x6e>
        if (timeout != 0U) {
 800768c:	b134      	cbz	r4, 800769c <osMessageQueuePut+0x74>
          stat = osErrorTimeout;
 800768e:	f06f 0001 	mvn.w	r0, #1
}
 8007692:	b003      	add	sp, #12
 8007694:	bd30      	pop	{r4, r5, pc}
  stat = osOK;
 8007696:	2000      	movs	r0, #0
}
 8007698:	b003      	add	sp, #12
 800769a:	bd30      	pop	{r4, r5, pc}
          stat = osErrorResource;
 800769c:	f06f 0002 	mvn.w	r0, #2
}
 80076a0:	b003      	add	sp, #12
 80076a2:	bd30      	pop	{r4, r5, pc}
      stat = osErrorParameter;
 80076a4:	f06f 0003 	mvn.w	r0, #3
 80076a8:	e7e4      	b.n	8007674 <osMessageQueuePut+0x4c>
 80076aa:	bf00      	nop

080076ac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80076ac:	b530      	push	{r4, r5, lr}
 80076ae:	461c      	mov	r4, r3
 80076b0:	b083      	sub	sp, #12
 80076b2:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80076b6:	b303      	cbz	r3, 80076fa <osMessageQueueGet+0x4e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80076b8:	3c00      	subs	r4, #0
 80076ba:	bf18      	it	ne
 80076bc:	2401      	movne	r4, #1
 80076be:	2900      	cmp	r1, #0
 80076c0:	bf08      	it	eq
 80076c2:	f044 0401 	orreq.w	r4, r4, #1
 80076c6:	bb5c      	cbnz	r4, 8007720 <osMessageQueueGet+0x74>
 80076c8:	fab0 f480 	clz	r4, r0
 80076cc:	0964      	lsrs	r4, r4, #5
 80076ce:	b338      	cbz	r0, 8007720 <osMessageQueueGet+0x74>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80076d0:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80076d2:	9401      	str	r4, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80076d4:	f000 fdd6 	bl	8008284 <xQueueReceiveFromISR>
 80076d8:	2801      	cmp	r0, #1
 80076da:	d11d      	bne.n	8007718 <osMessageQueueGet+0x6c>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80076dc:	9b01      	ldr	r3, [sp, #4]
 80076de:	b1c3      	cbz	r3, 8007712 <osMessageQueueGet+0x66>
 80076e0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80076e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80076f4:	4620      	mov	r0, r4
      }
    }
  }

  return (stat);
}
 80076f6:	b003      	add	sp, #12
 80076f8:	bd30      	pop	{r4, r5, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80076fa:	b188      	cbz	r0, 8007720 <osMessageQueueGet+0x74>
 80076fc:	b181      	cbz	r1, 8007720 <osMessageQueueGet+0x74>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80076fe:	4622      	mov	r2, r4
 8007700:	f000 fc02 	bl	8007f08 <xQueueReceive>
 8007704:	2801      	cmp	r0, #1
 8007706:	d004      	beq.n	8007712 <osMessageQueueGet+0x66>
        if (timeout != 0U) {
 8007708:	b134      	cbz	r4, 8007718 <osMessageQueueGet+0x6c>
          stat = osErrorTimeout;
 800770a:	f06f 0001 	mvn.w	r0, #1
}
 800770e:	b003      	add	sp, #12
 8007710:	bd30      	pop	{r4, r5, pc}
  stat = osOK;
 8007712:	2000      	movs	r0, #0
}
 8007714:	b003      	add	sp, #12
 8007716:	bd30      	pop	{r4, r5, pc}
          stat = osErrorResource;
 8007718:	f06f 0002 	mvn.w	r0, #2
}
 800771c:	b003      	add	sp, #12
 800771e:	bd30      	pop	{r4, r5, pc}
      stat = osErrorParameter;
 8007720:	f06f 0003 	mvn.w	r0, #3
 8007724:	e7e7      	b.n	80076f6 <osMessageQueueGet+0x4a>
 8007726:	bf00      	nop

08007728 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007728:	4b05      	ldr	r3, [pc, #20]	; (8007740 <vApplicationGetIdleTaskMemory+0x18>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800772a:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800772c:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800772e:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007732:	4c04      	ldr	r4, [pc, #16]	; (8007744 <vApplicationGetIdleTaskMemory+0x1c>)
 8007734:	600c      	str	r4, [r1, #0]
}
 8007736:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800773a:	6013      	str	r3, [r2, #0]
}
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	24000ba0 	.word	0x24000ba0
 8007744:	240003a0 	.word	0x240003a0

08007748 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007748:	4b05      	ldr	r3, [pc, #20]	; (8007760 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800774a:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800774c:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800774e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007752:	4c04      	ldr	r4, [pc, #16]	; (8007764 <vApplicationGetTimerTaskMemory+0x1c>)
 8007754:	600c      	str	r4, [r1, #0]
}
 8007756:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800775a:	6013      	str	r3, [r2, #0]
}
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	24001c4c 	.word	0x24001c4c
 8007764:	24000c4c 	.word	0x24000c4c

08007768 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007768:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800776c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007770:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007772:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007774:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007776:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007778:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop

08007780 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007780:	2300      	movs	r3, #0
 8007782:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop

08007788 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8007788:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800778a:	6802      	ldr	r2, [r0, #0]
{
 800778c:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800778e:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8007790:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 8007792:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007794:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007796:	689c      	ldr	r4, [r3, #8]
 8007798:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800779a:	6099      	str	r1, [r3, #8]
}
 800779c:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 80077a0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80077a2:	6002      	str	r2, [r0, #0]
}
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop

080077a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077a8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80077aa:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80077ac:	1c6b      	adds	r3, r5, #1
 80077ae:	d010      	beq.n	80077d2 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80077b0:	f100 0308 	add.w	r3, r0, #8
 80077b4:	461c      	mov	r4, r3
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	42aa      	cmp	r2, r5
 80077bc:	d9fa      	bls.n	80077b4 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80077be:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80077c0:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80077c2:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077c4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80077c6:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80077c8:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80077ca:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80077cc:	6002      	str	r2, [r0, #0]
}
 80077ce:	bc30      	pop	{r4, r5}
 80077d0:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80077d2:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80077d4:	6863      	ldr	r3, [r4, #4]
 80077d6:	e7f2      	b.n	80077be <vListInsert+0x16>

080077d8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80077d8:	6903      	ldr	r3, [r0, #16]
{
 80077da:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077dc:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077de:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 80077e2:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80077e4:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077e8:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077ea:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 80077ec:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077f0:	bf08      	it	eq
 80077f2:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 80077f4:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 80077f6:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80077f8:	3a01      	subs	r2, #1
 80077fa:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80077fc:	6818      	ldr	r0, [r3, #0]
}
 80077fe:	4770      	bx	lr

08007800 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007804:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8007806:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007808:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800780a:	b92a      	cbnz	r2, 8007818 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800780c:	6805      	ldr	r5, [r0, #0]
 800780e:	b365      	cbz	r5, 800786a <prvCopyDataToQueue+0x6a>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007810:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8007812:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007814:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8007816:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8007818:	b97d      	cbnz	r5, 800783a <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800781a:	6840      	ldr	r0, [r0, #4]
 800781c:	f009 fec7 	bl	80115ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007820:	6863      	ldr	r3, [r4, #4]
 8007822:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007824:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007826:	68a2      	ldr	r2, [r4, #8]
 8007828:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800782a:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800782c:	d319      	bcc.n	8007862 <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800782e:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007830:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8007832:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007834:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007836:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8007838:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800783a:	68c0      	ldr	r0, [r0, #12]
 800783c:	f009 feb7 	bl	80115ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007840:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007842:	68e3      	ldr	r3, [r4, #12]
 8007844:	4251      	negs	r1, r2
 8007846:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007848:	6822      	ldr	r2, [r4, #0]
 800784a:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800784c:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800784e:	d202      	bcs.n	8007856 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007850:	68a3      	ldr	r3, [r4, #8]
 8007852:	440b      	add	r3, r1
 8007854:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8007856:	2d02      	cmp	r5, #2
 8007858:	d00d      	beq.n	8007876 <prvCopyDataToQueue+0x76>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800785a:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 800785c:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800785e:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8007860:	bd70      	pop	{r4, r5, r6, pc}
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007862:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8007864:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007866:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8007868:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800786a:	6880      	ldr	r0, [r0, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800786c:	3601      	adds	r6, #1
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800786e:	f001 fb27 	bl	8008ec0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007872:	60a5      	str	r5, [r4, #8]
 8007874:	e7ce      	b.n	8007814 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007876:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 8007878:	f04f 0000 	mov.w	r0, #0
 800787c:	bf38      	it	cc
 800787e:	2601      	movcc	r6, #1
 8007880:	e7c8      	b.n	8007814 <prvCopyDataToQueue+0x14>
 8007882:	bf00      	nop

08007884 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007888:	f001 fe44 	bl	8009514 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800788c:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 8007890:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007892:	2c00      	cmp	r4, #0
 8007894:	dd14      	ble.n	80078c0 <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007896:	f105 0624 	add.w	r6, r5, #36	; 0x24
 800789a:	e003      	b.n	80078a4 <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800789c:	1e63      	subs	r3, r4, #1
 800789e:	b2da      	uxtb	r2, r3
 80078a0:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078a2:	b16a      	cbz	r2, 80078c0 <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078a6:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a8:	b153      	cbz	r3, 80078c0 <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078aa:	f001 fa09 	bl	8008cc0 <xTaskRemoveFromEventList>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	d0f4      	beq.n	800789c <prvUnlockQueue+0x18>
						vTaskMissedYield();
 80078b2:	f001 faa3 	bl	8008dfc <vTaskMissedYield>
			--cTxLock;
 80078b6:	1e63      	subs	r3, r4, #1
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078bc:	2a00      	cmp	r2, #0
 80078be:	d1f1      	bne.n	80078a4 <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80078c0:	23ff      	movs	r3, #255	; 0xff
 80078c2:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80078c6:	f001 fe47 	bl	8009558 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80078ca:	f001 fe23 	bl	8009514 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80078ce:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 80078d2:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078d4:	2c00      	cmp	r4, #0
 80078d6:	dd14      	ble.n	8007902 <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078d8:	f105 0610 	add.w	r6, r5, #16
 80078dc:	e003      	b.n	80078e6 <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80078de:	1e63      	subs	r3, r4, #1
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078e4:	b16a      	cbz	r2, 8007902 <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078e6:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078e8:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078ea:	b153      	cbz	r3, 8007902 <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078ec:	f001 f9e8 	bl	8008cc0 <xTaskRemoveFromEventList>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d0f4      	beq.n	80078de <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 80078f4:	f001 fa82 	bl	8008dfc <vTaskMissedYield>
				--cRxLock;
 80078f8:	1e63      	subs	r3, r4, #1
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078fe:	2a00      	cmp	r2, #0
 8007900:	d1f1      	bne.n	80078e6 <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007902:	23ff      	movs	r3, #255	; 0xff
 8007904:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8007908:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800790c:	f001 be24 	b.w	8009558 <vPortExitCritical>

08007910 <xQueueGenericReset>:
{
 8007910:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8007912:	b1e0      	cbz	r0, 800794e <xQueueGenericReset+0x3e>
 8007914:	4604      	mov	r4, r0
 8007916:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8007918:	f001 fdfc 	bl	8009514 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800791c:	6822      	ldr	r2, [r4, #0]
 800791e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007922:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007924:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007928:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800792a:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800792c:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800792e:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007930:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8007932:	23ff      	movs	r3, #255	; 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007934:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007936:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8007938:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800793c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8007940:	b975      	cbnz	r5, 8007960 <xQueueGenericReset+0x50>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007942:	6923      	ldr	r3, [r4, #16]
 8007944:	b9c3      	cbnz	r3, 8007978 <xQueueGenericReset+0x68>
	taskEXIT_CRITICAL();
 8007946:	f001 fe07 	bl	8009558 <vPortExitCritical>
}
 800794a:	2001      	movs	r0, #1
 800794c:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800795e:	e7fe      	b.n	800795e <xQueueGenericReset+0x4e>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007960:	f104 0010 	add.w	r0, r4, #16
 8007964:	f7ff ff00 	bl	8007768 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007968:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800796c:	f7ff fefc 	bl	8007768 <vListInitialise>
	taskEXIT_CRITICAL();
 8007970:	f001 fdf2 	bl	8009558 <vPortExitCritical>
}
 8007974:	2001      	movs	r0, #1
 8007976:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007978:	f104 0010 	add.w	r0, r4, #16
 800797c:	f001 f9a0 	bl	8008cc0 <xTaskRemoveFromEventList>
 8007980:	2800      	cmp	r0, #0
 8007982:	d0e0      	beq.n	8007946 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8007984:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800798c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	e7d5      	b.n	8007946 <xQueueGenericReset+0x36>
 800799a:	bf00      	nop

0800799c <xQueueGenericCreateStatic>:
	{
 800799c:	b530      	push	{r4, r5, lr}
 800799e:	b085      	sub	sp, #20
 80079a0:	f89d 4020 	ldrb.w	r4, [sp, #32]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079a4:	b940      	cbnz	r0, 80079b8 <xQueueGenericCreateStatic+0x1c>
 80079a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	e7fe      	b.n	80079b6 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 80079b8:	b153      	cbz	r3, 80079d0 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80079ba:	b30a      	cbz	r2, 8007a00 <xQueueGenericCreateStatic+0x64>
 80079bc:	b989      	cbnz	r1, 80079e2 <xQueueGenericCreateStatic+0x46>
 80079be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	e7fe      	b.n	80079ce <xQueueGenericCreateStatic+0x32>
 80079d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d4:	f383 8811 	msr	BASEPRI, r3
 80079d8:	f3bf 8f6f 	isb	sy
 80079dc:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80079e0:	e7fe      	b.n	80079e0 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80079e2:	b16a      	cbz	r2, 8007a00 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80079e4:	2550      	movs	r5, #80	; 0x50
 80079e6:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80079e8:	9d03      	ldr	r5, [sp, #12]
 80079ea:	2d50      	cmp	r5, #80	; 0x50
 80079ec:	d013      	beq.n	8007a16 <xQueueGenericCreateStatic+0x7a>
 80079ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	e7fe      	b.n	80079fe <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007a00:	2900      	cmp	r1, #0
 8007a02:	d0ef      	beq.n	80079e4 <xQueueGenericCreateStatic+0x48>
 8007a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	e7fe      	b.n	8007a14 <xQueueGenericCreateStatic+0x78>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a16:	2900      	cmp	r1, #0
 8007a18:	bf08      	it	eq
 8007a1a:	461a      	moveq	r2, r3
	pxNewQueue->uxItemSize = uxItemSize;
 8007a1c:	6419      	str	r1, [r3, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a1e:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 8007a20:	63d8      	str	r0, [r3, #60]	; 0x3c
 8007a22:	601a      	str	r2, [r3, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a24:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a26:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
 8007a2a:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007a2c:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a2e:	f7ff ff6f 	bl	8007910 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8007a32:	9b01      	ldr	r3, [sp, #4]
	}
 8007a34:	4618      	mov	r0, r3
		pxNewQueue->ucQueueType = ucQueueType;
 8007a36:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
	}
 8007a3a:	b005      	add	sp, #20
 8007a3c:	bd30      	pop	{r4, r5, pc}
 8007a3e:	bf00      	nop

08007a40 <xQueueGenericCreate>:
	{
 8007a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a42:	b940      	cbnz	r0, 8007a56 <xQueueGenericCreate+0x16>
 8007a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	e7fe      	b.n	8007a54 <xQueueGenericCreate+0x14>
 8007a56:	4604      	mov	r4, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a58:	fb01 f000 	mul.w	r0, r1, r0
 8007a5c:	460d      	mov	r5, r1
 8007a5e:	4616      	mov	r6, r2
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a60:	3050      	adds	r0, #80	; 0x50
 8007a62:	f001 fed3 	bl	800980c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007a66:	4607      	mov	r7, r0
 8007a68:	b170      	cbz	r0, 8007a88 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a70:	b165      	cbz	r5, 8007a8c <xQueueGenericCreate+0x4c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a72:	f100 0350 	add.w	r3, r0, #80	; 0x50
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a76:	2101      	movs	r1, #1
 8007a78:	4638      	mov	r0, r7
 8007a7a:	603b      	str	r3, [r7, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8007a7c:	e9c7 450f 	strd	r4, r5, [r7, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a80:	f7ff ff46 	bl	8007910 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8007a84:	f887 604c 	strb.w	r6, [r7, #76]	; 0x4c
	}
 8007a88:	4638      	mov	r0, r7
 8007a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	e7f2      	b.n	8007a76 <xQueueGenericCreate+0x36>

08007a90 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8007a90:	b940      	cbnz	r0, 8007aa4 <xQueueCreateCountingSemaphoreStatic+0x14>
 8007a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a96:	f383 8811 	msr	BASEPRI, r3
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	f3bf 8f4f 	dsb	sy
 8007aa2:	e7fe      	b.n	8007aa2 <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007aa4:	4288      	cmp	r0, r1
	{
 8007aa6:	b510      	push	{r4, lr}
 8007aa8:	460c      	mov	r4, r1
 8007aaa:	b082      	sub	sp, #8
		configASSERT( uxInitialCount <= uxMaxCount );
 8007aac:	d208      	bcs.n	8007ac0 <xQueueCreateCountingSemaphoreStatic+0x30>
 8007aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ab2:	f383 8811 	msr	BASEPRI, r3
 8007ab6:	f3bf 8f6f 	isb	sy
 8007aba:	f3bf 8f4f 	dsb	sy
 8007abe:	e7fe      	b.n	8007abe <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007ac0:	2102      	movs	r1, #2
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	9100      	str	r1, [sp, #0]
 8007ac8:	4611      	mov	r1, r2
 8007aca:	f7ff ff67 	bl	800799c <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8007ace:	b100      	cbz	r0, 8007ad2 <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007ad0:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8007ad2:	b002      	add	sp, #8
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	bf00      	nop

08007ad8 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8007ad8:	b940      	cbnz	r0, 8007aec <xQueueCreateCountingSemaphore+0x14>
 8007ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	e7fe      	b.n	8007aea <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007aec:	4288      	cmp	r0, r1
	{
 8007aee:	b510      	push	{r4, lr}
 8007af0:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 8007af2:	d208      	bcs.n	8007b06 <xQueueCreateCountingSemaphore+0x2e>
 8007af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	e7fe      	b.n	8007b04 <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007b06:	2202      	movs	r2, #2
 8007b08:	2100      	movs	r1, #0
 8007b0a:	f7ff ff99 	bl	8007a40 <xQueueGenericCreate>
		if( xHandle != NULL )
 8007b0e:	b100      	cbz	r0, 8007b12 <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007b10:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8007b12:	bd10      	pop	{r4, pc}

08007b14 <xQueueGenericSend>:
{
 8007b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b18:	b085      	sub	sp, #20
 8007b1a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	d07e      	beq.n	8007c1e <xQueueGenericSend+0x10a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b20:	460f      	mov	r7, r1
 8007b22:	4604      	mov	r4, r0
 8007b24:	461e      	mov	r6, r3
 8007b26:	2900      	cmp	r1, #0
 8007b28:	d069      	beq.n	8007bfe <xQueueGenericSend+0xea>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b2a:	2e02      	cmp	r6, #2
 8007b2c:	d10b      	bne.n	8007b46 <xQueueGenericSend+0x32>
 8007b2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d008      	beq.n	8007b46 <xQueueGenericSend+0x32>
 8007b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	e7fe      	b.n	8007b44 <xQueueGenericSend+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b46:	f001 f965 	bl	8008e14 <xTaskGetSchedulerState>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d070      	beq.n	8007c30 <xQueueGenericSend+0x11c>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b4e:	f1a6 0802 	sub.w	r8, r6, #2
 8007b52:	2500      	movs	r5, #0
 8007b54:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8007b58:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b5a:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8007b5e:	e007      	b.n	8007b70 <xQueueGenericSend+0x5c>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8007b60:	f001 fcfa 	bl	8009558 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8007b64:	4620      	mov	r0, r4
 8007b66:	f7ff fe8d 	bl	8007884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b6a:	f000 ffdb 	bl	8008b24 <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b6e:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8007b70:	f001 fcd0 	bl	8009514 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b74:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007b76:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007b78:	4290      	cmp	r0, r2
 8007b7a:	d365      	bcc.n	8007c48 <xQueueGenericSend+0x134>
 8007b7c:	f1b8 0f00 	cmp.w	r8, #0
 8007b80:	d162      	bne.n	8007c48 <xQueueGenericSend+0x134>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b82:	9b01      	ldr	r3, [sp, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d077      	beq.n	8007c78 <xQueueGenericSend+0x164>
				else if( xEntryTimeSet == pdFALSE )
 8007b88:	2d00      	cmp	r5, #0
 8007b8a:	d044      	beq.n	8007c16 <xQueueGenericSend+0x102>
		taskEXIT_CRITICAL();
 8007b8c:	f001 fce4 	bl	8009558 <vPortExitCritical>
		vTaskSuspendAll();
 8007b90:	f000 fe74 	bl	800887c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b94:	f001 fcbe 	bl	8009514 <vPortEnterCritical>
 8007b98:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007b9c:	2bff      	cmp	r3, #255	; 0xff
 8007b9e:	d101      	bne.n	8007ba4 <xQueueGenericSend+0x90>
 8007ba0:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8007ba4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007ba8:	2bff      	cmp	r3, #255	; 0xff
 8007baa:	d101      	bne.n	8007bb0 <xQueueGenericSend+0x9c>
 8007bac:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8007bb0:	f001 fcd2 	bl	8009558 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bb4:	a901      	add	r1, sp, #4
 8007bb6:	a802      	add	r0, sp, #8
 8007bb8:	f001 f8d8 	bl	8008d6c <xTaskCheckForTimeOut>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d15f      	bne.n	8007c80 <xQueueGenericSend+0x16c>
	taskENTER_CRITICAL();
 8007bc0:	f001 fca8 	bl	8009514 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007bc4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007bc6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d1c9      	bne.n	8007b60 <xQueueGenericSend+0x4c>
	taskEXIT_CRITICAL();
 8007bcc:	f001 fcc4 	bl	8009558 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bd0:	9901      	ldr	r1, [sp, #4]
 8007bd2:	f104 0010 	add.w	r0, r4, #16
 8007bd6:	f001 f83b 	bl	8008c50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f7ff fe52 	bl	8007884 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007be0:	f000 ffa0 	bl	8008b24 <xTaskResumeAll>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d1c2      	bne.n	8007b6e <xQueueGenericSend+0x5a>
					portYIELD_WITHIN_API();
 8007be8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007bec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bf0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007bf4:	f3bf 8f4f 	dsb	sy
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	e7b7      	b.n	8007b6e <xQueueGenericSend+0x5a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bfe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d092      	beq.n	8007b2a <xQueueGenericSend+0x16>
 8007c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	e7fe      	b.n	8007c14 <xQueueGenericSend+0x100>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c16:	a802      	add	r0, sp, #8
 8007c18:	f001 f89c 	bl	8008d54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c1c:	e7b6      	b.n	8007b8c <xQueueGenericSend+0x78>
 8007c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c22:	f383 8811 	msr	BASEPRI, r3
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007c2e:	e7fe      	b.n	8007c2e <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c30:	9b01      	ldr	r3, [sp, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d08b      	beq.n	8007b4e <xQueueGenericSend+0x3a>
 8007c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	e7fe      	b.n	8007c46 <xQueueGenericSend+0x132>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c48:	4632      	mov	r2, r6
 8007c4a:	4639      	mov	r1, r7
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f7ff fdd7 	bl	8007800 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c54:	b9db      	cbnz	r3, 8007c8e <xQueueGenericSend+0x17a>
					else if( xYieldRequired != pdFALSE )
 8007c56:	b148      	cbz	r0, 8007c6c <xQueueGenericSend+0x158>
						queueYIELD_IF_USING_PREEMPTION();
 8007c58:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c60:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007c6c:	f001 fc74 	bl	8009558 <vPortExitCritical>
				return pdPASS;
 8007c70:	2001      	movs	r0, #1
}
 8007c72:	b005      	add	sp, #20
 8007c74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8007c78:	f001 fc6e 	bl	8009558 <vPortExitCritical>
					return errQUEUE_FULL;
 8007c7c:	4640      	mov	r0, r8
 8007c7e:	e7f8      	b.n	8007c72 <xQueueGenericSend+0x15e>
			prvUnlockQueue( pxQueue );
 8007c80:	4620      	mov	r0, r4
 8007c82:	f7ff fdff 	bl	8007884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c86:	f000 ff4d 	bl	8008b24 <xTaskResumeAll>
			return errQUEUE_FULL;
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	e7f1      	b.n	8007c72 <xQueueGenericSend+0x15e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c92:	f001 f815 	bl	8008cc0 <xTaskRemoveFromEventList>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d0e8      	beq.n	8007c6c <xQueueGenericSend+0x158>
 8007c9a:	e7dd      	b.n	8007c58 <xQueueGenericSend+0x144>

08007c9c <xQueueCreateMutexStatic>:
		configASSERT( pxStaticQueue != NULL );
 8007c9c:	b179      	cbz	r1, 8007cbe <xQueueCreateMutexStatic+0x22>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007c9e:	2350      	movs	r3, #80	; 0x50
	{
 8007ca0:	b570      	push	{r4, r5, r6, lr}
 8007ca2:	b082      	sub	sp, #8
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007ca4:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007ca6:	9b01      	ldr	r3, [sp, #4]
 8007ca8:	2b50      	cmp	r3, #80	; 0x50
 8007caa:	d011      	beq.n	8007cd0 <xQueueCreateMutexStatic+0x34>
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	e7fe      	b.n	8007cbc <xQueueCreateMutexStatic+0x20>
 8007cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc2:	f383 8811 	msr	BASEPRI, r3
 8007cc6:	f3bf 8f6f 	isb	sy
 8007cca:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8007cce:	e7fe      	b.n	8007cce <xQueueCreateMutexStatic+0x32>
 8007cd0:	460c      	mov	r4, r1
	pxNewQueue->uxItemSize = uxItemSize;
 8007cd2:	2600      	movs	r6, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4605      	mov	r5, r0
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007cd8:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007cda:	4620      	mov	r0, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007cdc:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ce0:	9a01      	ldr	r2, [sp, #4]
	pxNewQueue->uxItemSize = uxItemSize;
 8007ce2:	e9c4 160f 	strd	r1, r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007ce6:	f7ff fe13 	bl	8007910 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007cea:	4633      	mov	r3, r6
 8007cec:	4632      	mov	r2, r6
 8007cee:	4631      	mov	r1, r6
 8007cf0:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8007cf2:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007cf6:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007cf8:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007cfa:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007cfc:	f7ff ff0a 	bl	8007b14 <xQueueGenericSend>
	}
 8007d00:	4620      	mov	r0, r4
 8007d02:	b002      	add	sp, #8
 8007d04:	bd70      	pop	{r4, r5, r6, pc}
 8007d06:	bf00      	nop

08007d08 <xQueueGiveMutexRecursive>:
	{
 8007d08:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8007d0a:	b138      	cbz	r0, 8007d1c <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007d0c:	6885      	ldr	r5, [r0, #8]
 8007d0e:	4604      	mov	r4, r0
 8007d10:	f001 f87a 	bl	8008e08 <xTaskGetCurrentTaskHandle>
 8007d14:	4285      	cmp	r5, r0
 8007d16:	d00a      	beq.n	8007d2e <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8007d18:	2000      	movs	r0, #0
	}
 8007d1a:	bd38      	pop	{r3, r4, r5, pc}
 8007d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d20:	f383 8811 	msr	BASEPRI, r3
 8007d24:	f3bf 8f6f 	isb	sy
 8007d28:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8007d2c:	e7fe      	b.n	8007d2c <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007d2e:	68e3      	ldr	r3, [r4, #12]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007d34:	b10b      	cbz	r3, 8007d3a <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8007d36:	2001      	movs	r0, #1
	}
 8007d38:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f7ff fee8 	bl	8007b14 <xQueueGenericSend>
			xReturn = pdPASS;
 8007d44:	2001      	movs	r0, #1
	}
 8007d46:	bd38      	pop	{r3, r4, r5, pc}

08007d48 <xQueueCreateMutex>:
	{
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	4605      	mov	r5, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007d4c:	2050      	movs	r0, #80	; 0x50
 8007d4e:	f001 fd5d 	bl	800980c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007d52:	4604      	mov	r4, r0
 8007d54:	b198      	cbz	r0, 8007d7e <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007d56:	2600      	movs	r6, #0
	pxNewQueue->uxLength = uxQueueLength;
 8007d58:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007d5a:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007d5c:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8007d60:	e9c0 160f 	strd	r1, r6, [r0, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007d64:	f7ff fdd4 	bl	8007910 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007d68:	4633      	mov	r3, r6
 8007d6a:	4632      	mov	r2, r6
 8007d6c:	4631      	mov	r1, r6
 8007d6e:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8007d70:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d74:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007d76:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007d78:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007d7a:	f7ff fecb 	bl	8007b14 <xQueueGenericSend>
	}
 8007d7e:	4620      	mov	r0, r4
 8007d80:	bd70      	pop	{r4, r5, r6, pc}
 8007d82:	bf00      	nop

08007d84 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d04e      	beq.n	8007e26 <xQueueGenericSendFromISR+0xa2>
{
 8007d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d8c:	460e      	mov	r6, r1
 8007d8e:	4604      	mov	r4, r0
 8007d90:	4617      	mov	r7, r2
 8007d92:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d94:	b339      	cbz	r1, 8007de6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d96:	2d02      	cmp	r5, #2
 8007d98:	d10b      	bne.n	8007db2 <xQueueGenericSendFromISR+0x2e>
 8007d9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d008      	beq.n	8007db2 <xQueueGenericSendFromISR+0x2e>
 8007da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da4:	f383 8811 	msr	BASEPRI, r3
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	e7fe      	b.n	8007db0 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007db2:	f001 fccb 	bl	800974c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007db6:	f3ef 8811 	mrs	r8, BASEPRI
 8007dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dbe:	f383 8811 	msr	BASEPRI, r3
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007dca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007dcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d315      	bcc.n	8007dfe <xQueueGenericSendFromISR+0x7a>
 8007dd2:	f1a5 0002 	sub.w	r0, r5, #2
 8007dd6:	fab0 f080 	clz	r0, r0
 8007dda:	0940      	lsrs	r0, r0, #5
 8007ddc:	b978      	cbnz	r0, 8007dfe <xQueueGenericSendFromISR+0x7a>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007dde:	f388 8811 	msr	BASEPRI, r8
}
 8007de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007de6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d0d4      	beq.n	8007d96 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	e7fe      	b.n	8007dfc <xQueueGenericSendFromISR+0x78>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007dfe:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e00:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e04:	4631      	mov	r1, r6
 8007e06:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e08:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e0c:	f7ff fcf8 	bl	8007800 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007e10:	1c6b      	adds	r3, r5, #1
 8007e12:	d011      	beq.n	8007e38 <xQueueGenericSendFromISR+0xb4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e14:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8007e16:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e18:	b25b      	sxtb	r3, r3
 8007e1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8007e1e:	f388 8811 	msr	BASEPRI, r8
}
 8007e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8007e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2a:	f383 8811 	msr	BASEPRI, r3
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007e36:	e7fe      	b.n	8007e36 <xQueueGenericSendFromISR+0xb2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e3a:	b90b      	cbnz	r3, 8007e40 <xQueueGenericSendFromISR+0xbc>
			xReturn = pdPASS;
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	e7ce      	b.n	8007dde <xQueueGenericSendFromISR+0x5a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e40:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e44:	f000 ff3c 	bl	8008cc0 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d0f7      	beq.n	8007e3c <xQueueGenericSendFromISR+0xb8>
 8007e4c:	2f00      	cmp	r7, #0
 8007e4e:	d0f5      	beq.n	8007e3c <xQueueGenericSendFromISR+0xb8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e50:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8007e52:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e54:	603b      	str	r3, [r7, #0]
 8007e56:	e7c2      	b.n	8007dde <xQueueGenericSendFromISR+0x5a>

08007e58 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8007e58:	b360      	cbz	r0, 8007eb4 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e5a:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8007e5c:	b570      	push	{r4, r5, r6, lr}
 8007e5e:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e60:	b143      	cbz	r3, 8007e74 <xQueueGiveFromISR+0x1c>
 8007e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	e7fe      	b.n	8007e72 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007e74:	6803      	ldr	r3, [r0, #0]
 8007e76:	460d      	mov	r5, r1
 8007e78:	b32b      	cbz	r3, 8007ec6 <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e7a:	f001 fc67 	bl	800974c <vPortValidateInterruptPriority>
	__asm volatile
 8007e7e:	f3ef 8611 	mrs	r6, BASEPRI
 8007e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007e94:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d921      	bls.n	8007ede <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e9a:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e9e:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8007ea0:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ea2:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ea4:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8007ea6:	d01e      	beq.n	8007ee6 <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ea8:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8007eaa:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007eac:	b25b      	sxtb	r3, r3
 8007eae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007eb2:	e015      	b.n	8007ee0 <xQueueGiveFromISR+0x88>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007ec4:	e7fe      	b.n	8007ec4 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007ec6:	6883      	ldr	r3, [r0, #8]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d0d6      	beq.n	8007e7a <xQueueGiveFromISR+0x22>
 8007ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed0:	f383 8811 	msr	BASEPRI, r3
 8007ed4:	f3bf 8f6f 	isb	sy
 8007ed8:	f3bf 8f4f 	dsb	sy
 8007edc:	e7fe      	b.n	8007edc <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8007ede:	2000      	movs	r0, #0
	__asm volatile
 8007ee0:	f386 8811 	msr	BASEPRI, r6
}
 8007ee4:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ee8:	b90b      	cbnz	r3, 8007eee <xQueueGiveFromISR+0x96>
			xReturn = pdPASS;
 8007eea:	2001      	movs	r0, #1
 8007eec:	e7f8      	b.n	8007ee0 <xQueueGiveFromISR+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007eee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007ef2:	f000 fee5 	bl	8008cc0 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007ef6:	2d00      	cmp	r5, #0
 8007ef8:	d0f7      	beq.n	8007eea <xQueueGiveFromISR+0x92>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d0f5      	beq.n	8007eea <xQueueGiveFromISR+0x92>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007efe:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8007f00:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f02:	602b      	str	r3, [r5, #0]
 8007f04:	e7ec      	b.n	8007ee0 <xQueueGiveFromISR+0x88>
 8007f06:	bf00      	nop

08007f08 <xQueueReceive>:
{
 8007f08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f0c:	b085      	sub	sp, #20
 8007f0e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007f10:	2800      	cmp	r0, #0
 8007f12:	f000 80a0 	beq.w	8008056 <xQueueReceive+0x14e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f16:	460d      	mov	r5, r1
 8007f18:	4604      	mov	r4, r0
 8007f1a:	2900      	cmp	r1, #0
 8007f1c:	d047      	beq.n	8007fae <xQueueReceive+0xa6>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f1e:	f000 ff79 	bl	8008e14 <xTaskGetSchedulerState>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d04f      	beq.n	8007fc6 <xQueueReceive+0xbe>
		taskENTER_CRITICAL();
 8007f26:	f001 faf5 	bl	8009514 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f2a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f2c:	2e00      	cmp	r6, #0
 8007f2e:	d17d      	bne.n	800802c <xQueueReceive+0x124>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f30:	9b01      	ldr	r3, [sp, #4]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d035      	beq.n	8007fa2 <xQueueReceive+0x9a>
		prvLockQueue( pxQueue );
 8007f36:	4637      	mov	r7, r6
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f38:	f104 0824 	add.w	r8, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8007f3c:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f40:	a802      	add	r0, sp, #8
 8007f42:	f000 ff07 	bl	8008d54 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007f46:	f001 fb07 	bl	8009558 <vPortExitCritical>
		vTaskSuspendAll();
 8007f4a:	f000 fc97 	bl	800887c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f4e:	f001 fae1 	bl	8009514 <vPortEnterCritical>
 8007f52:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007f56:	2bff      	cmp	r3, #255	; 0xff
 8007f58:	d101      	bne.n	8007f5e <xQueueReceive+0x56>
 8007f5a:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8007f5e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007f62:	2bff      	cmp	r3, #255	; 0xff
 8007f64:	d101      	bne.n	8007f6a <xQueueReceive+0x62>
 8007f66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f6a:	f001 faf5 	bl	8009558 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f6e:	a901      	add	r1, sp, #4
 8007f70:	a802      	add	r0, sp, #8
 8007f72:	f000 fefb 	bl	8008d6c <xTaskCheckForTimeOut>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d131      	bne.n	8007fde <xQueueReceive+0xd6>
	taskENTER_CRITICAL();
 8007f7a:	f001 facb 	bl	8009514 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007f7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d039      	beq.n	8007ff8 <xQueueReceive+0xf0>
	taskEXIT_CRITICAL();
 8007f84:	f001 fae8 	bl	8009558 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f7ff fc7b 	bl	8007884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f8e:	f000 fdc9 	bl	8008b24 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8007f92:	f001 fabf 	bl	8009514 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f96:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f98:	2e00      	cmp	r6, #0
 8007f9a:	d147      	bne.n	800802c <xQueueReceive+0x124>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f9c:	9b01      	ldr	r3, [sp, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1d1      	bne.n	8007f46 <xQueueReceive+0x3e>
					taskEXIT_CRITICAL();
 8007fa2:	f001 fad9 	bl	8009558 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007fa6:	2000      	movs	r0, #0
}
 8007fa8:	b005      	add	sp, #20
 8007faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d0b4      	beq.n	8007f1e <xQueueReceive+0x16>
	__asm volatile
 8007fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb8:	f383 8811 	msr	BASEPRI, r3
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f3bf 8f4f 	dsb	sy
 8007fc4:	e7fe      	b.n	8007fc4 <xQueueReceive+0xbc>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fc6:	9b01      	ldr	r3, [sp, #4]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d0ac      	beq.n	8007f26 <xQueueReceive+0x1e>
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	e7fe      	b.n	8007fdc <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f7ff fc50 	bl	8007884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fe4:	f000 fd9e 	bl	8008b24 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8007fe8:	f001 fa94 	bl	8009514 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007fec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d0d7      	beq.n	8007fa2 <xQueueReceive+0x9a>
	taskEXIT_CRITICAL();
 8007ff2:	f001 fab1 	bl	8009558 <vPortExitCritical>
 8007ff6:	e7cc      	b.n	8007f92 <xQueueReceive+0x8a>
 8007ff8:	f001 faae 	bl	8009558 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ffc:	9901      	ldr	r1, [sp, #4]
 8007ffe:	4640      	mov	r0, r8
 8008000:	f000 fe26 	bl	8008c50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008004:	4620      	mov	r0, r4
 8008006:	f7ff fc3d 	bl	8007884 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800800a:	f000 fd8b 	bl	8008b24 <xTaskResumeAll>
 800800e:	2800      	cmp	r0, #0
 8008010:	d1bf      	bne.n	8007f92 <xQueueReceive+0x8a>
					portYIELD_WITHIN_API();
 8008012:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008016:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8008022:	f001 fa77 	bl	8009514 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008026:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008028:	2e00      	cmp	r6, #0
 800802a:	d0b7      	beq.n	8007f9c <xQueueReceive+0x94>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800802c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800802e:	b152      	cbz	r2, 8008046 <xQueueReceive+0x13e>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008030:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008032:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008034:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008036:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008038:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800803a:	d301      	bcc.n	8008040 <xQueueReceive+0x138>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800803c:	6821      	ldr	r1, [r4, #0]
 800803e:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008040:	4628      	mov	r0, r5
 8008042:	f009 fab4 	bl	80115ae <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008046:	3e01      	subs	r6, #1
 8008048:	63a6      	str	r6, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800804a:	6923      	ldr	r3, [r4, #16]
 800804c:	b963      	cbnz	r3, 8008068 <xQueueReceive+0x160>
				taskEXIT_CRITICAL();
 800804e:	f001 fa83 	bl	8009558 <vPortExitCritical>
				return pdPASS;
 8008052:	2001      	movs	r0, #1
 8008054:	e7a8      	b.n	8007fa8 <xQueueReceive+0xa0>
 8008056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008066:	e7fe      	b.n	8008066 <xQueueReceive+0x15e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008068:	f104 0010 	add.w	r0, r4, #16
 800806c:	f000 fe28 	bl	8008cc0 <xTaskRemoveFromEventList>
 8008070:	2800      	cmp	r0, #0
 8008072:	d0ec      	beq.n	800804e <xQueueReceive+0x146>
						queueYIELD_IF_USING_PREEMPTION();
 8008074:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008078:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800807c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	e7e1      	b.n	800804e <xQueueReceive+0x146>
 800808a:	bf00      	nop

0800808c <xQueueSemaphoreTake>:
{
 800808c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800808e:	b085      	sub	sp, #20
 8008090:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008092:	2800      	cmp	r0, #0
 8008094:	d055      	beq.n	8008142 <xQueueSemaphoreTake+0xb6>
	configASSERT( pxQueue->uxItemSize == 0 );
 8008096:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8008098:	4604      	mov	r4, r0
 800809a:	b146      	cbz	r6, 80080ae <xQueueSemaphoreTake+0x22>
 800809c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	e7fe      	b.n	80080ac <xQueueSemaphoreTake+0x20>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080ae:	f000 feb1 	bl	8008e14 <xTaskGetSchedulerState>
 80080b2:	4605      	mov	r5, r0
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d04d      	beq.n	8008154 <xQueueSemaphoreTake+0xc8>
 80080b8:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 80080ba:	f001 fa2b 	bl	8009514 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80080be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 80080c0:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80080c2:	bb8b      	cbnz	r3, 8008128 <xQueueSemaphoreTake+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80080c4:	9b01      	ldr	r3, [sp, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 809b 	beq.w	8008202 <xQueueSemaphoreTake+0x176>
				else if( xEntryTimeSet == pdFALSE )
 80080cc:	2d00      	cmp	r5, #0
 80080ce:	d059      	beq.n	8008184 <xQueueSemaphoreTake+0xf8>
		taskEXIT_CRITICAL();
 80080d0:	f001 fa42 	bl	8009558 <vPortExitCritical>
		vTaskSuspendAll();
 80080d4:	f000 fbd2 	bl	800887c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080d8:	f001 fa1c 	bl	8009514 <vPortEnterCritical>
 80080dc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80080e0:	2bff      	cmp	r3, #255	; 0xff
 80080e2:	d101      	bne.n	80080e8 <xQueueSemaphoreTake+0x5c>
 80080e4:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 80080e8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80080ec:	2bff      	cmp	r3, #255	; 0xff
 80080ee:	d101      	bne.n	80080f4 <xQueueSemaphoreTake+0x68>
 80080f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80080f4:	f001 fa30 	bl	8009558 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080f8:	a901      	add	r1, sp, #4
 80080fa:	a802      	add	r0, sp, #8
 80080fc:	f000 fe36 	bl	8008d6c <xTaskCheckForTimeOut>
 8008100:	2800      	cmp	r0, #0
 8008102:	d133      	bne.n	800816c <xQueueSemaphoreTake+0xe0>
	taskENTER_CRITICAL();
 8008104:	f001 fa06 	bl	8009514 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008108:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800810a:	2b00      	cmp	r3, #0
 800810c:	d03e      	beq.n	800818c <xQueueSemaphoreTake+0x100>
	taskEXIT_CRITICAL();
 800810e:	f001 fa23 	bl	8009558 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8008112:	4620      	mov	r0, r4
 8008114:	f7ff fbb6 	bl	8007884 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008118:	f000 fd04 	bl	8008b24 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800811c:	f001 f9fa 	bl	8009514 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008120:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008122:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008124:	2b00      	cmp	r3, #0
 8008126:	d0cd      	beq.n	80080c4 <xQueueSemaphoreTake+0x38>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008128:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800812a:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800812c:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800812e:	2a00      	cmp	r2, #0
 8008130:	f000 8083 	beq.w	800823a <xQueueSemaphoreTake+0x1ae>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008134:	6923      	ldr	r3, [r4, #16]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d16e      	bne.n	8008218 <xQueueSemaphoreTake+0x18c>
				return pdPASS;
 800813a:	2601      	movs	r6, #1
				taskEXIT_CRITICAL();
 800813c:	f001 fa0c 	bl	8009558 <vPortExitCritical>
				return pdPASS;
 8008140:	e042      	b.n	80081c8 <xQueueSemaphoreTake+0x13c>
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008152:	e7fe      	b.n	8008152 <xQueueSemaphoreTake+0xc6>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d039      	beq.n	80081ce <xQueueSemaphoreTake+0x142>
 800815a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800815e:	f383 8811 	msr	BASEPRI, r3
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	e7fe      	b.n	800816a <xQueueSemaphoreTake+0xde>
			prvUnlockQueue( pxQueue );
 800816c:	4620      	mov	r0, r4
 800816e:	f7ff fb89 	bl	8007884 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008172:	f000 fcd7 	bl	8008b24 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008176:	f001 f9cd 	bl	8009514 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800817a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800817c:	b30b      	cbz	r3, 80081c2 <xQueueSemaphoreTake+0x136>
	taskEXIT_CRITICAL();
 800817e:	f001 f9eb 	bl	8009558 <vPortExitCritical>
	return xReturn;
 8008182:	e7cb      	b.n	800811c <xQueueSemaphoreTake+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008184:	a802      	add	r0, sp, #8
 8008186:	f000 fde5 	bl	8008d54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800818a:	e7a1      	b.n	80080d0 <xQueueSemaphoreTake+0x44>
	taskEXIT_CRITICAL();
 800818c:	f001 f9e4 	bl	8009558 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008190:	6823      	ldr	r3, [r4, #0]
 8008192:	b36b      	cbz	r3, 80081f0 <xQueueSemaphoreTake+0x164>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008194:	9901      	ldr	r1, [sp, #4]
 8008196:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800819a:	f000 fd59 	bl	8008c50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800819e:	4620      	mov	r0, r4
 80081a0:	f7ff fb70 	bl	8007884 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80081a4:	f000 fcbe 	bl	8008b24 <xTaskResumeAll>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d1b7      	bne.n	800811c <xQueueSemaphoreTake+0x90>
					portYIELD_WITHIN_API();
 80081ac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80081b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	e7ac      	b.n	800811c <xQueueSemaphoreTake+0x90>
	taskEXIT_CRITICAL();
 80081c2:	f001 f9c9 	bl	8009558 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 80081c6:	b926      	cbnz	r6, 80081d2 <xQueueSemaphoreTake+0x146>
}
 80081c8:	4630      	mov	r0, r6
 80081ca:	b005      	add	sp, #20
 80081cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ce:	4606      	mov	r6, r0
 80081d0:	e773      	b.n	80080ba <xQueueSemaphoreTake+0x2e>
						taskENTER_CRITICAL();
 80081d2:	f001 f99f 	bl	8009514 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80081d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80081d8:	b119      	cbz	r1, 80081e2 <xQueueSemaphoreTake+0x156>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80081da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80081dc:	6819      	ldr	r1, [r3, #0]
 80081de:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80081e2:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 80081e4:	2600      	movs	r6, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80081e6:	f000 feb1 	bl	8008f4c <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80081ea:	f001 f9b5 	bl	8009558 <vPortExitCritical>
 80081ee:	e7eb      	b.n	80081c8 <xQueueSemaphoreTake+0x13c>
						taskENTER_CRITICAL();
 80081f0:	f001 f990 	bl	8009514 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80081f4:	68a0      	ldr	r0, [r4, #8]
 80081f6:	f000 fe1d 	bl	8008e34 <xTaskPriorityInherit>
 80081fa:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 80081fc:	f001 f9ac 	bl	8009558 <vPortExitCritical>
 8008200:	e7c8      	b.n	8008194 <xQueueSemaphoreTake+0x108>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008202:	2e00      	cmp	r6, #0
 8008204:	d0f1      	beq.n	80081ea <xQueueSemaphoreTake+0x15e>
 8008206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820a:	f383 8811 	msr	BASEPRI, r3
 800820e:	f3bf 8f6f 	isb	sy
 8008212:	f3bf 8f4f 	dsb	sy
 8008216:	e7fe      	b.n	8008216 <xQueueSemaphoreTake+0x18a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008218:	f104 0010 	add.w	r0, r4, #16
 800821c:	f000 fd50 	bl	8008cc0 <xTaskRemoveFromEventList>
 8008220:	2800      	cmp	r0, #0
 8008222:	d08a      	beq.n	800813a <xQueueSemaphoreTake+0xae>
						queueYIELD_IF_USING_PREEMPTION();
 8008224:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800822c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	e77f      	b.n	800813a <xQueueSemaphoreTake+0xae>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800823a:	f000 fedb 	bl	8008ff4 <pvTaskIncrementMutexHeldCount>
 800823e:	60a0      	str	r0, [r4, #8]
 8008240:	e778      	b.n	8008134 <xQueueSemaphoreTake+0xa8>
 8008242:	bf00      	nop

08008244 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8008244:	b1a8      	cbz	r0, 8008272 <xQueueTakeMutexRecursive+0x2e>
	{
 8008246:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008248:	6886      	ldr	r6, [r0, #8]
 800824a:	4604      	mov	r4, r0
 800824c:	460d      	mov	r5, r1
 800824e:	f000 fddb 	bl	8008e08 <xTaskGetCurrentTaskHandle>
 8008252:	4286      	cmp	r6, r0
 8008254:	d008      	beq.n	8008268 <xQueueTakeMutexRecursive+0x24>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008256:	4629      	mov	r1, r5
 8008258:	4620      	mov	r0, r4
 800825a:	f7ff ff17 	bl	800808c <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800825e:	b110      	cbz	r0, 8008266 <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008260:	68e3      	ldr	r3, [r4, #12]
 8008262:	3301      	adds	r3, #1
 8008264:	60e3      	str	r3, [r4, #12]
	}
 8008266:	bd70      	pop	{r4, r5, r6, pc}
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008268:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 800826a:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800826c:	4403      	add	r3, r0
 800826e:	60e3      	str	r3, [r4, #12]
	}
 8008270:	bd70      	pop	{r4, r5, r6, pc}
 8008272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8008282:	e7fe      	b.n	8008282 <xQueueTakeMutexRecursive+0x3e>

08008284 <xQueueReceiveFromISR>:
{
 8008284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008288:	b310      	cbz	r0, 80082d0 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800828a:	460e      	mov	r6, r1
 800828c:	4604      	mov	r4, r0
 800828e:	4617      	mov	r7, r2
 8008290:	b191      	cbz	r1, 80082b8 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008292:	f001 fa5b 	bl	800974c <vPortValidateInterruptPriority>
	__asm volatile
 8008296:	f3ef 8911 	mrs	r9, BASEPRI
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082aa:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082ac:	b9cd      	cbnz	r5, 80082e2 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 80082ae:	4628      	mov	r0, r5
	__asm volatile
 80082b0:	f389 8811 	msr	BASEPRI, r9
}
 80082b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082b8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d0e9      	beq.n	8008292 <xQueueReceiveFromISR+0xe>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	e7fe      	b.n	80082ce <xQueueReceiveFromISR+0x4a>
 80082d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80082e0:	e7fe      	b.n	80082e0 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 80082e2:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 80082e8:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082ec:	b142      	cbz	r2, 8008300 <xQueueReceiveFromISR+0x7c>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082ee:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082f0:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082f2:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082f4:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082f6:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082f8:	d215      	bcs.n	8008326 <xQueueReceiveFromISR+0xa2>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082fa:	4630      	mov	r0, r6
 80082fc:	f009 f957 	bl	80115ae <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008300:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8008302:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008306:	63a5      	str	r5, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8008308:	d009      	beq.n	800831e <xQueueReceiveFromISR+0x9a>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800830a:	f108 0301 	add.w	r3, r8, #1
			xReturn = pdPASS;
 800830e:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008310:	b25b      	sxtb	r3, r3
 8008312:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	__asm volatile
 8008316:	f389 8811 	msr	BASEPRI, r9
}
 800831a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800831e:	6923      	ldr	r3, [r4, #16]
 8008320:	b923      	cbnz	r3, 800832c <xQueueReceiveFromISR+0xa8>
			xReturn = pdPASS;
 8008322:	2001      	movs	r0, #1
 8008324:	e7c4      	b.n	80082b0 <xQueueReceiveFromISR+0x2c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008326:	6821      	ldr	r1, [r4, #0]
 8008328:	60e1      	str	r1, [r4, #12]
 800832a:	e7e6      	b.n	80082fa <xQueueReceiveFromISR+0x76>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800832c:	f104 0010 	add.w	r0, r4, #16
 8008330:	f000 fcc6 	bl	8008cc0 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8008334:	2f00      	cmp	r7, #0
 8008336:	d0f4      	beq.n	8008322 <xQueueReceiveFromISR+0x9e>
 8008338:	2800      	cmp	r0, #0
 800833a:	d0f2      	beq.n	8008322 <xQueueReceiveFromISR+0x9e>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800833c:	2301      	movs	r3, #1
			xReturn = pdPASS;
 800833e:	4618      	mov	r0, r3
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008340:	603b      	str	r3, [r7, #0]
 8008342:	e7b5      	b.n	80082b0 <xQueueReceiveFromISR+0x2c>

08008344 <vQueueDelete>:
	configASSERT( pxQueue );
 8008344:	b180      	cbz	r0, 8008368 <vQueueDelete+0x24>
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008346:	2300      	movs	r3, #0
{
 8008348:	b410      	push	{r4}
 800834a:	4c12      	ldr	r4, [pc, #72]	; (8008394 <vQueueDelete+0x50>)
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800834c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
 8008350:	6851      	ldr	r1, [r2, #4]
 8008352:	4288      	cmp	r0, r1
 8008354:	d015      	beq.n	8008382 <vQueueDelete+0x3e>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008356:	3301      	adds	r3, #1
 8008358:	2b08      	cmp	r3, #8
 800835a:	d1f7      	bne.n	800834c <vQueueDelete+0x8>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800835c:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8008360:	b15b      	cbz	r3, 800837a <vQueueDelete+0x36>
}
 8008362:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008366:	4770      	bx	lr
	__asm volatile
 8008368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836c:	f383 8811 	msr	BASEPRI, r3
 8008370:	f3bf 8f6f 	isb	sy
 8008374:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008378:	e7fe      	b.n	8008378 <vQueueDelete+0x34>
}
 800837a:	f85d 4b04 	ldr.w	r4, [sp], #4
			vPortFree( pxQueue );
 800837e:	f001 badb 	b.w	8009938 <vPortFree>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008382:	2100      	movs	r1, #0
 8008384:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008388:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800838c:	6051      	str	r1, [r2, #4]
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e7      	bne.n	8008362 <vQueueDelete+0x1e>
 8008392:	e7f2      	b.n	800837a <vQueueDelete+0x36>
 8008394:	24001cf4 	.word	0x24001cf4

08008398 <vQueueAddToRegistry>:
	{
 8008398:	b410      	push	{r4}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800839a:	2300      	movs	r3, #0
 800839c:	4c08      	ldr	r4, [pc, #32]	; (80083c0 <vQueueAddToRegistry+0x28>)
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800839e:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 80083a2:	b12a      	cbz	r2, 80083b0 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083a4:	3301      	adds	r3, #1
 80083a6:	2b08      	cmp	r3, #8
 80083a8:	d1f9      	bne.n	800839e <vQueueAddToRegistry+0x6>
	}
 80083aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083ae:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 80083b0:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80083b4:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
	}
 80083b8:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].xHandle = xQueue;
 80083bc:	6050      	str	r0, [r2, #4]
	}
 80083be:	4770      	bx	lr
 80083c0:	24001cf4 	.word	0x24001cf4

080083c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083c4:	b570      	push	{r4, r5, r6, lr}
 80083c6:	4604      	mov	r4, r0
 80083c8:	460e      	mov	r6, r1
 80083ca:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80083cc:	f001 f8a2 	bl	8009514 <vPortEnterCritical>
 80083d0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80083d4:	2bff      	cmp	r3, #255	; 0xff
 80083d6:	d102      	bne.n	80083de <vQueueWaitForMessageRestricted+0x1a>
 80083d8:	2300      	movs	r3, #0
 80083da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80083de:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80083e2:	2bff      	cmp	r3, #255	; 0xff
 80083e4:	d102      	bne.n	80083ec <vQueueWaitForMessageRestricted+0x28>
 80083e6:	2300      	movs	r3, #0
 80083e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80083ec:	f001 f8b4 	bl	8009558 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80083f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083f2:	b123      	cbz	r3, 80083fe <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80083f4:	4620      	mov	r0, r4
	}
 80083f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80083fa:	f7ff ba43 	b.w	8007884 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80083fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008402:	462a      	mov	r2, r5
 8008404:	4631      	mov	r1, r6
 8008406:	f000 fc3d 	bl	8008c84 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 800840a:	4620      	mov	r0, r4
	}
 800840c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8008410:	f7ff ba38 	b.w	8007884 <prvUnlockQueue>

08008414 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008418:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800841a:	f001 f87b 	bl	8009514 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800841e:	4a34      	ldr	r2, [pc, #208]	; (80084f0 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8008420:	4e34      	ldr	r6, [pc, #208]	; (80084f4 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	3301      	adds	r3, #1
 8008426:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008428:	6833      	ldr	r3, [r6, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d032      	beq.n	8008494 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800842e:	4c32      	ldr	r4, [pc, #200]	; (80084f8 <prvAddNewTaskToReadyList+0xe4>)
 8008430:	6823      	ldr	r3, [r4, #0]
 8008432:	b33b      	cbz	r3, 8008484 <prvAddNewTaskToReadyList+0x70>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008434:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8008436:	4f31      	ldr	r7, [pc, #196]	; (80084fc <prvAddNewTaskToReadyList+0xe8>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008438:	4a31      	ldr	r2, [pc, #196]	; (8008500 <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800843a:	4932      	ldr	r1, [pc, #200]	; (8008504 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 800843c:	6813      	ldr	r3, [r2, #0]
 800843e:	3301      	adds	r3, #1
 8008440:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008442:	646b      	str	r3, [r5, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8008444:	680b      	ldr	r3, [r1, #0]
 8008446:	4283      	cmp	r3, r0
 8008448:	d200      	bcs.n	800844c <prvAddNewTaskToReadyList+0x38>
 800844a:	6008      	str	r0, [r1, #0]
 800844c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008450:	1d29      	adds	r1, r5, #4
 8008452:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8008456:	f7ff f997 	bl	8007788 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800845a:	f001 f87d 	bl	8009558 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	b173      	cbz	r3, 8008480 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008462:	6832      	ldr	r2, [r6, #0]
 8008464:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008466:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008468:	429a      	cmp	r2, r3
 800846a:	d209      	bcs.n	8008480 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800846c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008474:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008484:	6833      	ldr	r3, [r6, #0]
 8008486:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8008488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800848a:	4f1c      	ldr	r7, [pc, #112]	; (80084fc <prvAddNewTaskToReadyList+0xe8>)
 800848c:	4283      	cmp	r3, r0
 800848e:	d8d3      	bhi.n	8008438 <prvAddNewTaskToReadyList+0x24>
					pxCurrentTCB = pxNewTCB;
 8008490:	6035      	str	r5, [r6, #0]
 8008492:	e7d1      	b.n	8008438 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8008494:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008496:	6813      	ldr	r3, [r2, #0]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d003      	beq.n	80084a4 <prvAddNewTaskToReadyList+0x90>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800849c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800849e:	4f17      	ldr	r7, [pc, #92]	; (80084fc <prvAddNewTaskToReadyList+0xe8>)
 80084a0:	4c15      	ldr	r4, [pc, #84]	; (80084f8 <prvAddNewTaskToReadyList+0xe4>)
 80084a2:	e7c9      	b.n	8008438 <prvAddNewTaskToReadyList+0x24>
 80084a4:	4f15      	ldr	r7, [pc, #84]	; (80084fc <prvAddNewTaskToReadyList+0xe8>)
 80084a6:	463c      	mov	r4, r7
 80084a8:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084ac:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084ae:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084b0:	f7ff f95a 	bl	8007768 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084b4:	45a0      	cmp	r8, r4
 80084b6:	d1f9      	bne.n	80084ac <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084b8:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800851c <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 80084bc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8008520 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList1 );
 80084c0:	4648      	mov	r0, r9
 80084c2:	4c0d      	ldr	r4, [pc, #52]	; (80084f8 <prvAddNewTaskToReadyList+0xe4>)
 80084c4:	f7ff f950 	bl	8007768 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084c8:	4640      	mov	r0, r8
 80084ca:	f7ff f94d 	bl	8007768 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084ce:	480e      	ldr	r0, [pc, #56]	; (8008508 <prvAddNewTaskToReadyList+0xf4>)
 80084d0:	f7ff f94a 	bl	8007768 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084d4:	480d      	ldr	r0, [pc, #52]	; (800850c <prvAddNewTaskToReadyList+0xf8>)
 80084d6:	f7ff f947 	bl	8007768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084da:	480d      	ldr	r0, [pc, #52]	; (8008510 <prvAddNewTaskToReadyList+0xfc>)
 80084dc:	f7ff f944 	bl	8007768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084e0:	4b0c      	ldr	r3, [pc, #48]	; (8008514 <prvAddNewTaskToReadyList+0x100>)
		prvAddTaskToReadyList( pxNewTCB );
 80084e2:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 80084e4:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80084e8:	4b0b      	ldr	r3, [pc, #44]	; (8008518 <prvAddNewTaskToReadyList+0x104>)
 80084ea:	f8c3 8000 	str.w	r8, [r3]
}
 80084ee:	e7a3      	b.n	8008438 <prvAddNewTaskToReadyList+0x24>
 80084f0:	240021a0 	.word	0x240021a0
 80084f4:	24001d34 	.word	0x24001d34
 80084f8:	240021fc 	.word	0x240021fc
 80084fc:	24001d40 	.word	0x24001d40
 8008500:	240021ac 	.word	0x240021ac
 8008504:	240021b0 	.word	0x240021b0
 8008508:	240021e8 	.word	0x240021e8
 800850c:	24002214 	.word	0x24002214
 8008510:	24002200 	.word	0x24002200
 8008514:	24001d38 	.word	0x24001d38
 8008518:	24001d3c 	.word	0x24001d3c
 800851c:	240021b4 	.word	0x240021b4
 8008520:	240021c8 	.word	0x240021c8

08008524 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008526:	4b15      	ldr	r3, [pc, #84]	; (800857c <prvAddCurrentTaskToDelayedList+0x58>)
{
 8008528:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800852a:	4e15      	ldr	r6, [pc, #84]	; (8008580 <prvAddCurrentTaskToDelayedList+0x5c>)
{
 800852c:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 800852e:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008530:	6833      	ldr	r3, [r6, #0]
 8008532:	1d18      	adds	r0, r3, #4
 8008534:	f7ff f950 	bl	80077d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008538:	1c63      	adds	r3, r4, #1
 800853a:	d100      	bne.n	800853e <prvAddCurrentTaskToDelayedList+0x1a>
 800853c:	b9bf      	cbnz	r7, 800856e <prvAddCurrentTaskToDelayedList+0x4a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800853e:	192d      	adds	r5, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008540:	6833      	ldr	r3, [r6, #0]
 8008542:	605d      	str	r5, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8008544:	d307      	bcc.n	8008556 <prvAddCurrentTaskToDelayedList+0x32>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008546:	4b0f      	ldr	r3, [pc, #60]	; (8008584 <prvAddCurrentTaskToDelayedList+0x60>)
 8008548:	6818      	ldr	r0, [r3, #0]
 800854a:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800854c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008550:	3104      	adds	r1, #4
 8008552:	f7ff b929 	b.w	80077a8 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008556:	4b0c      	ldr	r3, [pc, #48]	; (8008588 <prvAddCurrentTaskToDelayedList+0x64>)
 8008558:	6818      	ldr	r0, [r3, #0]
 800855a:	6831      	ldr	r1, [r6, #0]
 800855c:	3104      	adds	r1, #4
 800855e:	f7ff f923 	bl	80077a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008562:	4b0a      	ldr	r3, [pc, #40]	; (800858c <prvAddCurrentTaskToDelayedList+0x68>)
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	42aa      	cmp	r2, r5
 8008568:	d900      	bls.n	800856c <prvAddCurrentTaskToDelayedList+0x48>
					xNextTaskUnblockTime = xTimeToWake;
 800856a:	601d      	str	r5, [r3, #0]
}
 800856c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800856e:	6831      	ldr	r1, [r6, #0]
 8008570:	4807      	ldr	r0, [pc, #28]	; (8008590 <prvAddCurrentTaskToDelayedList+0x6c>)
 8008572:	3104      	adds	r1, #4
}
 8008574:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008578:	f7ff b906 	b.w	8007788 <vListInsertEnd>
 800857c:	24002228 	.word	0x24002228
 8008580:	24001d34 	.word	0x24001d34
 8008584:	24001d3c 	.word	0x24001d3c
 8008588:	24001d38 	.word	0x24001d38
 800858c:	240021dc 	.word	0x240021dc
 8008590:	24002200 	.word	0x24002200

08008594 <prvDeleteTCB>:
	{
 8008594:	b510      	push	{r4, lr}
 8008596:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008598:	3054      	adds	r0, #84	; 0x54
 800859a:	f008 ff55 	bl	8011448 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800859e:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
 80085a2:	b163      	cbz	r3, 80085be <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d013      	beq.n	80085d0 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d010      	beq.n	80085ce <prvDeleteTCB+0x3a>
 80085ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b0:	f383 8811 	msr	BASEPRI, r3
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	f3bf 8f4f 	dsb	sy
 80085bc:	e7fe      	b.n	80085bc <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 80085be:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80085c0:	f001 f9ba 	bl	8009938 <vPortFree>
				vPortFree( pxTCB );
 80085c4:	4620      	mov	r0, r4
	}
 80085c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80085ca:	f001 b9b5 	b.w	8009938 <vPortFree>
	}
 80085ce:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80085d0:	4620      	mov	r0, r4
	}
 80085d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80085d6:	f001 b9af 	b.w	8009938 <vPortFree>
 80085da:	bf00      	nop

080085dc <prvIdleTask>:
{
 80085dc:	4c15      	ldr	r4, [pc, #84]	; (8008634 <prvIdleTask+0x58>)
				taskYIELD();
 80085de:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 80085e2:	4e15      	ldr	r6, [pc, #84]	; (8008638 <prvIdleTask+0x5c>)
 80085e4:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
 80085e8:	4d14      	ldr	r5, [pc, #80]	; (800863c <prvIdleTask+0x60>)
 80085ea:	f8df a054 	ldr.w	sl, [pc, #84]	; 8008640 <prvIdleTask+0x64>
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	e011      	b.n	8008616 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 80085f2:	f000 ff8f 	bl	8009514 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085f6:	68f3      	ldr	r3, [r6, #12]
 80085f8:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085fa:	1d38      	adds	r0, r7, #4
 80085fc:	f7ff f8ec 	bl	80077d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008600:	682b      	ldr	r3, [r5, #0]
 8008602:	3b01      	subs	r3, #1
 8008604:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008606:	6823      	ldr	r3, [r4, #0]
 8008608:	3b01      	subs	r3, #1
 800860a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800860c:	f000 ffa4 	bl	8009558 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8008610:	4638      	mov	r0, r7
 8008612:	f7ff ffbf 	bl	8008594 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1ea      	bne.n	80085f2 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800861c:	f8da 3000 	ldr.w	r3, [sl]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d9f8      	bls.n	8008616 <prvIdleTask+0x3a>
				taskYIELD();
 8008624:	f8c9 8d04 	str.w	r8, [r9, #3332]	; 0xd04
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	e7f1      	b.n	8008616 <prvIdleTask+0x3a>
 8008632:	bf00      	nop
 8008634:	240021a4 	.word	0x240021a4
 8008638:	24002214 	.word	0x24002214
 800863c:	240021a0 	.word	0x240021a0
 8008640:	24001d40 	.word	0x24001d40

08008644 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008648:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800864a:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800864e:	4606      	mov	r6, r0
 8008650:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008652:	464a      	mov	r2, r9
 8008654:	21a5      	movs	r1, #165	; 0xa5
 8008656:	6b20      	ldr	r0, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008658:	461f      	mov	r7, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800865a:	f1a9 0904 	sub.w	r9, r9, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800865e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008662:	f008 fed8 	bl	8011416 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008666:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008668:	444b      	add	r3, r9
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800866a:	f023 0907 	bic.w	r9, r3, #7
	if( pcName != NULL )
 800866e:	2d00      	cmp	r5, #0
 8008670:	d043      	beq.n	80086fa <prvInitialiseNewTask.constprop.0+0xb6>
 8008672:	f105 3cff 	add.w	ip, r5, #4294967295
 8008676:	f105 030f 	add.w	r3, r5, #15
 800867a:	f104 0e33 	add.w	lr, r4, #51	; 0x33
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800867e:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
 8008682:	f80e 5f01 	strb.w	r5, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8008686:	b10d      	cbz	r5, 800868c <prvInitialiseNewTask.constprop.0+0x48>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008688:	459c      	cmp	ip, r3
 800868a:	d1f8      	bne.n	800867e <prvInitialiseNewTask.constprop.0+0x3a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800868c:	2300      	movs	r3, #0
 800868e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008692:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8008694:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008698:	1d20      	adds	r0, r4, #4
 800869a:	2d37      	cmp	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 800869c:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
 80086a0:	bf28      	it	cs
 80086a2:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 80086a4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80086a6:	64e5      	str	r5, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086a8:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80086ac:	f7ff f868 	bl	8007780 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80086b0:	f104 0018 	add.w	r0, r4, #24
 80086b4:	f7ff f864 	bl	8007780 <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086b8:	4651      	mov	r1, sl
 80086ba:	224c      	movs	r2, #76	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086bc:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 80086be:	f8c4 a0a0 	str.w	sl, [r4, #160]	; 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086c2:	f104 0054 	add.w	r0, r4, #84	; 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086c6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086c8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086ca:	f884 a0a4 	strb.w	sl, [r4, #164]	; 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086ce:	f008 fea2 	bl	8011416 <memset>
 80086d2:	4b0b      	ldr	r3, [pc, #44]	; (8008700 <prvInitialiseNewTask.constprop.0+0xbc>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086d4:	463a      	mov	r2, r7
 80086d6:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086d8:	f103 0568 	add.w	r5, r3, #104	; 0x68
 80086dc:	65a3      	str	r3, [r4, #88]	; 0x58
 80086de:	33d0      	adds	r3, #208	; 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086e0:	4648      	mov	r0, r9
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086e2:	65e5      	str	r5, [r4, #92]	; 0x5c
 80086e4:	6623      	str	r3, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086e6:	f000 fee5 	bl	80094b4 <pxPortInitialiseStack>
 80086ea:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80086ec:	f1b8 0f00 	cmp.w	r8, #0
 80086f0:	d001      	beq.n	80086f6 <prvInitialiseNewTask.constprop.0+0xb2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80086f2:	f8c8 4000 	str.w	r4, [r8]
}
 80086f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80086fa:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 80086fe:	e7c8      	b.n	8008692 <prvInitialiseNewTask.constprop.0+0x4e>
 8008700:	240107c0 	.word	0x240107c0

08008704 <xTaskCreateStatic>:
	{
 8008704:	b530      	push	{r4, r5, lr}
 8008706:	b087      	sub	sp, #28
 8008708:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 800870a:	b1c4      	cbz	r4, 800873e <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 800870c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800870e:	b16d      	cbz	r5, 800872c <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008710:	25a8      	movs	r5, #168	; 0xa8
 8008712:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008714:	9d05      	ldr	r5, [sp, #20]
 8008716:	2da8      	cmp	r5, #168	; 0xa8
 8008718:	d01a      	beq.n	8008750 <xTaskCreateStatic+0x4c>
 800871a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871e:	f383 8811 	msr	BASEPRI, r3
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	e7fe      	b.n	800872a <xTaskCreateStatic+0x26>
 800872c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800873c:	e7fe      	b.n	800873c <xTaskCreateStatic+0x38>
 800873e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008742:	f383 8811 	msr	BASEPRI, r3
 8008746:	f3bf 8f6f 	isb	sy
 800874a:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800874e:	e7fe      	b.n	800874e <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008750:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008752:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008754:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008756:	9502      	str	r5, [sp, #8]
 8008758:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800875a:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800875c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800875e:	f885 40a5 	strb.w	r4, [r5, #165]	; 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008762:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008764:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008766:	9401      	str	r4, [sp, #4]
 8008768:	f7ff ff6c 	bl	8008644 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800876c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800876e:	f7ff fe51 	bl	8008414 <prvAddNewTaskToReadyList>
	}
 8008772:	9804      	ldr	r0, [sp, #16]
 8008774:	b007      	add	sp, #28
 8008776:	bd30      	pop	{r4, r5, pc}

08008778 <xTaskCreate>:
	{
 8008778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800877c:	4607      	mov	r7, r0
 800877e:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008780:	0090      	lsls	r0, r2, #2
	{
 8008782:	4615      	mov	r5, r2
 8008784:	4688      	mov	r8, r1
 8008786:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008788:	f001 f840 	bl	800980c <pvPortMalloc>
			if( pxStack != NULL )
 800878c:	b1d8      	cbz	r0, 80087c6 <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800878e:	4604      	mov	r4, r0
 8008790:	20a8      	movs	r0, #168	; 0xa8
 8008792:	f001 f83b 	bl	800980c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8008796:	4606      	mov	r6, r0
 8008798:	b1d0      	cbz	r0, 80087d0 <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 800879a:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800879c:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800879e:	464b      	mov	r3, r9
 80087a0:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80087a2:	f886 40a5 	strb.w	r4, [r6, #165]	; 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80087a6:	4641      	mov	r1, r8
 80087a8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80087aa:	4638      	mov	r0, r7
 80087ac:	9602      	str	r6, [sp, #8]
 80087ae:	9401      	str	r4, [sp, #4]
 80087b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80087b2:	9400      	str	r4, [sp, #0]
 80087b4:	f7ff ff46 	bl	8008644 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff fe2b 	bl	8008414 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087be:	2001      	movs	r0, #1
	}
 80087c0:	b005      	add	sp, #20
 80087c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087c6:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80087ca:	b005      	add	sp, #20
 80087cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80087d0:	4620      	mov	r0, r4
 80087d2:	f001 f8b1 	bl	8009938 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087d6:	f04f 30ff 	mov.w	r0, #4294967295
 80087da:	e7f1      	b.n	80087c0 <xTaskCreate+0x48>

080087dc <vTaskStartScheduler>:
{
 80087dc:	b510      	push	{r4, lr}
 80087de:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087e0:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087e2:	aa07      	add	r2, sp, #28
 80087e4:	a906      	add	r1, sp, #24
 80087e6:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087e8:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087ec:	f7fe ff9c 	bl	8007728 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087f0:	4623      	mov	r3, r4
 80087f2:	9a07      	ldr	r2, [sp, #28]
 80087f4:	9400      	str	r4, [sp, #0]
 80087f6:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 80087fa:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80087fe:	4918      	ldr	r1, [pc, #96]	; (8008860 <vTaskStartScheduler+0x84>)
 8008800:	4818      	ldr	r0, [pc, #96]	; (8008864 <vTaskStartScheduler+0x88>)
 8008802:	f7ff ff7f 	bl	8008704 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8008806:	b1e8      	cbz	r0, 8008844 <vTaskStartScheduler+0x68>
			xReturn = xTimerCreateTimerTask();
 8008808:	f000 fc36 	bl	8009078 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800880c:	2801      	cmp	r0, #1
 800880e:	d11b      	bne.n	8008848 <vTaskStartScheduler+0x6c>
 8008810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008814:	f383 8811 	msr	BASEPRI, r3
 8008818:	f3bf 8f6f 	isb	sy
 800881c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008820:	4b11      	ldr	r3, [pc, #68]	; (8008868 <vTaskStartScheduler+0x8c>)
 8008822:	4a12      	ldr	r2, [pc, #72]	; (800886c <vTaskStartScheduler+0x90>)
 8008824:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8008826:	4912      	ldr	r1, [pc, #72]	; (8008870 <vTaskStartScheduler+0x94>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008828:	3354      	adds	r3, #84	; 0x54
 800882a:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800882c:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 8008830:	4a10      	ldr	r2, [pc, #64]	; (8008874 <vTaskStartScheduler+0x98>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8008832:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008834:	4b10      	ldr	r3, [pc, #64]	; (8008878 <vTaskStartScheduler+0x9c>)
		xSchedulerRunning = pdTRUE;
 8008836:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008838:	601c      	str	r4, [r3, #0]
}
 800883a:	b008      	add	sp, #32
 800883c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008840:	f000 befa 	b.w	8009638 <xPortStartScheduler>
}
 8008844:	b008      	add	sp, #32
 8008846:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008848:	3001      	adds	r0, #1
 800884a:	d1fb      	bne.n	8008844 <vTaskStartScheduler+0x68>
 800884c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	e7fe      	b.n	800885c <vTaskStartScheduler+0x80>
 800885e:	bf00      	nop
 8008860:	08012f14 	.word	0x08012f14
 8008864:	080085dd 	.word	0x080085dd
 8008868:	24001d34 	.word	0x24001d34
 800886c:	24000088 	.word	0x24000088
 8008870:	240021dc 	.word	0x240021dc
 8008874:	240021fc 	.word	0x240021fc
 8008878:	24002228 	.word	0x24002228

0800887c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800887c:	4a02      	ldr	r2, [pc, #8]	; (8008888 <vTaskSuspendAll+0xc>)
 800887e:	6813      	ldr	r3, [r2, #0]
 8008880:	3301      	adds	r3, #1
 8008882:	6013      	str	r3, [r2, #0]
}
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	240021a8 	.word	0x240021a8

0800888c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800888c:	4b01      	ldr	r3, [pc, #4]	; (8008894 <xTaskGetTickCount+0x8>)
 800888e:	6818      	ldr	r0, [r3, #0]
}
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	24002228 	.word	0x24002228

08008898 <xTaskGetTickCountFromISR>:
{
 8008898:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800889a:	f000 ff57 	bl	800974c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800889e:	4b01      	ldr	r3, [pc, #4]	; (80088a4 <xTaskGetTickCountFromISR+0xc>)
 80088a0:	6818      	ldr	r0, [r3, #0]
}
 80088a2:	bd08      	pop	{r3, pc}
 80088a4:	24002228 	.word	0x24002228

080088a8 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088a8:	4b50      	ldr	r3, [pc, #320]	; (80089ec <xTaskIncrementTick+0x144>)
 80088aa:	681b      	ldr	r3, [r3, #0]
{
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d146      	bne.n	8008944 <xTaskIncrementTick+0x9c>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80088b6:	4b4e      	ldr	r3, [pc, #312]	; (80089f0 <xTaskIncrementTick+0x148>)
 80088b8:	681e      	ldr	r6, [r3, #0]
 80088ba:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 80088bc:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80088be:	2e00      	cmp	r6, #0
 80088c0:	d049      	beq.n	8008956 <xTaskIncrementTick+0xae>
 80088c2:	f8df b144 	ldr.w	fp, [pc, #324]	; 8008a08 <xTaskIncrementTick+0x160>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80088c6:	f8db 3000 	ldr.w	r3, [fp]
 80088ca:	429e      	cmp	r6, r3
 80088cc:	d350      	bcc.n	8008970 <xTaskIncrementTick+0xc8>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088ce:	4f49      	ldr	r7, [pc, #292]	; (80089f4 <xTaskIncrementTick+0x14c>)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	681d      	ldr	r5, [r3, #0]
 80088d4:	2d00      	cmp	r5, #0
 80088d6:	d077      	beq.n	80089c8 <xTaskIncrementTick+0x120>
BaseType_t xSwitchRequired = pdFALSE;
 80088d8:	2500      	movs	r5, #0
 80088da:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8008a0c <xTaskIncrementTick+0x164>
 80088de:	f8df a130 	ldr.w	sl, [pc, #304]	; 8008a10 <xTaskIncrementTick+0x168>
					prvAddTaskToReadyList( pxTCB );
 80088e2:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8008a14 <xTaskIncrementTick+0x16c>
 80088e6:	e022      	b.n	800892e <xTaskIncrementTick+0x86>
 80088e8:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088ea:	f7fe ff75 	bl	80077d8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088f0:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088f4:	9901      	ldr	r1, [sp, #4]
 80088f6:	b113      	cbz	r3, 80088fe <xTaskIncrementTick+0x56>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088f8:	f7fe ff6e 	bl	80077d8 <uxListRemove>
 80088fc:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 80088fe:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008900:	f8d8 3000 	ldr.w	r3, [r8]
 8008904:	4298      	cmp	r0, r3
 8008906:	d901      	bls.n	800890c <xTaskIncrementTick+0x64>
 8008908:	f8c8 0000 	str.w	r0, [r8]
 800890c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008910:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8008914:	f7fe ff38 	bl	8007788 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008918:	f8da 3000 	ldr.w	r3, [sl]
 800891c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800891e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8008920:	429a      	cmp	r2, r3
 8008922:	bf28      	it	cs
 8008924:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d050      	beq.n	80089d0 <xTaskIncrementTick+0x128>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	68db      	ldr	r3, [r3, #12]
 8008932:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008934:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008936:	1d21      	adds	r1, r4, #4
					if( xConstTickCount < xItemValue )
 8008938:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800893a:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 800893c:	d2d4      	bcs.n	80088e8 <xTaskIncrementTick+0x40>
						xNextTaskUnblockTime = xItemValue;
 800893e:	f8cb 3000 	str.w	r3, [fp]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008942:	e01a      	b.n	800897a <xTaskIncrementTick+0xd2>
		++xPendedTicks;
 8008944:	4a2c      	ldr	r2, [pc, #176]	; (80089f8 <xTaskIncrementTick+0x150>)
BaseType_t xSwitchRequired = pdFALSE;
 8008946:	2500      	movs	r5, #0
		++xPendedTicks;
 8008948:	6813      	ldr	r3, [r2, #0]
}
 800894a:	4628      	mov	r0, r5
		++xPendedTicks;
 800894c:	3301      	adds	r3, #1
 800894e:	6013      	str	r3, [r2, #0]
}
 8008950:	b003      	add	sp, #12
 8008952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8008956:	4b27      	ldr	r3, [pc, #156]	; (80089f4 <xTaskIncrementTick+0x14c>)
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	6812      	ldr	r2, [r2, #0]
 800895c:	b30a      	cbz	r2, 80089a2 <xTaskIncrementTick+0xfa>
 800895e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	e7fe      	b.n	800896e <xTaskIncrementTick+0xc6>
BaseType_t xSwitchRequired = pdFALSE;
 8008970:	2500      	movs	r5, #0
 8008972:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8008a0c <xTaskIncrementTick+0x164>
 8008976:	f8df a098 	ldr.w	sl, [pc, #152]	; 8008a10 <xTaskIncrementTick+0x168>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800897a:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 800897e:	491f      	ldr	r1, [pc, #124]	; (80089fc <xTaskIncrementTick+0x154>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008982:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 800898c:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800898e:	2a02      	cmp	r2, #2
 8008990:	bf28      	it	cs
 8008992:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 8008994:	2b00      	cmp	r3, #0
 8008996:	bf18      	it	ne
 8008998:	2501      	movne	r5, #1
}
 800899a:	4628      	mov	r0, r5
 800899c:	b003      	add	sp, #12
 800899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80089a2:	4a17      	ldr	r2, [pc, #92]	; (8008a00 <xTaskIncrementTick+0x158>)
 80089a4:	6818      	ldr	r0, [r3, #0]
 80089a6:	6811      	ldr	r1, [r2, #0]
 80089a8:	6019      	str	r1, [r3, #0]
 80089aa:	4916      	ldr	r1, [pc, #88]	; (8008a04 <xTaskIncrementTick+0x15c>)
 80089ac:	6010      	str	r0, [r2, #0]
 80089ae:	680a      	ldr	r2, [r1, #0]
 80089b0:	3201      	adds	r2, #1
 80089b2:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	6812      	ldr	r2, [r2, #0]
 80089b8:	b97a      	cbnz	r2, 80089da <xTaskIncrementTick+0x132>
		xNextTaskUnblockTime = portMAX_DELAY;
 80089ba:	f8df b04c 	ldr.w	fp, [pc, #76]	; 8008a08 <xTaskIncrementTick+0x160>
 80089be:	f04f 33ff 	mov.w	r3, #4294967295
 80089c2:	f8cb 3000 	str.w	r3, [fp]
 80089c6:	e77e      	b.n	80088c6 <xTaskIncrementTick+0x1e>
 80089c8:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8008a0c <xTaskIncrementTick+0x164>
 80089cc:	f8df a040 	ldr.w	sl, [pc, #64]	; 8008a10 <xTaskIncrementTick+0x168>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089d0:	f04f 33ff 	mov.w	r3, #4294967295
 80089d4:	f8cb 3000 	str.w	r3, [fp]
					break;
 80089d8:	e7cf      	b.n	800897a <xTaskIncrementTick+0xd2>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089da:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089dc:	f8df b028 	ldr.w	fp, [pc, #40]	; 8008a08 <xTaskIncrementTick+0x160>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	f8cb 3000 	str.w	r3, [fp]
}
 80089ea:	e76c      	b.n	80088c6 <xTaskIncrementTick+0x1e>
 80089ec:	240021a8 	.word	0x240021a8
 80089f0:	24002228 	.word	0x24002228
 80089f4:	24001d38 	.word	0x24001d38
 80089f8:	240021e4 	.word	0x240021e4
 80089fc:	2400222c 	.word	0x2400222c
 8008a00:	24001d3c 	.word	0x24001d3c
 8008a04:	240021e0 	.word	0x240021e0
 8008a08:	240021dc 	.word	0x240021dc
 8008a0c:	24001d40 	.word	0x24001d40
 8008a10:	24001d34 	.word	0x24001d34
 8008a14:	240021b0 	.word	0x240021b0

08008a18 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8008a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1c:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8008a1e:	f000 fd79 	bl	8009514 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8008a22:	4b36      	ldr	r3, [pc, #216]	; (8008afc <xTaskResumeAll.part.0+0xe4>)
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	3a01      	subs	r2, #1
 8008a28:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d155      	bne.n	8008adc <xTaskResumeAll.part.0+0xc4>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008a30:	4b33      	ldr	r3, [pc, #204]	; (8008b00 <xTaskResumeAll.part.0+0xe8>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d051      	beq.n	8008adc <xTaskResumeAll.part.0+0xc4>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a38:	4d32      	ldr	r5, [pc, #200]	; (8008b04 <xTaskResumeAll.part.0+0xec>)
 8008a3a:	682b      	ldr	r3, [r5, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d05a      	beq.n	8008af6 <xTaskResumeAll.part.0+0xde>
 8008a40:	4e31      	ldr	r6, [pc, #196]	; (8008b08 <xTaskResumeAll.part.0+0xf0>)
						xYieldPending = pdTRUE;
 8008a42:	f04f 0a01 	mov.w	sl, #1
 8008a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8008b1c <xTaskResumeAll.part.0+0x104>
 8008a4a:	4f30      	ldr	r7, [pc, #192]	; (8008b0c <xTaskResumeAll.part.0+0xf4>)
 8008a4c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8008b20 <xTaskResumeAll.part.0+0x108>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a50:	68eb      	ldr	r3, [r5, #12]
 8008a52:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a54:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a58:	f104 0018 	add.w	r0, r4, #24
 8008a5c:	f7fe febc 	bl	80077d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a60:	4658      	mov	r0, fp
 8008a62:	f7fe feb9 	bl	80077d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008a68:	6832      	ldr	r2, [r6, #0]
 8008a6a:	4659      	mov	r1, fp
 8008a6c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008a70:	4293      	cmp	r3, r2
 8008a72:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8008a76:	d900      	bls.n	8008a7a <xTaskResumeAll.part.0+0x62>
 8008a78:	6033      	str	r3, [r6, #0]
 8008a7a:	f7fe fe85 	bl	8007788 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d301      	bcc.n	8008a8c <xTaskResumeAll.part.0+0x74>
						xYieldPending = pdTRUE;
 8008a88:	f8c9 a000 	str.w	sl, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1de      	bne.n	8008a50 <xTaskResumeAll.part.0+0x38>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a92:	4b1f      	ldr	r3, [pc, #124]	; (8008b10 <xTaskResumeAll.part.0+0xf8>)
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	6812      	ldr	r2, [r2, #0]
 8008a98:	b342      	cbz	r2, 8008aec <xTaskResumeAll.part.0+0xd4>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a9a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a9c:	4b1d      	ldr	r3, [pc, #116]	; (8008b14 <xTaskResumeAll.part.0+0xfc>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a9e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008aa0:	68d2      	ldr	r2, [r2, #12]
 8008aa2:	6852      	ldr	r2, [r2, #4]
 8008aa4:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008aa6:	4e1c      	ldr	r6, [pc, #112]	; (8008b18 <xTaskResumeAll.part.0+0x100>)
 8008aa8:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8008aaa:	b144      	cbz	r4, 8008abe <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 8008aac:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8008aae:	f7ff fefb 	bl	80088a8 <xTaskIncrementTick>
 8008ab2:	b108      	cbz	r0, 8008ab8 <xTaskResumeAll.part.0+0xa0>
								xYieldPending = pdTRUE;
 8008ab4:	f8c9 5000 	str.w	r5, [r9]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008ab8:	3c01      	subs	r4, #1
 8008aba:	d1f8      	bne.n	8008aae <xTaskResumeAll.part.0+0x96>
						xPendedTicks = 0;
 8008abc:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8008abe:	f8d9 3000 	ldr.w	r3, [r9]
 8008ac2:	b15b      	cbz	r3, 8008adc <xTaskResumeAll.part.0+0xc4>
					taskYIELD_IF_USING_PREEMPTION();
 8008ac4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008acc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008ad8:	2001      	movs	r0, #1
 8008ada:	e000      	b.n	8008ade <xTaskResumeAll.part.0+0xc6>
BaseType_t xAlreadyYielded = pdFALSE;
 8008adc:	2000      	movs	r0, #0
 8008ade:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8008ae0:	f000 fd3a 	bl	8009558 <vPortExitCritical>
}
 8008ae4:	9801      	ldr	r0, [sp, #4]
 8008ae6:	b003      	add	sp, #12
 8008ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8008aec:	4b09      	ldr	r3, [pc, #36]	; (8008b14 <xTaskResumeAll.part.0+0xfc>)
 8008aee:	f04f 32ff 	mov.w	r2, #4294967295
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	e7d7      	b.n	8008aa6 <xTaskResumeAll.part.0+0x8e>
 8008af6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8008b20 <xTaskResumeAll.part.0+0x108>
 8008afa:	e7d4      	b.n	8008aa6 <xTaskResumeAll.part.0+0x8e>
 8008afc:	240021a8 	.word	0x240021a8
 8008b00:	240021a0 	.word	0x240021a0
 8008b04:	240021e8 	.word	0x240021e8
 8008b08:	240021b0 	.word	0x240021b0
 8008b0c:	24001d34 	.word	0x24001d34
 8008b10:	24001d38 	.word	0x24001d38
 8008b14:	240021dc 	.word	0x240021dc
 8008b18:	240021e4 	.word	0x240021e4
 8008b1c:	24001d40 	.word	0x24001d40
 8008b20:	2400222c 	.word	0x2400222c

08008b24 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8008b24:	4b06      	ldr	r3, [pc, #24]	; (8008b40 <xTaskResumeAll+0x1c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	b943      	cbnz	r3, 8008b3c <xTaskResumeAll+0x18>
 8008b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	e7fe      	b.n	8008b3a <xTaskResumeAll+0x16>
 8008b3c:	f7ff bf6c 	b.w	8008a18 <xTaskResumeAll.part.0>
 8008b40:	240021a8 	.word	0x240021a8

08008b44 <vTaskDelay>:
	{
 8008b44:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008b46:	b950      	cbnz	r0, 8008b5e <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8008b48:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b50:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	f3bf 8f6f 	isb	sy
	}
 8008b5c:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8008b5e:	4c10      	ldr	r4, [pc, #64]	; (8008ba0 <vTaskDelay+0x5c>)
 8008b60:	6821      	ldr	r1, [r4, #0]
 8008b62:	b141      	cbz	r1, 8008b76 <vTaskDelay+0x32>
 8008b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	e7fe      	b.n	8008b74 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	3301      	adds	r3, #1
 8008b7a:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b7c:	f7ff fcd2 	bl	8008524 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8008b80:	6823      	ldr	r3, [r4, #0]
 8008b82:	b943      	cbnz	r3, 8008b96 <vTaskDelay+0x52>
 8008b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b88:	f383 8811 	msr	BASEPRI, r3
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	e7fe      	b.n	8008b94 <vTaskDelay+0x50>
 8008b96:	f7ff ff3f 	bl	8008a18 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	d0d4      	beq.n	8008b48 <vTaskDelay+0x4>
	}
 8008b9e:	bd10      	pop	{r4, pc}
 8008ba0:	240021a8 	.word	0x240021a8

08008ba4 <vTaskSwitchContext>:
{
 8008ba4:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ba6:	4b24      	ldr	r3, [pc, #144]	; (8008c38 <vTaskSwitchContext+0x94>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	b11b      	cbz	r3, 8008bb4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8008bac:	4b23      	ldr	r3, [pc, #140]	; (8008c3c <vTaskSwitchContext+0x98>)
 8008bae:	2201      	movs	r2, #1
 8008bb0:	601a      	str	r2, [r3, #0]
}
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8008bb4:	4c22      	ldr	r4, [pc, #136]	; (8008c40 <vTaskSwitchContext+0x9c>)
		xYieldPending = pdFALSE;
 8008bb6:	4a21      	ldr	r2, [pc, #132]	; (8008c3c <vTaskSwitchContext+0x98>)
 8008bb8:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	6823      	ldr	r3, [r4, #0]
 8008bbe:	6812      	ldr	r2, [r2, #0]
 8008bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	d92e      	bls.n	8008c24 <vTaskSwitchContext+0x80>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bc6:	4d1f      	ldr	r5, [pc, #124]	; (8008c44 <vTaskSwitchContext+0xa0>)
 8008bc8:	491f      	ldr	r1, [pc, #124]	; (8008c48 <vTaskSwitchContext+0xa4>)
 8008bca:	682b      	ldr	r3, [r5, #0]
 8008bcc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8008bd0:	0098      	lsls	r0, r3, #2
 8008bd2:	0092      	lsls	r2, r2, #2
 8008bd4:	588a      	ldr	r2, [r1, r2]
 8008bd6:	b942      	cbnz	r2, 8008bea <vTaskSwitchContext+0x46>
 8008bd8:	b1db      	cbz	r3, 8008c12 <vTaskSwitchContext+0x6e>
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8008be0:	0098      	lsls	r0, r3, #2
 8008be2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008be6:	2a00      	cmp	r2, #0
 8008be8:	d0f6      	beq.n	8008bd8 <vTaskSwitchContext+0x34>
 8008bea:	4418      	add	r0, r3
 8008bec:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 8008bf0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008bf4:	4662      	mov	r2, ip
 8008bf6:	6849      	ldr	r1, [r1, #4]
 8008bf8:	3208      	adds	r2, #8
 8008bfa:	4291      	cmp	r1, r2
 8008bfc:	f8cc 1004 	str.w	r1, [ip, #4]
 8008c00:	d016      	beq.n	8008c30 <vTaskSwitchContext+0x8c>
 8008c02:	68c9      	ldr	r1, [r1, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c04:	4a11      	ldr	r2, [pc, #68]	; (8008c4c <vTaskSwitchContext+0xa8>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c06:	6021      	str	r1, [r4, #0]
 8008c08:	602b      	str	r3, [r5, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	3354      	adds	r3, #84	; 0x54
 8008c0e:	6013      	str	r3, [r2, #0]
}
 8008c10:	bd38      	pop	{r3, r4, r5, pc}
 8008c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c16:	f383 8811 	msr	BASEPRI, r3
 8008c1a:	f3bf 8f6f 	isb	sy
 8008c1e:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c22:	e7fe      	b.n	8008c22 <vTaskSwitchContext+0x7e>
		taskCHECK_FOR_STACK_OVERFLOW();
 8008c24:	6820      	ldr	r0, [r4, #0]
 8008c26:	6821      	ldr	r1, [r4, #0]
 8008c28:	3134      	adds	r1, #52	; 0x34
 8008c2a:	f7f7 fd47 	bl	80006bc <vApplicationStackOverflowHook>
 8008c2e:	e7ca      	b.n	8008bc6 <vTaskSwitchContext+0x22>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c30:	6849      	ldr	r1, [r1, #4]
 8008c32:	f8cc 1004 	str.w	r1, [ip, #4]
 8008c36:	e7e4      	b.n	8008c02 <vTaskSwitchContext+0x5e>
 8008c38:	240021a8 	.word	0x240021a8
 8008c3c:	2400222c 	.word	0x2400222c
 8008c40:	24001d34 	.word	0x24001d34
 8008c44:	240021b0 	.word	0x240021b0
 8008c48:	24001d40 	.word	0x24001d40
 8008c4c:	24000088 	.word	0x24000088

08008c50 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8008c50:	b160      	cbz	r0, 8008c6c <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c52:	4b0b      	ldr	r3, [pc, #44]	; (8008c80 <vTaskPlaceOnEventList+0x30>)
{
 8008c54:	b510      	push	{r4, lr}
 8008c56:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c58:	6819      	ldr	r1, [r3, #0]
 8008c5a:	3118      	adds	r1, #24
 8008c5c:	f7fe fda4 	bl	80077a8 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c60:	4620      	mov	r0, r4
 8008c62:	2101      	movs	r1, #1
}
 8008c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c68:	f7ff bc5c 	b.w	8008524 <prvAddCurrentTaskToDelayedList>
 8008c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8008c7c:	e7fe      	b.n	8008c7c <vTaskPlaceOnEventList+0x2c>
 8008c7e:	bf00      	nop
 8008c80:	24001d34 	.word	0x24001d34

08008c84 <vTaskPlaceOnEventListRestricted>:
	{
 8008c84:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8008c86:	b180      	cbz	r0, 8008caa <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c88:	4b0c      	ldr	r3, [pc, #48]	; (8008cbc <vTaskPlaceOnEventListRestricted+0x38>)
 8008c8a:	460d      	mov	r5, r1
 8008c8c:	4614      	mov	r4, r2
 8008c8e:	6819      	ldr	r1, [r3, #0]
 8008c90:	3118      	adds	r1, #24
 8008c92:	f7fe fd79 	bl	8007788 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8008c96:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008c98:	4621      	mov	r1, r4
 8008c9a:	bf0c      	ite	eq
 8008c9c:	4628      	moveq	r0, r5
 8008c9e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8008ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ca6:	f7ff bc3d 	b.w	8008524 <prvAddCurrentTaskToDelayedList>
 8008caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cae:	f383 8811 	msr	BASEPRI, r3
 8008cb2:	f3bf 8f6f 	isb	sy
 8008cb6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8008cba:	e7fe      	b.n	8008cba <vTaskPlaceOnEventListRestricted+0x36>
 8008cbc:	24001d34 	.word	0x24001d34

08008cc0 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cc0:	68c3      	ldr	r3, [r0, #12]
{
 8008cc2:	b530      	push	{r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cc4:	68dc      	ldr	r4, [r3, #12]
{
 8008cc6:	b083      	sub	sp, #12
	configASSERT( pxUnblockedTCB );
 8008cc8:	b35c      	cbz	r4, 8008d22 <xTaskRemoveFromEventList+0x62>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008cca:	f104 0518 	add.w	r5, r4, #24
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f7fe fd82 	bl	80077d8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cd4:	4b19      	ldr	r3, [pc, #100]	; (8008d3c <xTaskRemoveFromEventList+0x7c>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	b17b      	cbz	r3, 8008cfa <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008cda:	4629      	mov	r1, r5
 8008cdc:	4818      	ldr	r0, [pc, #96]	; (8008d40 <xTaskRemoveFromEventList+0x80>)
 8008cde:	f7fe fd53 	bl	8007788 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ce2:	4b18      	ldr	r3, [pc, #96]	; (8008d44 <xTaskRemoveFromEventList+0x84>)
 8008ce4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d922      	bls.n	8008d34 <xTaskRemoveFromEventList+0x74>
		xYieldPending = pdTRUE;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	4a15      	ldr	r2, [pc, #84]	; (8008d48 <xTaskRemoveFromEventList+0x88>)
		xReturn = pdTRUE;
 8008cf2:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8008cf4:	6013      	str	r3, [r2, #0]
}
 8008cf6:	b003      	add	sp, #12
 8008cf8:	bd30      	pop	{r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008cfa:	1d21      	adds	r1, r4, #4
 8008cfc:	4608      	mov	r0, r1
 8008cfe:	9101      	str	r1, [sp, #4]
 8008d00:	f7fe fd6a 	bl	80077d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d04:	4a11      	ldr	r2, [pc, #68]	; (8008d4c <xTaskRemoveFromEventList+0x8c>)
 8008d06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d08:	6810      	ldr	r0, [r2, #0]
 8008d0a:	9901      	ldr	r1, [sp, #4]
 8008d0c:	4283      	cmp	r3, r0
 8008d0e:	d900      	bls.n	8008d12 <xTaskRemoveFromEventList+0x52>
 8008d10:	6013      	str	r3, [r2, #0]
 8008d12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008d16:	480e      	ldr	r0, [pc, #56]	; (8008d50 <xTaskRemoveFromEventList+0x90>)
 8008d18:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008d1c:	f7fe fd34 	bl	8007788 <vListInsertEnd>
 8008d20:	e7df      	b.n	8008ce2 <xTaskRemoveFromEventList+0x22>
 8008d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8008d32:	e7fe      	b.n	8008d32 <xTaskRemoveFromEventList+0x72>
		xReturn = pdFALSE;
 8008d34:	2000      	movs	r0, #0
}
 8008d36:	b003      	add	sp, #12
 8008d38:	bd30      	pop	{r4, r5, pc}
 8008d3a:	bf00      	nop
 8008d3c:	240021a8 	.word	0x240021a8
 8008d40:	240021e8 	.word	0x240021e8
 8008d44:	24001d34 	.word	0x24001d34
 8008d48:	2400222c 	.word	0x2400222c
 8008d4c:	240021b0 	.word	0x240021b0
 8008d50:	24001d40 	.word	0x24001d40

08008d54 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d54:	4a03      	ldr	r2, [pc, #12]	; (8008d64 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d56:	4b04      	ldr	r3, [pc, #16]	; (8008d68 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d58:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	e9c0 2300 	strd	r2, r3, [r0]
}
 8008d60:	4770      	bx	lr
 8008d62:	bf00      	nop
 8008d64:	240021e0 	.word	0x240021e0
 8008d68:	24002228 	.word	0x24002228

08008d6c <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8008d6c:	b328      	cbz	r0, 8008dba <xTaskCheckForTimeOut+0x4e>
{
 8008d6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d70:	460d      	mov	r5, r1
 8008d72:	b083      	sub	sp, #12
	configASSERT( pxTicksToWait );
 8008d74:	b1c1      	cbz	r1, 8008da8 <xTaskCheckForTimeOut+0x3c>
 8008d76:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8008d78:	f000 fbcc 	bl	8009514 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8008d7c:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8008d7e:	4a1d      	ldr	r2, [pc, #116]	; (8008df4 <xTaskCheckForTimeOut+0x88>)
			if( *pxTicksToWait == portMAX_DELAY )
 8008d80:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8008d82:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008d84:	d030      	beq.n	8008de8 <xTaskCheckForTimeOut+0x7c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d86:	f8df c070 	ldr.w	ip, [pc, #112]	; 8008df8 <xTaskCheckForTimeOut+0x8c>
 8008d8a:	6826      	ldr	r6, [r4, #0]
 8008d8c:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d90:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d92:	42be      	cmp	r6, r7
 8008d94:	d01a      	beq.n	8008dcc <xTaskCheckForTimeOut+0x60>
 8008d96:	4288      	cmp	r0, r1
 8008d98:	d818      	bhi.n	8008dcc <xTaskCheckForTimeOut+0x60>
			xReturn = pdTRUE;
 8008d9a:	2001      	movs	r0, #1
 8008d9c:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8008d9e:	f000 fbdb 	bl	8009558 <vPortExitCritical>
}
 8008da2:	9801      	ldr	r0, [sp, #4]
 8008da4:	b003      	add	sp, #12
 8008da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8008db8:	e7fe      	b.n	8008db8 <xTaskCheckForTimeOut+0x4c>
 8008dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dbe:	f383 8811 	msr	BASEPRI, r3
 8008dc2:	f3bf 8f6f 	isb	sy
 8008dc6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8008dca:	e7fe      	b.n	8008dca <xTaskCheckForTimeOut+0x5e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008dcc:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008dd0:	4573      	cmp	r3, lr
 8008dd2:	d90b      	bls.n	8008dec <xTaskCheckForTimeOut+0x80>
			*pxTicksToWait -= xElapsedTime;
 8008dd4:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008dd6:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008dda:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8008ddc:	4403      	add	r3, r0
			xReturn = pdFALSE;
 8008dde:	2000      	movs	r0, #0
			*pxTicksToWait -= xElapsedTime;
 8008de0:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008de2:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 8008de6:	e7d9      	b.n	8008d9c <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
 8008de8:	2000      	movs	r0, #0
 8008dea:	e7d7      	b.n	8008d9c <xTaskCheckForTimeOut+0x30>
			*pxTicksToWait = 0;
 8008dec:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8008dee:	2001      	movs	r0, #1
			*pxTicksToWait = 0;
 8008df0:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8008df2:	e7d3      	b.n	8008d9c <xTaskCheckForTimeOut+0x30>
 8008df4:	24002228 	.word	0x24002228
 8008df8:	240021e0 	.word	0x240021e0

08008dfc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008dfc:	4b01      	ldr	r3, [pc, #4]	; (8008e04 <vTaskMissedYield+0x8>)
 8008dfe:	2201      	movs	r2, #1
 8008e00:	601a      	str	r2, [r3, #0]
}
 8008e02:	4770      	bx	lr
 8008e04:	2400222c 	.word	0x2400222c

08008e08 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8008e08:	4b01      	ldr	r3, [pc, #4]	; (8008e10 <xTaskGetCurrentTaskHandle+0x8>)
 8008e0a:	6818      	ldr	r0, [r3, #0]
	}
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	24001d34 	.word	0x24001d34

08008e14 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <xTaskGetSchedulerState+0x18>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	b133      	cbz	r3, 8008e28 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e1a:	4b05      	ldr	r3, [pc, #20]	; (8008e30 <xTaskGetSchedulerState+0x1c>)
 8008e1c:	6818      	ldr	r0, [r3, #0]
 8008e1e:	fab0 f080 	clz	r0, r0
 8008e22:	0940      	lsrs	r0, r0, #5
 8008e24:	0040      	lsls	r0, r0, #1
 8008e26:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e28:	2001      	movs	r0, #1
	}
 8008e2a:	4770      	bx	lr
 8008e2c:	240021fc 	.word	0x240021fc
 8008e30:	240021a8 	.word	0x240021a8

08008e34 <xTaskPriorityInherit>:
	{
 8008e34:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8008e36:	4604      	mov	r4, r0
	{
 8008e38:	b082      	sub	sp, #8
		if( pxMutexHolder != NULL )
 8008e3a:	b1c8      	cbz	r0, 8008e70 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008e3c:	4d1d      	ldr	r5, [pc, #116]	; (8008eb4 <xTaskPriorityInherit+0x80>)
 8008e3e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008e40:	682a      	ldr	r2, [r5, #0]
 8008e42:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d215      	bcs.n	8008e74 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e48:	6982      	ldr	r2, [r0, #24]
 8008e4a:	2a00      	cmp	r2, #0
 8008e4c:	db04      	blt.n	8008e58 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e4e:	682a      	ldr	r2, [r5, #0]
 8008e50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008e52:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8008e56:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008e58:	4e17      	ldr	r6, [pc, #92]	; (8008eb8 <xTaskPriorityInherit+0x84>)
 8008e5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008e5e:	6962      	ldr	r2, [r4, #20]
 8008e60:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d00e      	beq.n	8008e86 <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e68:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 8008e6a:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e6e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 8008e70:	b002      	add	sp, #8
 8008e72:	bd70      	pop	{r4, r5, r6, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e74:	682b      	ldr	r3, [r5, #0]
 8008e76:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8008e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e7a:	4298      	cmp	r0, r3
 8008e7c:	bf2c      	ite	cs
 8008e7e:	2000      	movcs	r0, #0
 8008e80:	2001      	movcc	r0, #1
	}
 8008e82:	b002      	add	sp, #8
 8008e84:	bd70      	pop	{r4, r5, r6, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e86:	1d21      	adds	r1, r4, #4
 8008e88:	4608      	mov	r0, r1
 8008e8a:	9101      	str	r1, [sp, #4]
 8008e8c:	f7fe fca4 	bl	80077d8 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e90:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e92:	4b0a      	ldr	r3, [pc, #40]	; (8008ebc <xTaskPriorityInherit+0x88>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e94:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	9901      	ldr	r1, [sp, #4]
 8008e9a:	4290      	cmp	r0, r2
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e9c:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e9e:	d900      	bls.n	8008ea2 <xTaskPriorityInherit+0x6e>
 8008ea0:	6018      	str	r0, [r3, #0]
 8008ea2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008ea6:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8008eaa:	f7fe fc6d 	bl	8007788 <vListInsertEnd>
				xReturn = pdTRUE;
 8008eae:	2001      	movs	r0, #1
 8008eb0:	e7de      	b.n	8008e70 <xTaskPriorityInherit+0x3c>
 8008eb2:	bf00      	nop
 8008eb4:	24001d34 	.word	0x24001d34
 8008eb8:	24001d40 	.word	0x24001d40
 8008ebc:	240021b0 	.word	0x240021b0

08008ec0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008ec0:	b318      	cbz	r0, 8008f0a <xTaskPriorityDisinherit+0x4a>
			configASSERT( pxTCB == pxCurrentTCB );
 8008ec2:	4b1f      	ldr	r3, [pc, #124]	; (8008f40 <xTaskPriorityDisinherit+0x80>)
	{
 8008ec4:	b510      	push	{r4, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8008ec6:	681c      	ldr	r4, [r3, #0]
	{
 8008ec8:	b082      	sub	sp, #8
			configASSERT( pxTCB == pxCurrentTCB );
 8008eca:	4284      	cmp	r4, r0
 8008ecc:	d008      	beq.n	8008ee0 <xTaskPriorityDisinherit+0x20>
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	e7fe      	b.n	8008ede <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ee0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008ee2:	b14b      	cbz	r3, 8008ef8 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ee4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8008ee6:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ee8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 8008eea:	6523      	str	r3, [r4, #80]	; 0x50
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008eec:	4291      	cmp	r1, r2
 8008eee:	d000      	beq.n	8008ef2 <xTaskPriorityDisinherit+0x32>
 8008ef0:	b16b      	cbz	r3, 8008f0e <xTaskPriorityDisinherit+0x4e>
	BaseType_t xReturn = pdFALSE;
 8008ef2:	2000      	movs	r0, #0
	}
 8008ef4:	b002      	add	sp, #8
 8008ef6:	bd10      	pop	{r4, pc}
 8008ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008f08:	e7fe      	b.n	8008f08 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8008f0a:	2000      	movs	r0, #0
	}
 8008f0c:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f0e:	1d21      	adds	r1, r4, #4
 8008f10:	4608      	mov	r0, r1
 8008f12:	9101      	str	r1, [sp, #4]
 8008f14:	f7fe fc60 	bl	80077d8 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f18:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
					prvAddTaskToReadyList( pxTCB );
 8008f1a:	4b0a      	ldr	r3, [pc, #40]	; (8008f44 <xTaskPriorityDisinherit+0x84>)
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f1c:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
					prvAddTaskToReadyList( pxTCB );
 8008f20:	9901      	ldr	r1, [sp, #4]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f22:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f24:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f26:	681a      	ldr	r2, [r3, #0]
 8008f28:	4290      	cmp	r0, r2
 8008f2a:	d900      	bls.n	8008f2e <xTaskPriorityDisinherit+0x6e>
 8008f2c:	6018      	str	r0, [r3, #0]
 8008f2e:	4b06      	ldr	r3, [pc, #24]	; (8008f48 <xTaskPriorityDisinherit+0x88>)
 8008f30:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008f34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f38:	f7fe fc26 	bl	8007788 <vListInsertEnd>
					xReturn = pdTRUE;
 8008f3c:	2001      	movs	r0, #1
		return xReturn;
 8008f3e:	e7d9      	b.n	8008ef4 <xTaskPriorityDisinherit+0x34>
 8008f40:	24001d34 	.word	0x24001d34
 8008f44:	240021b0 	.word	0x240021b0
 8008f48:	24001d40 	.word	0x24001d40

08008f4c <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	d040      	beq.n	8008fd2 <vTaskPriorityDisinheritAfterTimeout+0x86>
			configASSERT( pxTCB->uxMutexesHeld );
 8008f50:	6d03      	ldr	r3, [r0, #80]	; 0x50
	{
 8008f52:	b530      	push	{r4, r5, lr}
 8008f54:	4604      	mov	r4, r0
 8008f56:	b083      	sub	sp, #12
			configASSERT( pxTCB->uxMutexesHeld );
 8008f58:	b153      	cbz	r3, 8008f70 <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008f5a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008f5c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008f5e:	4281      	cmp	r1, r0
 8008f60:	bf38      	it	cc
 8008f62:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d101      	bne.n	8008f6c <vTaskPriorityDisinheritAfterTimeout+0x20>
 8008f68:	428a      	cmp	r2, r1
 8008f6a:	d10a      	bne.n	8008f82 <vTaskPriorityDisinheritAfterTimeout+0x36>
	}
 8008f6c:	b003      	add	sp, #12
 8008f6e:	bd30      	pop	{r4, r5, pc}
 8008f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f74:	f383 8811 	msr	BASEPRI, r3
 8008f78:	f3bf 8f6f 	isb	sy
 8008f7c:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008f80:	e7fe      	b.n	8008f80 <vTaskPriorityDisinheritAfterTimeout+0x34>
					configASSERT( pxTCB != pxCurrentTCB );
 8008f82:	4b19      	ldr	r3, [pc, #100]	; (8008fe8 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	42a3      	cmp	r3, r4
 8008f88:	d024      	beq.n	8008fd4 <vTaskPriorityDisinheritAfterTimeout+0x88>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008f8a:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8008f8c:	62e1      	str	r1, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	db02      	blt.n	8008f98 <vTaskPriorityDisinheritAfterTimeout+0x4c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f92:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
 8008f96:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008f98:	4d14      	ldr	r5, [pc, #80]	; (8008fec <vTaskPriorityDisinheritAfterTimeout+0xa0>)
 8008f9a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008f9e:	6961      	ldr	r1, [r4, #20]
 8008fa0:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8008fa4:	4299      	cmp	r1, r3
 8008fa6:	d1e1      	bne.n	8008f6c <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008fa8:	1d21      	adds	r1, r4, #4
 8008faa:	4608      	mov	r0, r1
 8008fac:	9101      	str	r1, [sp, #4]
 8008fae:	f7fe fc13 	bl	80077d8 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8008fb2:	4b0f      	ldr	r3, [pc, #60]	; (8008ff0 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8008fb4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	9901      	ldr	r1, [sp, #4]
 8008fba:	4290      	cmp	r0, r2
 8008fbc:	d900      	bls.n	8008fc0 <vTaskPriorityDisinheritAfterTimeout+0x74>
 8008fbe:	6018      	str	r0, [r3, #0]
 8008fc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008fc4:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 8008fc8:	b003      	add	sp, #12
 8008fca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
						prvAddTaskToReadyList( pxTCB );
 8008fce:	f7fe bbdb 	b.w	8007788 <vListInsertEnd>
 8008fd2:	4770      	bx	lr
 8008fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 8008fe4:	e7fe      	b.n	8008fe4 <vTaskPriorityDisinheritAfterTimeout+0x98>
 8008fe6:	bf00      	nop
 8008fe8:	24001d34 	.word	0x24001d34
 8008fec:	24001d40 	.word	0x24001d40
 8008ff0:	240021b0 	.word	0x240021b0

08008ff4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008ff4:	4b04      	ldr	r3, [pc, #16]	; (8009008 <pvTaskIncrementMutexHeldCount+0x14>)
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	b11a      	cbz	r2, 8009002 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8008ffa:	6819      	ldr	r1, [r3, #0]
 8008ffc:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008ffe:	3201      	adds	r2, #1
 8009000:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 8009002:	6818      	ldr	r0, [r3, #0]
	}
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	24001d34 	.word	0x24001d34

0800900c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800900c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800900e:	4c12      	ldr	r4, [pc, #72]	; (8009058 <prvCheckForValidListAndQueue+0x4c>)
{
 8009010:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8009012:	f000 fa7f 	bl	8009514 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8009016:	6825      	ldr	r5, [r4, #0]
 8009018:	b125      	cbz	r5, 8009024 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 800901a:	b003      	add	sp, #12
 800901c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8009020:	f000 ba9a 	b.w	8009558 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8009024:	4f0d      	ldr	r7, [pc, #52]	; (800905c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 8009026:	4e0e      	ldr	r6, [pc, #56]	; (8009060 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8009028:	4638      	mov	r0, r7
 800902a:	f7fe fb9d 	bl	8007768 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800902e:	4630      	mov	r0, r6
 8009030:	f7fe fb9a 	bl	8007768 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009034:	4a0b      	ldr	r2, [pc, #44]	; (8009064 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009036:	9500      	str	r5, [sp, #0]
 8009038:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 800903a:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800903c:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 800903e:	4a0a      	ldr	r2, [pc, #40]	; (8009068 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009040:	4b0a      	ldr	r3, [pc, #40]	; (800906c <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8009042:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009044:	4a0a      	ldr	r2, [pc, #40]	; (8009070 <prvCheckForValidListAndQueue+0x64>)
 8009046:	f7fe fca9 	bl	800799c <xQueueGenericCreateStatic>
 800904a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800904c:	2800      	cmp	r0, #0
 800904e:	d0e4      	beq.n	800901a <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009050:	4908      	ldr	r1, [pc, #32]	; (8009074 <prvCheckForValidListAndQueue+0x68>)
 8009052:	f7ff f9a1 	bl	8008398 <vQueueAddToRegistry>
 8009056:	e7e0      	b.n	800901a <prvCheckForValidListAndQueue+0xe>
 8009058:	24002354 	.word	0x24002354
 800905c:	240022d8 	.word	0x240022d8
 8009060:	240022ec 	.word	0x240022ec
 8009064:	24002230 	.word	0x24002230
 8009068:	24002234 	.word	0x24002234
 800906c:	24002304 	.word	0x24002304
 8009070:	24002238 	.word	0x24002238
 8009074:	08012f1c 	.word	0x08012f1c

08009078 <xTimerCreateTimerTask>:
{
 8009078:	b530      	push	{r4, r5, lr}
 800907a:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 800907c:	f7ff ffc6 	bl	800900c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8009080:	4b12      	ldr	r3, [pc, #72]	; (80090cc <xTimerCreateTimerTask+0x54>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	b1cb      	cbz	r3, 80090ba <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009086:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009088:	aa07      	add	r2, sp, #28
 800908a:	a906      	add	r1, sp, #24
 800908c:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800908e:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009090:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009094:	f7fe fb58 	bl	8007748 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009098:	4623      	mov	r3, r4
 800909a:	9a07      	ldr	r2, [sp, #28]
 800909c:	9500      	str	r5, [sp, #0]
 800909e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 80090a2:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80090a6:	490a      	ldr	r1, [pc, #40]	; (80090d0 <xTimerCreateTimerTask+0x58>)
 80090a8:	480a      	ldr	r0, [pc, #40]	; (80090d4 <xTimerCreateTimerTask+0x5c>)
 80090aa:	f7ff fb2b 	bl	8008704 <xTaskCreateStatic>
 80090ae:	4b0a      	ldr	r3, [pc, #40]	; (80090d8 <xTimerCreateTimerTask+0x60>)
 80090b0:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80090b2:	b110      	cbz	r0, 80090ba <xTimerCreateTimerTask+0x42>
}
 80090b4:	2001      	movs	r0, #1
 80090b6:	b009      	add	sp, #36	; 0x24
 80090b8:	bd30      	pop	{r4, r5, pc}
 80090ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 80090ca:	e7fe      	b.n	80090ca <xTimerCreateTimerTask+0x52>
 80090cc:	24002354 	.word	0x24002354
 80090d0:	08012f24 	.word	0x08012f24
 80090d4:	080091c9 	.word	0x080091c9
 80090d8:	24002358 	.word	0x24002358

080090dc <xTimerGenericCommand>:
	configASSERT( xTimer );
 80090dc:	b1c8      	cbz	r0, 8009112 <xTimerGenericCommand+0x36>
{
 80090de:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 80090e0:	4e17      	ldr	r6, [pc, #92]	; (8009140 <xTimerGenericCommand+0x64>)
{
 80090e2:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 80090e4:	6834      	ldr	r4, [r6, #0]
 80090e6:	b18c      	cbz	r4, 800910c <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80090e8:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80090ea:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 80090ec:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80090f0:	dc18      	bgt.n	8009124 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80090f2:	f7ff fe8f 	bl	8008e14 <xTaskGetSchedulerState>
 80090f6:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80090f8:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80090fc:	d01a      	beq.n	8009134 <xTimerGenericCommand+0x58>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80090fe:	4669      	mov	r1, sp
 8009100:	461a      	mov	r2, r3
 8009102:	6830      	ldr	r0, [r6, #0]
 8009104:	f7fe fd06 	bl	8007b14 <xQueueGenericSend>
}
 8009108:	b004      	add	sp, #16
 800910a:	bd70      	pop	{r4, r5, r6, pc}
BaseType_t xReturn = pdFAIL;
 800910c:	4620      	mov	r0, r4
}
 800910e:	b004      	add	sp, #16
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8009122:	e7fe      	b.n	8009122 <xTimerGenericCommand+0x46>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009124:	461a      	mov	r2, r3
 8009126:	4669      	mov	r1, sp
 8009128:	2300      	movs	r3, #0
 800912a:	4620      	mov	r0, r4
 800912c:	f7fe fe2a 	bl	8007d84 <xQueueGenericSendFromISR>
}
 8009130:	b004      	add	sp, #16
 8009132:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009134:	9a08      	ldr	r2, [sp, #32]
 8009136:	4669      	mov	r1, sp
 8009138:	6830      	ldr	r0, [r6, #0]
 800913a:	f7fe fceb 	bl	8007b14 <xQueueGenericSend>
 800913e:	e7e6      	b.n	800910e <xTimerGenericCommand+0x32>
 8009140:	24002354 	.word	0x24002354

08009144 <prvSwitchTimerLists>:
{
 8009144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009148:	4e1d      	ldr	r6, [pc, #116]	; (80091c0 <prvSwitchTimerLists+0x7c>)
 800914a:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800914c:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009150:	e00d      	b.n	800916e <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009152:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009154:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009156:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009158:	1d25      	adds	r5, r4, #4
 800915a:	4628      	mov	r0, r5
 800915c:	f7fe fb3c 	bl	80077d8 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009160:	6a23      	ldr	r3, [r4, #32]
 8009162:	4620      	mov	r0, r4
 8009164:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009166:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800916a:	075b      	lsls	r3, r3, #29
 800916c:	d40a      	bmi.n	8009184 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800916e:	6833      	ldr	r3, [r6, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	2a00      	cmp	r2, #0
 8009174:	d1ed      	bne.n	8009152 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8009176:	4a13      	ldr	r2, [pc, #76]	; (80091c4 <prvSwitchTimerLists+0x80>)
 8009178:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800917a:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800917c:	6031      	str	r1, [r6, #0]
}
 800917e:	b002      	add	sp, #8
 8009180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009184:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009186:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009188:	2300      	movs	r3, #0
 800918a:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800918c:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800918e:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 8009190:	42af      	cmp	r7, r5
 8009192:	d205      	bcs.n	80091a0 <prvSwitchTimerLists+0x5c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009194:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009196:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009198:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800919a:	f7fe fb05 	bl	80077a8 <vListInsert>
 800919e:	e7e6      	b.n	800916e <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80091a0:	4619      	mov	r1, r3
 80091a2:	f8cd 8000 	str.w	r8, [sp]
 80091a6:	f7ff ff99 	bl	80090dc <xTimerGenericCommand>
				configASSERT( xResult );
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d1df      	bne.n	800916e <prvSwitchTimerLists+0x2a>
 80091ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	e7fe      	b.n	80091be <prvSwitchTimerLists+0x7a>
 80091c0:	24002230 	.word	0x24002230
 80091c4:	24002234 	.word	0x24002234

080091c8 <prvTimerTask>:
{
 80091c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091cc:	4e96      	ldr	r6, [pc, #600]	; (8009428 <prvTimerTask+0x260>)
 80091ce:	b087      	sub	sp, #28
 80091d0:	4d96      	ldr	r5, [pc, #600]	; (800942c <prvTimerTask+0x264>)
					portYIELD_WITHIN_API();
 80091d2:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 80091d6:	4c96      	ldr	r4, [pc, #600]	; (8009430 <prvTimerTask+0x268>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80091d8:	6833      	ldr	r3, [r6, #0]
 80091da:	681f      	ldr	r7, [r3, #0]
 80091dc:	2f00      	cmp	r7, #0
 80091de:	f000 80a9 	beq.w	8009334 <prvTimerTask+0x16c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80091e2:	68db      	ldr	r3, [r3, #12]
 80091e4:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 80091e6:	f7ff fb49 	bl	800887c <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80091ea:	f7ff fb4f 	bl	800888c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80091ee:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 80091f0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80091f2:	4290      	cmp	r0, r2
 80091f4:	f0c0 80a6 	bcc.w	8009344 <prvTimerTask+0x17c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80091f8:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 80091fa:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80091fc:	f200 80c7 	bhi.w	800938e <prvTimerTask+0x1c6>
				( void ) xTaskResumeAll();
 8009200:	f7ff fc90 	bl	8008b24 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009204:	6832      	ldr	r2, [r6, #0]
 8009206:	68d2      	ldr	r2, [r2, #12]
 8009208:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800920c:	f10b 0804 	add.w	r8, fp, #4
 8009210:	4640      	mov	r0, r8
 8009212:	f7fe fae1 	bl	80077d8 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009216:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
 800921a:	0743      	lsls	r3, r0, #29
 800921c:	f100 80c6 	bmi.w	80093ac <prvTimerTask+0x1e4>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009220:	f020 0001 	bic.w	r0, r0, #1
 8009224:	f88b 0028 	strb.w	r0, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009228:	f8db 3020 	ldr.w	r3, [fp, #32]
 800922c:	4658      	mov	r0, fp
 800922e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009230:	2200      	movs	r2, #0
 8009232:	a902      	add	r1, sp, #8
 8009234:	6820      	ldr	r0, [r4, #0]
 8009236:	f7fe fe67 	bl	8007f08 <xQueueReceive>
 800923a:	2800      	cmp	r0, #0
 800923c:	d0cc      	beq.n	80091d8 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800923e:	9b02      	ldr	r3, [sp, #8]
 8009240:	2b00      	cmp	r3, #0
 8009242:	db6e      	blt.n	8009322 <prvTimerTask+0x15a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009244:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	b113      	cbz	r3, 8009250 <prvTimerTask+0x88>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800924a:	1d38      	adds	r0, r7, #4
 800924c:	f7fe fac4 	bl	80077d8 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8009250:	f7ff fb1c 	bl	800888c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009254:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8009256:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8009258:	4298      	cmp	r0, r3
 800925a:	d37a      	bcc.n	8009352 <prvTimerTask+0x18a>
			switch( xMessage.xMessageID )
 800925c:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 800925e:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 8009262:	2b09      	cmp	r3, #9
 8009264:	d8e4      	bhi.n	8009230 <prvTimerTask+0x68>
 8009266:	e8df f003 	tbb	[pc, r3]
 800926a:	0505      	.short	0x0505
 800926c:	53364c05 	.word	0x53364c05
 8009270:	364c0505 	.word	0x364c0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009274:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009278:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800927a:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800927e:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009280:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009282:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009286:	185a      	adds	r2, r3, r1
 8009288:	bf2c      	ite	cs
 800928a:	2001      	movcs	r0, #1
 800928c:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 800928e:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009290:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8009292:	d87e      	bhi.n	8009392 <prvTimerTask+0x1ca>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009294:	eba8 0303 	sub.w	r3, r8, r3
 8009298:	4299      	cmp	r1, r3
 800929a:	f200 80b0 	bhi.w	80093fe <prvTimerTask+0x236>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800929e:	6a3b      	ldr	r3, [r7, #32]
 80092a0:	4638      	mov	r0, r7
 80092a2:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092a4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80092a8:	0759      	lsls	r1, r3, #29
 80092aa:	d5c1      	bpl.n	8009230 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80092ac:	2200      	movs	r2, #0
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	4638      	mov	r0, r7
 80092b2:	9200      	str	r2, [sp, #0]
 80092b4:	9a03      	ldr	r2, [sp, #12]
 80092b6:	441a      	add	r2, r3
 80092b8:	2300      	movs	r3, #0
 80092ba:	4619      	mov	r1, r3
 80092bc:	f7ff ff0e 	bl	80090dc <xTimerGenericCommand>
							configASSERT( xResult );
 80092c0:	2800      	cmp	r0, #0
 80092c2:	d1b5      	bne.n	8009230 <prvTimerTask+0x68>
 80092c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	e7fe      	b.n	80092d4 <prvTimerTask+0x10c>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092d6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80092da:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092dc:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80092e0:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092e2:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 8095 	beq.w	8009416 <prvTimerTask+0x24e>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092ec:	4443      	add	r3, r8
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80092ee:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80092f0:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 80092f2:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80092f4:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 80092f6:	d855      	bhi.n	80093a4 <prvTimerTask+0x1dc>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80092f8:	4b4e      	ldr	r3, [pc, #312]	; (8009434 <prvTimerTask+0x26c>)
 80092fa:	6818      	ldr	r0, [r3, #0]
 80092fc:	f7fe fa54 	bl	80077a8 <vListInsert>
	return xProcessTimerNow;
 8009300:	e796      	b.n	8009230 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009302:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009306:	f023 0301 	bic.w	r3, r3, #1
 800930a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
					break;
 800930e:	e78f      	b.n	8009230 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009310:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009314:	079a      	lsls	r2, r3, #30
 8009316:	d569      	bpl.n	80093ec <prvTimerTask+0x224>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009318:	f023 0301 	bic.w	r3, r3, #1
 800931c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8009320:	e786      	b.n	8009230 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009322:	9b03      	ldr	r3, [sp, #12]
 8009324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009328:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800932a:	9b02      	ldr	r3, [sp, #8]
 800932c:	2b00      	cmp	r3, #0
 800932e:	f6ff af7f 	blt.w	8009230 <prvTimerTask+0x68>
 8009332:	e787      	b.n	8009244 <prvTimerTask+0x7c>
	vTaskSuspendAll();
 8009334:	f7ff faa2 	bl	800887c <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8009338:	f7ff faa8 	bl	800888c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800933c:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 800933e:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8009340:	4290      	cmp	r0, r2
 8009342:	d209      	bcs.n	8009358 <prvTimerTask+0x190>
		prvSwitchTimerLists();
 8009344:	f7ff fefe 	bl	8009144 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8009348:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 800934c:	f7ff fbea 	bl	8008b24 <xTaskResumeAll>
 8009350:	e76e      	b.n	8009230 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 8009352:	f7ff fef7 	bl	8009144 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009356:	e781      	b.n	800925c <prvTimerTask+0x94>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009358:	4b36      	ldr	r3, [pc, #216]	; (8009434 <prvTimerTask+0x26c>)
	xLastTime = xTimeNow;
 800935a:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	6812      	ldr	r2, [r2, #0]
 8009362:	fab2 f282 	clz	r2, r2
 8009366:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009368:	eba7 010a 	sub.w	r1, r7, sl
 800936c:	6820      	ldr	r0, [r4, #0]
 800936e:	f7ff f829 	bl	80083c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009372:	f7ff fbd7 	bl	8008b24 <xTaskResumeAll>
 8009376:	2800      	cmp	r0, #0
 8009378:	f47f af5a 	bne.w	8009230 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 800937c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009380:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 8009384:	f3bf 8f4f 	dsb	sy
 8009388:	f3bf 8f6f 	isb	sy
 800938c:	e750      	b.n	8009230 <prvTimerTask+0x68>
 800938e:	2200      	movs	r2, #0
 8009390:	e7ea      	b.n	8009368 <prvTimerTask+0x1a0>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009392:	4543      	cmp	r3, r8
 8009394:	d901      	bls.n	800939a <prvTimerTask+0x1d2>
 8009396:	2800      	cmp	r0, #0
 8009398:	d081      	beq.n	800929e <prvTimerTask+0xd6>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800939a:	1d39      	adds	r1, r7, #4
 800939c:	6830      	ldr	r0, [r6, #0]
 800939e:	f7fe fa03 	bl	80077a8 <vListInsert>
	return xProcessTimerNow;
 80093a2:	e745      	b.n	8009230 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093a4:	6830      	ldr	r0, [r6, #0]
 80093a6:	f7fe f9ff 	bl	80077a8 <vListInsert>
 80093aa:	e741      	b.n	8009230 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093ac:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80093b0:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093b4:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 80093b6:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80093b8:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 80093bc:	d31a      	bcc.n	80093f4 <prvTimerTask+0x22c>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093be:	ebaa 0307 	sub.w	r3, sl, r7
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d821      	bhi.n	800940a <prvTimerTask+0x242>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093c6:	2300      	movs	r3, #0
 80093c8:	463a      	mov	r2, r7
 80093ca:	4658      	mov	r0, fp
 80093cc:	4619      	mov	r1, r3
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	f7ff fe84 	bl	80090dc <xTimerGenericCommand>
			configASSERT( xResult );
 80093d4:	2800      	cmp	r0, #0
 80093d6:	f47f af27 	bne.w	8009228 <prvTimerTask+0x60>
 80093da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	e7fe      	b.n	80093ea <prvTimerTask+0x222>
							vPortFree( pxTimer );
 80093ec:	4638      	mov	r0, r7
 80093ee:	f000 faa3 	bl	8009938 <vPortFree>
 80093f2:	e71d      	b.n	8009230 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093f4:	4641      	mov	r1, r8
 80093f6:	6830      	ldr	r0, [r6, #0]
 80093f8:	f7fe f9d6 	bl	80077a8 <vListInsert>
	return xProcessTimerNow;
 80093fc:	e714      	b.n	8009228 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80093fe:	4b0d      	ldr	r3, [pc, #52]	; (8009434 <prvTimerTask+0x26c>)
 8009400:	1d39      	adds	r1, r7, #4
 8009402:	6818      	ldr	r0, [r3, #0]
 8009404:	f7fe f9d0 	bl	80077a8 <vListInsert>
	return xProcessTimerNow;
 8009408:	e712      	b.n	8009230 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800940a:	4b0a      	ldr	r3, [pc, #40]	; (8009434 <prvTimerTask+0x26c>)
 800940c:	4641      	mov	r1, r8
 800940e:	6818      	ldr	r0, [r3, #0]
 8009410:	f7fe f9ca 	bl	80077a8 <vListInsert>
	return xProcessTimerNow;
 8009414:	e708      	b.n	8009228 <prvTimerTask+0x60>
 8009416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941a:	f383 8811 	msr	BASEPRI, r3
 800941e:	f3bf 8f6f 	isb	sy
 8009422:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009426:	e7fe      	b.n	8009426 <prvTimerTask+0x25e>
 8009428:	24002230 	.word	0x24002230
 800942c:	24002300 	.word	0x24002300
 8009430:	24002354 	.word	0x24002354
 8009434:	24002234 	.word	0x24002234

08009438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009438:	4808      	ldr	r0, [pc, #32]	; (800945c <prvPortStartFirstTask+0x24>)
 800943a:	6800      	ldr	r0, [r0, #0]
 800943c:	6800      	ldr	r0, [r0, #0]
 800943e:	f380 8808 	msr	MSP, r0
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8814 	msr	CONTROL, r0
 800944a:	b662      	cpsie	i
 800944c:	b661      	cpsie	f
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	df00      	svc	0
 8009458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800945a:	0000      	.short	0x0000
 800945c:	e000ed08 	.word	0xe000ed08

08009460 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009460:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009470 <vPortEnableVFP+0x10>
 8009464:	6801      	ldr	r1, [r0, #0]
 8009466:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800946a:	6001      	str	r1, [r0, #0]
 800946c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800946e:	0000      	.short	0x0000
 8009470:	e000ed88 	.word	0xe000ed88

08009474 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8009474:	4b0e      	ldr	r3, [pc, #56]	; (80094b0 <prvTaskExitError+0x3c>)
{
 8009476:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009478:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 800947a:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 800947c:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800947e:	3301      	adds	r3, #1
 8009480:	d008      	beq.n	8009494 <prvTaskExitError+0x20>
 8009482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009486:	f383 8811 	msr	BASEPRI, r3
 800948a:	f3bf 8f6f 	isb	sy
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	e7fe      	b.n	8009492 <prvTaskExitError+0x1e>
 8009494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80094a4:	9b01      	ldr	r3, [sp, #4]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d0fc      	beq.n	80094a4 <prvTaskExitError+0x30>
}
 80094aa:	b002      	add	sp, #8
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	24000024 	.word	0x24000024

080094b4 <pxPortInitialiseStack>:
{
 80094b4:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094b6:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094ba:	4809      	ldr	r0, [pc, #36]	; (80094e0 <pxPortInitialiseStack+0x2c>)
{
 80094bc:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094be:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094c2:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094c6:	f843 2c20 	str.w	r2, [r3, #-32]
}
 80094ca:	f1a3 0044 	sub.w	r0, r3, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094ce:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094d2:	f06f 0102 	mvn.w	r1, #2
}
 80094d6:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094da:	f843 1c24 	str.w	r1, [r3, #-36]
}
 80094de:	4770      	bx	lr
 80094e0:	08009475 	.word	0x08009475
	...

080094f0 <SVC_Handler>:
	__asm volatile (
 80094f0:	4b07      	ldr	r3, [pc, #28]	; (8009510 <pxCurrentTCBConst2>)
 80094f2:	6819      	ldr	r1, [r3, #0]
 80094f4:	6808      	ldr	r0, [r1, #0]
 80094f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094fa:	f380 8809 	msr	PSP, r0
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f04f 0000 	mov.w	r0, #0
 8009506:	f380 8811 	msr	BASEPRI, r0
 800950a:	4770      	bx	lr
 800950c:	f3af 8000 	nop.w

08009510 <pxCurrentTCBConst2>:
 8009510:	24001d34 	.word	0x24001d34

08009514 <vPortEnterCritical>:
 8009514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009518:	f383 8811 	msr	BASEPRI, r3
 800951c:	f3bf 8f6f 	isb	sy
 8009520:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009524:	4a0b      	ldr	r2, [pc, #44]	; (8009554 <vPortEnterCritical+0x40>)
 8009526:	6813      	ldr	r3, [r2, #0]
 8009528:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800952a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800952c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800952e:	d000      	beq.n	8009532 <vPortEnterCritical+0x1e>
}
 8009530:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009532:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009536:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b00      	cmp	r3, #0
 800953e:	d0f7      	beq.n	8009530 <vPortEnterCritical+0x1c>
 8009540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009544:	f383 8811 	msr	BASEPRI, r3
 8009548:	f3bf 8f6f 	isb	sy
 800954c:	f3bf 8f4f 	dsb	sy
 8009550:	e7fe      	b.n	8009550 <vPortEnterCritical+0x3c>
 8009552:	bf00      	nop
 8009554:	24000024 	.word	0x24000024

08009558 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009558:	4a08      	ldr	r2, [pc, #32]	; (800957c <vPortExitCritical+0x24>)
 800955a:	6813      	ldr	r3, [r2, #0]
 800955c:	b943      	cbnz	r3, 8009570 <vPortExitCritical+0x18>
 800955e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	e7fe      	b.n	800956e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8009570:	3b01      	subs	r3, #1
 8009572:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009574:	b90b      	cbnz	r3, 800957a <vPortExitCritical+0x22>
	__asm volatile
 8009576:	f383 8811 	msr	BASEPRI, r3
}
 800957a:	4770      	bx	lr
 800957c:	24000024 	.word	0x24000024

08009580 <PendSV_Handler>:
	__asm volatile
 8009580:	f3ef 8009 	mrs	r0, PSP
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	4b15      	ldr	r3, [pc, #84]	; (80095e0 <pxCurrentTCBConst>)
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	f01e 0f10 	tst.w	lr, #16
 8009590:	bf08      	it	eq
 8009592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800959a:	6010      	str	r0, [r2, #0]
 800959c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80095a4:	f380 8811 	msr	BASEPRI, r0
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f7ff faf8 	bl	8008ba4 <vTaskSwitchContext>
 80095b4:	f04f 0000 	mov.w	r0, #0
 80095b8:	f380 8811 	msr	BASEPRI, r0
 80095bc:	bc09      	pop	{r0, r3}
 80095be:	6819      	ldr	r1, [r3, #0]
 80095c0:	6808      	ldr	r0, [r1, #0]
 80095c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c6:	f01e 0f10 	tst.w	lr, #16
 80095ca:	bf08      	it	eq
 80095cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80095d0:	f380 8809 	msr	PSP, r0
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	f3af 8000 	nop.w

080095e0 <pxCurrentTCBConst>:
 80095e0:	24001d34 	.word	0x24001d34

080095e4 <xPortSysTickHandler>:
{
 80095e4:	b508      	push	{r3, lr}
	__asm volatile
 80095e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ea:	f383 8811 	msr	BASEPRI, r3
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80095f6:	f7ff f957 	bl	80088a8 <xTaskIncrementTick>
 80095fa:	b128      	cbz	r0, 8009608 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80095fc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009604:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8009608:	2300      	movs	r3, #0
 800960a:	f383 8811 	msr	BASEPRI, r3
}
 800960e:	bd08      	pop	{r3, pc}

08009610 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009610:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8009614:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009616:	4806      	ldr	r0, [pc, #24]	; (8009630 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009618:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800961a:	4906      	ldr	r1, [pc, #24]	; (8009634 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800961c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800961e:	6803      	ldr	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009620:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009622:	fba1 1303 	umull	r1, r3, r1, r3
 8009626:	099b      	lsrs	r3, r3, #6
 8009628:	3b01      	subs	r3, #1
 800962a:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800962c:	6110      	str	r0, [r2, #16]
}
 800962e:	4770      	bx	lr
 8009630:	24000000 	.word	0x24000000
 8009634:	10624dd3 	.word	0x10624dd3

08009638 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009638:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800963c:	4a3d      	ldr	r2, [pc, #244]	; (8009734 <xPortStartScheduler+0xfc>)
 800963e:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 8009642:	4291      	cmp	r1, r2
 8009644:	d041      	beq.n	80096ca <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009646:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800964a:	4b3b      	ldr	r3, [pc, #236]	; (8009738 <xPortStartScheduler+0x100>)
 800964c:	429a      	cmp	r2, r3
 800964e:	d033      	beq.n	80096b8 <xPortStartScheduler+0x80>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009650:	4b3a      	ldr	r3, [pc, #232]	; (800973c <xPortStartScheduler+0x104>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009652:	20ff      	movs	r0, #255	; 0xff
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009654:	493a      	ldr	r1, [pc, #232]	; (8009740 <xPortStartScheduler+0x108>)
{
 8009656:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009658:	781a      	ldrb	r2, [r3, #0]
{
 800965a:	b083      	sub	sp, #12
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800965c:	4c39      	ldr	r4, [pc, #228]	; (8009744 <xPortStartScheduler+0x10c>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800965e:	b2d2      	uxtb	r2, r2
 8009660:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009662:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009664:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009666:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009668:	6022      	str	r2, [r4, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800966a:	b2db      	uxtb	r3, r3
 800966c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009670:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009674:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009678:	f003 0350 	and.w	r3, r3, #80	; 0x50
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800967c:	0610      	lsls	r0, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800967e:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009680:	d511      	bpl.n	80096a6 <xPortStartScheduler+0x6e>
 8009682:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009684:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009688:	4610      	mov	r0, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800968a:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800968c:	005b      	lsls	r3, r3, #1
 800968e:	b2db      	uxtb	r3, r3
 8009690:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009694:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8009698:	0609      	lsls	r1, r1, #24
 800969a:	d4f3      	bmi.n	8009684 <xPortStartScheduler+0x4c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800969c:	2803      	cmp	r0, #3
 800969e:	6020      	str	r0, [r4, #0]
 80096a0:	f88d 3003 	strb.w	r3, [sp, #3]
 80096a4:	d01a      	beq.n	80096dc <xPortStartScheduler+0xa4>
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	e7fe      	b.n	80096b6 <xPortStartScheduler+0x7e>
 80096b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096bc:	f383 8811 	msr	BASEPRI, r3
 80096c0:	f3bf 8f6f 	isb	sy
 80096c4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80096c8:	e7fe      	b.n	80096c8 <xPortStartScheduler+0x90>
 80096ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80096da:	e7fe      	b.n	80096da <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096dc:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096de:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096e2:	4a16      	ldr	r2, [pc, #88]	; (800973c <xPortStartScheduler+0x104>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096e4:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096e8:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096ea:	6021      	str	r1, [r4, #0]
	uxCriticalNesting = 0;
 80096ec:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096ee:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096f0:	f8d5 3d20 	ldr.w	r3, [r5, #3360]	; 0xd20
 80096f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096f8:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096fc:	f8d5 3d20 	ldr.w	r3, [r5, #3360]	; 0xd20
 8009700:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009704:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8009708:	f7ff ff82 	bl	8009610 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800970c:	4b0e      	ldr	r3, [pc, #56]	; (8009748 <xPortStartScheduler+0x110>)
 800970e:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8009710:	f7ff fea6 	bl	8009460 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009714:	f8d5 3f34 	ldr.w	r3, [r5, #3892]	; 0xf34
 8009718:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800971c:	f8c5 3f34 	str.w	r3, [r5, #3892]	; 0xf34
	prvPortStartFirstTask();
 8009720:	f7ff fe8a 	bl	8009438 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009724:	f7ff fa3e 	bl	8008ba4 <vTaskSwitchContext>
}
 8009728:	4620      	mov	r0, r4
	prvTaskExitError();
 800972a:	f7ff fea3 	bl	8009474 <prvTaskExitError>
}
 800972e:	b003      	add	sp, #12
 8009730:	bd30      	pop	{r4, r5, pc}
 8009732:	bf00      	nop
 8009734:	410fc271 	.word	0x410fc271
 8009738:	410fc270 	.word	0x410fc270
 800973c:	e000e400 	.word	0xe000e400
 8009740:	2400235c 	.word	0x2400235c
 8009744:	24002360 	.word	0x24002360
 8009748:	24000024 	.word	0x24000024

0800974c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800974c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009750:	2b0f      	cmp	r3, #15
 8009752:	d90e      	bls.n	8009772 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009754:	4911      	ldr	r1, [pc, #68]	; (800979c <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009756:	4a12      	ldr	r2, [pc, #72]	; (80097a0 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009758:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800975a:	7812      	ldrb	r2, [r2, #0]
 800975c:	429a      	cmp	r2, r3
 800975e:	d908      	bls.n	8009772 <vPortValidateInterruptPriority+0x26>
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	e7fe      	b.n	8009770 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009772:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009776:	4a0b      	ldr	r2, [pc, #44]	; (80097a4 <vPortValidateInterruptPriority+0x58>)
 8009778:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800977c:	6812      	ldr	r2, [r2, #0]
 800977e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009782:	4293      	cmp	r3, r2
 8009784:	d908      	bls.n	8009798 <vPortValidateInterruptPriority+0x4c>
 8009786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	e7fe      	b.n	8009796 <vPortValidateInterruptPriority+0x4a>
	}
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	e000e3f0 	.word	0xe000e3f0
 80097a0:	2400235c 	.word	0x2400235c
 80097a4:	24002360 	.word	0x24002360

080097a8 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097a8:	4b16      	ldr	r3, [pc, #88]	; (8009804 <prvInsertBlockIntoFreeList+0x5c>)
 80097aa:	461a      	mov	r2, r3
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4283      	cmp	r3, r0
 80097b0:	d3fb      	bcc.n	80097aa <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097b2:	6851      	ldr	r1, [r2, #4]
 80097b4:	eb02 0c01 	add.w	ip, r2, r1
 80097b8:	4560      	cmp	r0, ip
 80097ba:	d01a      	beq.n	80097f2 <prvInsertBlockIntoFreeList+0x4a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097bc:	6841      	ldr	r1, [r0, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097be:	eb00 0c01 	add.w	ip, r0, r1
 80097c2:	4563      	cmp	r3, ip
 80097c4:	d005      	beq.n	80097d2 <prvInsertBlockIntoFreeList+0x2a>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80097c6:	4282      	cmp	r2, r0
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80097c8:	6003      	str	r3, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80097ca:	bf18      	it	ne
 80097cc:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 80097ce:	4770      	bx	lr
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097d0:	4610      	mov	r0, r2
{
 80097d2:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80097d4:	4c0c      	ldr	r4, [pc, #48]	; (8009808 <prvInsertBlockIntoFreeList+0x60>)
 80097d6:	6824      	ldr	r4, [r4, #0]
 80097d8:	42a3      	cmp	r3, r4
 80097da:	d003      	beq.n	80097e4 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80097dc:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80097e0:	4421      	add	r1, r4
 80097e2:	6041      	str	r1, [r0, #4]
	if( pxIterator != pxBlockToInsert )
 80097e4:	4282      	cmp	r2, r0
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80097e6:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 80097e8:	d000      	beq.n	80097ec <prvInsertBlockIntoFreeList+0x44>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80097ea:	6010      	str	r0, [r2, #0]
	}
}
 80097ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097f0:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097f2:	6840      	ldr	r0, [r0, #4]
 80097f4:	4401      	add	r1, r0
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097f6:	1850      	adds	r0, r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097f8:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097fa:	4283      	cmp	r3, r0
 80097fc:	d0e8      	beq.n	80097d0 <prvInsertBlockIntoFreeList+0x28>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80097fe:	6013      	str	r3, [r2, #0]
	if( pxIterator != pxBlockToInsert )
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	24009b7c 	.word	0x24009b7c
 8009808:	24002364 	.word	0x24002364

0800980c <pvPortMalloc>:
{
 800980c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxEnd == NULL )
 8009810:	4e42      	ldr	r6, [pc, #264]	; (800991c <pvPortMalloc+0x110>)
{
 8009812:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8009814:	f7ff f832 	bl	800887c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8009818:	6833      	ldr	r3, [r6, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d05a      	beq.n	80098d4 <pvPortMalloc+0xc8>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800981e:	4b40      	ldr	r3, [pc, #256]	; (8009920 <pvPortMalloc+0x114>)
 8009820:	681d      	ldr	r5, [r3, #0]
			if( xWantedSize > 0 )
 8009822:	422c      	tst	r4, r5
 8009824:	d12e      	bne.n	8009884 <pvPortMalloc+0x78>
 8009826:	b36c      	cbz	r4, 8009884 <pvPortMalloc+0x78>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009828:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 800982a:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800982e:	d002      	beq.n	8009836 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009830:	f021 0107 	bic.w	r1, r1, #7
 8009834:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009836:	b329      	cbz	r1, 8009884 <pvPortMalloc+0x78>
 8009838:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8009934 <pvPortMalloc+0x128>
 800983c:	f8d8 7000 	ldr.w	r7, [r8]
 8009840:	428f      	cmp	r7, r1
 8009842:	d31f      	bcc.n	8009884 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 8009844:	4837      	ldr	r0, [pc, #220]	; (8009924 <pvPortMalloc+0x118>)
 8009846:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009848:	e003      	b.n	8009852 <pvPortMalloc+0x46>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	b123      	cbz	r3, 8009858 <pvPortMalloc+0x4c>
 800984e:	4620      	mov	r0, r4
 8009850:	461c      	mov	r4, r3
 8009852:	6862      	ldr	r2, [r4, #4]
 8009854:	428a      	cmp	r2, r1
 8009856:	d3f8      	bcc.n	800984a <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 8009858:	6833      	ldr	r3, [r6, #0]
 800985a:	42a3      	cmp	r3, r4
 800985c:	d012      	beq.n	8009884 <pvPortMalloc+0x78>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800985e:	6823      	ldr	r3, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009860:	6806      	ldr	r6, [r0, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009862:	6003      	str	r3, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009864:	1a53      	subs	r3, r2, r1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009866:	3608      	adds	r6, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009868:	2b10      	cmp	r3, #16
 800986a:	d916      	bls.n	800989a <pvPortMalloc+0x8e>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800986c:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800986e:	0742      	lsls	r2, r0, #29
 8009870:	d00e      	beq.n	8009890 <pvPortMalloc+0x84>
 8009872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009876:	f383 8811 	msr	BASEPRI, r3
 800987a:	f3bf 8f6f 	isb	sy
 800987e:	f3bf 8f4f 	dsb	sy
 8009882:	e7fe      	b.n	8009882 <pvPortMalloc+0x76>
	( void ) xTaskResumeAll();
 8009884:	2600      	movs	r6, #0
 8009886:	f7ff f94d 	bl	8008b24 <xTaskResumeAll>
}
 800988a:	4630      	mov	r0, r6
 800988c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009890:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009892:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009894:	f7ff ff88 	bl	80097a8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009898:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800989a:	4b23      	ldr	r3, [pc, #140]	; (8009928 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800989c:	1abf      	subs	r7, r7, r2
					xNumberOfSuccessfulAllocations++;
 800989e:	4923      	ldr	r1, [pc, #140]	; (800992c <pvPortMalloc+0x120>)
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80098a0:	4315      	orrs	r5, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80098a2:	6818      	ldr	r0, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 80098a4:	2200      	movs	r2, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80098a6:	f8c8 7000 	str.w	r7, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80098aa:	4287      	cmp	r7, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80098ac:	bf38      	it	cc
 80098ae:	601f      	strcc	r7, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80098b0:	680b      	ldr	r3, [r1, #0]
 80098b2:	3301      	adds	r3, #1
					pxBlock->pxNextFreeBlock = NULL;
 80098b4:	e9c4 2500 	strd	r2, r5, [r4]
					xNumberOfSuccessfulAllocations++;
 80098b8:	600b      	str	r3, [r1, #0]
	( void ) xTaskResumeAll();
 80098ba:	f7ff f933 	bl	8008b24 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80098be:	0773      	lsls	r3, r6, #29
 80098c0:	d0e3      	beq.n	800988a <pvPortMalloc+0x7e>
 80098c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c6:	f383 8811 	msr	BASEPRI, r3
 80098ca:	f3bf 8f6f 	isb	sy
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	e7fe      	b.n	80098d2 <pvPortMalloc+0xc6>
	uxAddress = ( size_t ) ucHeap;
 80098d4:	4b16      	ldr	r3, [pc, #88]	; (8009930 <pvPortMalloc+0x124>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80098d6:	075d      	lsls	r5, r3, #29
 80098d8:	d119      	bne.n	800990e <pvPortMalloc+0x102>
 80098da:	f503 42f0 	add.w	r2, r3, #30720	; 0x7800
 80098de:	4619      	mov	r1, r3
	uxAddress -= xHeapStructSize;
 80098e0:	3a08      	subs	r2, #8
	xStart.xBlockSize = ( size_t ) 0;
 80098e2:	2000      	movs	r0, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098e4:	4d0f      	ldr	r5, [pc, #60]	; (8009924 <pvPortMalloc+0x118>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80098e6:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098ea:	f022 0207 	bic.w	r2, r2, #7
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098ee:	1ad3      	subs	r3, r2, r3
	pxEnd = ( void * ) uxAddress;
 80098f0:	6032      	str	r2, [r6, #0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098f2:	e9c5 1000 	strd	r1, r0, [r5]
	pxEnd->pxNextFreeBlock = NULL;
 80098f6:	e9c2 0000 	strd	r0, r0, [r2]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098fa:	e9c1 2300 	strd	r2, r3, [r1]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098fe:	4a0a      	ldr	r2, [pc, #40]	; (8009928 <pvPortMalloc+0x11c>)
}
 8009900:	463d      	mov	r5, r7
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009902:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009904:	4a0b      	ldr	r2, [pc, #44]	; (8009934 <pvPortMalloc+0x128>)
 8009906:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009908:	4b05      	ldr	r3, [pc, #20]	; (8009920 <pvPortMalloc+0x114>)
 800990a:	601f      	str	r7, [r3, #0]
}
 800990c:	e789      	b.n	8009822 <pvPortMalloc+0x16>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800990e:	1dd9      	adds	r1, r3, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009910:	f503 42f0 	add.w	r2, r3, #30720	; 0x7800
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009914:	f021 0107 	bic.w	r1, r1, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009918:	460b      	mov	r3, r1
 800991a:	e7e1      	b.n	80098e0 <pvPortMalloc+0xd4>
 800991c:	24002364 	.word	0x24002364
 8009920:	24009b68 	.word	0x24009b68
 8009924:	24009b7c 	.word	0x24009b7c
 8009928:	24009b70 	.word	0x24009b70
 800992c:	24009b74 	.word	0x24009b74
 8009930:	24002368 	.word	0x24002368
 8009934:	24009b6c 	.word	0x24009b6c

08009938 <vPortFree>:
	if( pv != NULL )
 8009938:	b1d0      	cbz	r0, 8009970 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800993a:	4a1c      	ldr	r2, [pc, #112]	; (80099ac <vPortFree+0x74>)
 800993c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009940:	6812      	ldr	r2, [r2, #0]
 8009942:	4213      	tst	r3, r2
 8009944:	d00b      	beq.n	800995e <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009946:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800994a:	b191      	cbz	r1, 8009972 <vPortFree+0x3a>
 800994c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009950:	f383 8811 	msr	BASEPRI, r3
 8009954:	f3bf 8f6f 	isb	sy
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	e7fe      	b.n	800995c <vPortFree+0x24>
 800995e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009962:	f383 8811 	msr	BASEPRI, r3
 8009966:	f3bf 8f6f 	isb	sy
 800996a:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800996e:	e7fe      	b.n	800996e <vPortFree+0x36>
 8009970:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009972:	ea23 0302 	bic.w	r3, r3, r2
{
 8009976:	b500      	push	{lr}
 8009978:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800997a:	f840 3c04 	str.w	r3, [r0, #-4]
 800997e:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8009980:	f7fe ff7c 	bl	800887c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009984:	4a0a      	ldr	r2, [pc, #40]	; (80099b0 <vPortFree+0x78>)
 8009986:	9801      	ldr	r0, [sp, #4]
 8009988:	6811      	ldr	r1, [r2, #0]
 800998a:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800998e:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009990:	440b      	add	r3, r1
 8009992:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009994:	f7ff ff08 	bl	80097a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009998:	4a06      	ldr	r2, [pc, #24]	; (80099b4 <vPortFree+0x7c>)
 800999a:	6813      	ldr	r3, [r2, #0]
 800999c:	3301      	adds	r3, #1
 800999e:	6013      	str	r3, [r2, #0]
}
 80099a0:	b003      	add	sp, #12
 80099a2:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 80099a6:	f7ff b8bd 	b.w	8008b24 <xTaskResumeAll>
 80099aa:	bf00      	nop
 80099ac:	24009b68 	.word	0x24009b68
 80099b0:	24009b6c 	.word	0x24009b6c
 80099b4:	24009b78 	.word	0x24009b78

080099b8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();
 80099bc:	f7fd fc1a 	bl	80071f4 <sys_mark_tcpip_thread>

  LOCK_TCPIP_CORE();
 80099c0:	f7fd fb5e 	bl	8007080 <sys_lock_tcpip_core>
  if (tcpip_init_done != NULL) {
 80099c4:	4b2c      	ldr	r3, [pc, #176]	; (8009a78 <tcpip_thread+0xc0>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	b113      	cbz	r3, 80099d0 <tcpip_thread+0x18>
    tcpip_init_done(tcpip_init_done_arg);
 80099ca:	4a2c      	ldr	r2, [pc, #176]	; (8009a7c <tcpip_thread+0xc4>)
 80099cc:	6810      	ldr	r0, [r2, #0]
 80099ce:	4798      	blx	r3
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80099d0:	4d2b      	ldr	r5, [pc, #172]	; (8009a80 <tcpip_thread+0xc8>)
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80099d2:	4f2c      	ldr	r7, [pc, #176]	; (8009a84 <tcpip_thread+0xcc>)
 80099d4:	4e2c      	ldr	r6, [pc, #176]	; (8009a88 <tcpip_thread+0xd0>)
 80099d6:	e00e      	b.n	80099f6 <tcpip_thread+0x3e>
  } else if (sleeptime == 0) {
 80099d8:	b158      	cbz	r0, 80099f2 <tcpip_thread+0x3a>
  UNLOCK_TCPIP_CORE();
 80099da:	f7fd fbcf 	bl	800717c <sys_unlock_tcpip_core>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80099de:	4622      	mov	r2, r4
 80099e0:	a901      	add	r1, sp, #4
 80099e2:	4628      	mov	r0, r5
 80099e4:	f007 fb0a 	bl	8010ffc <sys_arch_mbox_fetch>
 80099e8:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 80099ea:	f7fd fb49 	bl	8007080 <sys_lock_tcpip_core>
  if (res == SYS_ARCH_TIMEOUT) {
 80099ee:	3401      	adds	r4, #1
 80099f0:	d111      	bne.n	8009a16 <tcpip_thread+0x5e>
    sys_check_timeouts();
 80099f2:	f005 fd89 	bl	800f508 <sys_check_timeouts>
  LWIP_ASSERT_CORE_LOCKED();
 80099f6:	f7fd fbcb 	bl	8007190 <sys_check_core_locking>
  sleeptime = sys_timeouts_sleeptime();
 80099fa:	f005 fdaf 	bl	800f55c <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80099fe:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8009a00:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8009a02:	d1e9      	bne.n	80099d8 <tcpip_thread+0x20>
    UNLOCK_TCPIP_CORE();
 8009a04:	f7fd fbba 	bl	800717c <sys_unlock_tcpip_core>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8009a08:	2200      	movs	r2, #0
 8009a0a:	a901      	add	r1, sp, #4
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	f007 faf5 	bl	8010ffc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8009a12:	f7fd fb35 	bl	8007080 <sys_lock_tcpip_core>
    if (msg == NULL) {
 8009a16:	9c01      	ldr	r4, [sp, #4]
 8009a18:	b164      	cbz	r4, 8009a34 <tcpip_thread+0x7c>
  switch (msg->type) {
 8009a1a:	7823      	ldrb	r3, [r4, #0]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d01e      	beq.n	8009a5e <tcpip_thread+0xa6>
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	d018      	beq.n	8009a56 <tcpip_thread+0x9e>
 8009a24:	b16b      	cbz	r3, 8009a42 <tcpip_thread+0x8a>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009a26:	463b      	mov	r3, r7
 8009a28:	22cf      	movs	r2, #207	; 0xcf
 8009a2a:	4631      	mov	r1, r6
 8009a2c:	4817      	ldr	r0, [pc, #92]	; (8009a8c <tcpip_thread+0xd4>)
 8009a2e:	f007 fc53 	bl	80112d8 <iprintf>
      break;
 8009a32:	e7e0      	b.n	80099f6 <tcpip_thread+0x3e>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009a34:	463b      	mov	r3, r7
 8009a36:	2291      	movs	r2, #145	; 0x91
 8009a38:	4631      	mov	r1, r6
 8009a3a:	4814      	ldr	r0, [pc, #80]	; (8009a8c <tcpip_thread+0xd4>)
 8009a3c:	f007 fc4c 	bl	80112d8 <iprintf>
      continue;
 8009a40:	e7d9      	b.n	80099f6 <tcpip_thread+0x3e>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8009a42:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 8009a46:	6860      	ldr	r0, [r4, #4]
 8009a48:	4798      	blx	r3
 8009a4a:	b980      	cbnz	r0, 8009a6e <tcpip_thread+0xb6>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009a4c:	4621      	mov	r1, r4
 8009a4e:	2009      	movs	r0, #9
 8009a50:	f000 fcca 	bl	800a3e8 <memp_free>
      break;
 8009a54:	e7cf      	b.n	80099f6 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009a56:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8009a5a:	4798      	blx	r3
      break;
 8009a5c:	e7cb      	b.n	80099f6 <tcpip_thread+0x3e>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009a5e:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8009a62:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8009a64:	4621      	mov	r1, r4
 8009a66:	2008      	movs	r0, #8
 8009a68:	f000 fcbe 	bl	800a3e8 <memp_free>
      break;
 8009a6c:	e7c3      	b.n	80099f6 <tcpip_thread+0x3e>
        pbuf_free(msg->msg.inp.p);
 8009a6e:	6860      	ldr	r0, [r4, #4]
 8009a70:	f001 f880 	bl	800ab74 <pbuf_free>
 8009a74:	e7ea      	b.n	8009a4c <tcpip_thread+0x94>
 8009a76:	bf00      	nop
 8009a78:	24009b88 	.word	0x24009b88
 8009a7c:	24009b8c 	.word	0x24009b8c
 8009a80:	24009b90 	.word	0x24009b90
 8009a84:	08012f2c 	.word	0x08012f2c
 8009a88:	08012f5c 	.word	0x08012f5c
 8009a8c:	08012578 	.word	0x08012578

08009a90 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a92:	4607      	mov	r7, r0
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009a94:	4813      	ldr	r0, [pc, #76]	; (8009ae4 <tcpip_inpkt+0x54>)
{
 8009a96:	460e      	mov	r6, r1
 8009a98:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009a9a:	f007 facf 	bl	801103c <sys_mbox_valid>
 8009a9e:	b178      	cbz	r0, 8009ac0 <tcpip_inpkt+0x30>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8009aa0:	2009      	movs	r0, #9
 8009aa2:	f000 fc5b 	bl	800a35c <memp_malloc>
  if (msg == NULL) {
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	b1c0      	cbz	r0, 8009adc <tcpip_inpkt+0x4c>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 8009aaa:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 8009aac:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 8009aae:	6086      	str	r6, [r0, #8]
  msg->msg.inp.input_fn = input_fn;
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009ab0:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 8009ab2:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009ab4:	480b      	ldr	r0, [pc, #44]	; (8009ae4 <tcpip_inpkt+0x54>)
  msg->msg.inp.input_fn = input_fn;
 8009ab6:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009ab8:	f007 fa90 	bl	8010fdc <sys_mbox_trypost>
 8009abc:	b938      	cbnz	r0, 8009ace <tcpip_inpkt+0x3e>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8009abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009ac0:	4b09      	ldr	r3, [pc, #36]	; (8009ae8 <tcpip_inpkt+0x58>)
 8009ac2:	22fc      	movs	r2, #252	; 0xfc
 8009ac4:	4909      	ldr	r1, [pc, #36]	; (8009aec <tcpip_inpkt+0x5c>)
 8009ac6:	480a      	ldr	r0, [pc, #40]	; (8009af0 <tcpip_inpkt+0x60>)
 8009ac8:	f007 fc06 	bl	80112d8 <iprintf>
 8009acc:	e7e8      	b.n	8009aa0 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009ace:	4621      	mov	r1, r4
 8009ad0:	2009      	movs	r0, #9
 8009ad2:	f000 fc89 	bl	800a3e8 <memp_free>
    return ERR_MEM;
 8009ad6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8009adc:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	24009b90 	.word	0x24009b90
 8009ae8:	08012f2c 	.word	0x08012f2c
 8009aec:	08012f7c 	.word	0x08012f7c
 8009af0:	08012578 	.word	0x08012578

08009af4 <tcpip_input>:
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8009af4:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
 8009af8:	f013 0f18 	tst.w	r3, #24
 8009afc:	d002      	beq.n	8009b04 <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8009afe:	4a03      	ldr	r2, [pc, #12]	; (8009b0c <tcpip_input+0x18>)
 8009b00:	f7ff bfc6 	b.w	8009a90 <tcpip_inpkt>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8009b04:	4a02      	ldr	r2, [pc, #8]	; (8009b10 <tcpip_input+0x1c>)
 8009b06:	f7ff bfc3 	b.w	8009a90 <tcpip_inpkt>
 8009b0a:	bf00      	nop
 8009b0c:	08010ea5 	.word	0x08010ea5
 8009b10:	080102d1 	.word	0x080102d1

08009b14 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	4606      	mov	r6, r0
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009b18:	4812      	ldr	r0, [pc, #72]	; (8009b64 <tcpip_try_callback+0x50>)
{
 8009b1a:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009b1c:	f007 fa8e 	bl	801103c <sys_mbox_valid>
 8009b20:	b170      	cbz	r0, 8009b40 <tcpip_try_callback+0x2c>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8009b22:	2008      	movs	r0, #8
 8009b24:	f000 fc1a 	bl	800a35c <memp_malloc>
  if (msg == NULL) {
 8009b28:	4604      	mov	r4, r0
 8009b2a:	b1c0      	cbz	r0, 8009b5e <tcpip_try_callback+0x4a>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8009b2c:	2301      	movs	r3, #1
  msg->msg.cb.function = function;
  msg->msg.cb.ctx = ctx;

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009b2e:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 8009b30:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009b34:	480b      	ldr	r0, [pc, #44]	; (8009b64 <tcpip_try_callback+0x50>)
  msg->type = TCPIP_MSG_CALLBACK;
 8009b36:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009b38:	f007 fa50 	bl	8010fdc <sys_mbox_trypost>
 8009b3c:	b940      	cbnz	r0, 8009b50 <tcpip_try_callback+0x3c>
    memp_free(MEMP_TCPIP_MSG_API, msg);
    return ERR_MEM;
  }
  return ERR_OK;
}
 8009b3e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009b40:	4b09      	ldr	r3, [pc, #36]	; (8009b68 <tcpip_try_callback+0x54>)
 8009b42:	f240 125d 	movw	r2, #349	; 0x15d
 8009b46:	4909      	ldr	r1, [pc, #36]	; (8009b6c <tcpip_try_callback+0x58>)
 8009b48:	4809      	ldr	r0, [pc, #36]	; (8009b70 <tcpip_try_callback+0x5c>)
 8009b4a:	f007 fbc5 	bl	80112d8 <iprintf>
 8009b4e:	e7e8      	b.n	8009b22 <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8009b50:	4621      	mov	r1, r4
 8009b52:	2008      	movs	r0, #8
 8009b54:	f000 fc48 	bl	800a3e8 <memp_free>
    return ERR_MEM;
 8009b58:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009b5c:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8009b5e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009b62:	bd70      	pop	{r4, r5, r6, pc}
 8009b64:	24009b90 	.word	0x24009b90
 8009b68:	08012f2c 	.word	0x08012f2c
 8009b6c:	08012f7c 	.word	0x08012f7c
 8009b70:	08012578 	.word	0x08012578

08009b74 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8009b74:	b530      	push	{r4, r5, lr}
 8009b76:	b083      	sub	sp, #12
 8009b78:	4605      	mov	r5, r0
 8009b7a:	460c      	mov	r4, r1
  lwip_init();
 8009b7c:	f000 f8b2 	bl	8009ce4 <lwip_init>

  tcpip_init_done = initfunc;
 8009b80:	4a15      	ldr	r2, [pc, #84]	; (8009bd8 <tcpip_init+0x64>)
  tcpip_init_done_arg = arg;
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009b82:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 8009b84:	4b15      	ldr	r3, [pc, #84]	; (8009bdc <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009b86:	4816      	ldr	r0, [pc, #88]	; (8009be0 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 8009b88:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 8009b8a:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009b8c:	f007 fa18 	bl	8010fc0 <sys_mbox_new>
 8009b90:	b970      	cbnz	r0, 8009bb0 <tcpip_init+0x3c>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8009b92:	4814      	ldr	r0, [pc, #80]	; (8009be4 <tcpip_init+0x70>)
 8009b94:	f007 fa62 	bl	801105c <sys_mutex_new>
 8009b98:	b9b0      	cbnz	r0, 8009bc8 <tcpip_init+0x54>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8009b9a:	2418      	movs	r4, #24
 8009b9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	4911      	ldr	r1, [pc, #68]	; (8009be8 <tcpip_init+0x74>)
 8009ba4:	9400      	str	r4, [sp, #0]
 8009ba6:	4811      	ldr	r0, [pc, #68]	; (8009bec <tcpip_init+0x78>)
 8009ba8:	f007 fa6e 	bl	8011088 <sys_thread_new>
}
 8009bac:	b003      	add	sp, #12
 8009bae:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8009bb0:	4b0f      	ldr	r3, [pc, #60]	; (8009bf0 <tcpip_init+0x7c>)
 8009bb2:	f240 2261 	movw	r2, #609	; 0x261
 8009bb6:	490f      	ldr	r1, [pc, #60]	; (8009bf4 <tcpip_init+0x80>)
 8009bb8:	480f      	ldr	r0, [pc, #60]	; (8009bf8 <tcpip_init+0x84>)
 8009bba:	f007 fb8d 	bl	80112d8 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8009bbe:	4809      	ldr	r0, [pc, #36]	; (8009be4 <tcpip_init+0x70>)
 8009bc0:	f007 fa4c 	bl	801105c <sys_mutex_new>
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	d0e8      	beq.n	8009b9a <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8009bc8:	4b09      	ldr	r3, [pc, #36]	; (8009bf0 <tcpip_init+0x7c>)
 8009bca:	f240 2265 	movw	r2, #613	; 0x265
 8009bce:	490b      	ldr	r1, [pc, #44]	; (8009bfc <tcpip_init+0x88>)
 8009bd0:	4809      	ldr	r0, [pc, #36]	; (8009bf8 <tcpip_init+0x84>)
 8009bd2:	f007 fb81 	bl	80112d8 <iprintf>
 8009bd6:	e7e0      	b.n	8009b9a <tcpip_init+0x26>
 8009bd8:	24009b88 	.word	0x24009b88
 8009bdc:	24009b8c 	.word	0x24009b8c
 8009be0:	24009b90 	.word	0x24009b90
 8009be4:	24009b84 	.word	0x24009b84
 8009be8:	080099b9 	.word	0x080099b9
 8009bec:	08012fd4 	.word	0x08012fd4
 8009bf0:	08012f2c 	.word	0x08012f2c
 8009bf4:	08012f8c 	.word	0x08012f8c
 8009bf8:	08012578 	.word	0x08012578
 8009bfc:	08012fb0 	.word	0x08012fb0

08009c00 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 8009c00:	ba40      	rev16	r0, r0
}
 8009c02:	b280      	uxth	r0, r0
 8009c04:	4770      	bx	lr
 8009c06:	bf00      	nop

08009c08 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8009c08:	ba00      	rev	r0, r0
 8009c0a:	4770      	bx	lr

08009c0c <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8009c0c:	b530      	push	{r4, r5, lr}
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 8009c0e:	f04f 0e00 	mov.w	lr, #0
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);
 8009c12:	f000 0501 	and.w	r5, r0, #1

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8009c16:	4571      	cmp	r1, lr
 8009c18:	dd05      	ble.n	8009c26 <lwip_standard_chksum+0x1a>
 8009c1a:	b125      	cbz	r5, 8009c26 <lwip_standard_chksum+0x1a>
    ((u8_t *)&t)[1] = *pb++;
 8009c1c:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 8009c20:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 8009c22:	f363 2e1f 	bfi	lr, r3, #8, #24
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 8009c26:	2901      	cmp	r1, #1
 8009c28:	dd27      	ble.n	8009c7a <lwip_standard_chksum+0x6e>
 8009c2a:	3902      	subs	r1, #2
  u32_t sum = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	084c      	lsrs	r4, r1, #1
 8009c30:	f104 0c01 	add.w	ip, r4, #1
 8009c34:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 8009c38:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 8009c3c:	4584      	cmp	ip, r0
    sum += *ps++;
 8009c3e:	4413      	add	r3, r2
  while (len > 1) {
 8009c40:	d1fa      	bne.n	8009c38 <lwip_standard_chksum+0x2c>
    len -= 2;
 8009c42:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
 8009c46:	eb01 0144 	add.w	r1, r1, r4, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8009c4a:	2901      	cmp	r1, #1
 8009c4c:	d105      	bne.n	8009c5a <lwip_standard_chksum+0x4e>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8009c4e:	f89c 2000 	ldrb.w	r2, [ip]
 8009c52:	f362 0e07 	bfi	lr, r2, #0, #8
 8009c56:	fa1f fe8e 	uxth.w	lr, lr
  }

  /* Add end bytes */
  sum += t;
 8009c5a:	449e      	add	lr, r3

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8009c5c:	fa1f f38e 	uxth.w	r3, lr
 8009c60:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  sum = FOLD_U32T(sum);
 8009c64:	b298      	uxth	r0, r3
 8009c66:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 8009c6a:	b125      	cbz	r5, 8009c76 <lwip_standard_chksum+0x6a>
    sum = SWAP_BYTES_IN_WORD(sum);
 8009c6c:	0203      	lsls	r3, r0, #8
 8009c6e:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8009c76:	b280      	uxth	r0, r0
 8009c78:	bd30      	pop	{r4, r5, pc}
  ps = (const u16_t *)(const void *)pb;
 8009c7a:	4684      	mov	ip, r0
  u32_t sum = 0;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e7e4      	b.n	8009c4a <lwip_standard_chksum+0x3e>

08009c80 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8009c80:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8009c82:	f7ff ffc3 	bl	8009c0c <lwip_standard_chksum>
 8009c86:	43c0      	mvns	r0, r0
}
 8009c88:	b280      	uxth	r0, r0
 8009c8a:	bd08      	pop	{r3, pc}

08009c8c <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 8009c8c:	b338      	cbz	r0, 8009cde <inet_chksum_pbuf+0x52>
{
 8009c8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  int swapped = 0;
 8009c90:	2700      	movs	r7, #0
 8009c92:	4605      	mov	r5, r0
  acc = 0;
 8009c94:	463c      	mov	r4, r7
    acc += LWIP_CHKSUM(q->payload, q->len);
 8009c96:	896e      	ldrh	r6, [r5, #10]
 8009c98:	6868      	ldr	r0, [r5, #4]
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	f7ff ffb6 	bl	8009c0c <lwip_standard_chksum>
 8009ca0:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 8009ca2:	f016 0f01 	tst.w	r6, #1
    acc = FOLD_U32T(acc);
 8009ca6:	b2a3      	uxth	r3, r4
 8009ca8:	eb03 4414 	add.w	r4, r3, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 8009cac:	ea4f 2304 	mov.w	r3, r4, lsl #8
 8009cb0:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 8009cb4:	d004      	beq.n	8009cc0 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	f087 0701 	eor.w	r7, r7, #1
 8009cbc:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 8009cc0:	682d      	ldr	r5, [r5, #0]
 8009cc2:	2d00      	cmp	r5, #0
 8009cc4:	d1e7      	bne.n	8009c96 <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 8009cc6:	b13f      	cbz	r7, 8009cd8 <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 8009cc8:	0220      	lsls	r0, r4, #8
 8009cca:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009cce:	b280      	uxth	r0, r0
 8009cd0:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 8009cd2:	43c0      	mvns	r0, r0
 8009cd4:	b280      	uxth	r0, r0
}
 8009cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (u16_t)~(acc & 0xffffUL);
 8009cd8:	43e0      	mvns	r0, r4
 8009cda:	b280      	uxth	r0, r0
}
 8009cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (q = p; q != NULL; q = q->next) {
 8009cde:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8009ce2:	4770      	bx	lr

08009ce4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8009ce4:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8009ce6:	f007 f9af 	bl	8011048 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8009cea:	f000 f80d 	bl	8009d08 <mem_init>
  memp_init();
 8009cee:	f000 faf3 	bl	800a2d8 <memp_init>
  pbuf_init();
  netif_init();
 8009cf2:	f000 fbf9 	bl	800a4e8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8009cf6:	f005 fc45 	bl	800f584 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8009cfa:	f001 fa4b 	bl	800b194 <tcp_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 8009cfe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 8009d02:	f005 bbe3 	b.w	800f4cc <sys_timeouts_init>
 8009d06:	bf00      	nop

08009d08 <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009d08:	4b13      	ldr	r3, [pc, #76]	; (8009d58 <mem_init+0x50>)
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
 8009d0a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009d0e:	4813      	ldr	r0, [pc, #76]	; (8009d5c <mem_init+0x54>)
  mem->next = MEM_SIZE_ALIGNED;
 8009d10:	f647 51e8 	movw	r1, #32232	; 0x7de8
{
 8009d14:	b510      	push	{r4, lr}
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009d16:	6003      	str	r3, [r0, #0]
  mem->prev = 0;
  mem->used = 0;
 8009d18:	2400      	movs	r4, #0
  mem->next = MEM_SIZE_ALIGNED;
 8009d1a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8009d1e:	4419      	add	r1, r3
 8009d20:	4a0f      	ldr	r2, [pc, #60]	; (8009d60 <mem_init+0x58>)
  mem->used = 0;
 8009d22:	711c      	strb	r4, [r3, #4]
  ram_end->used = 1;
  ram_end->next = MEM_SIZE_ALIGNED;
 8009d24:	480f      	ldr	r0, [pc, #60]	; (8009d64 <mem_init+0x5c>)
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8009d26:	6011      	str	r1, [r2, #0]
  ram_end->used = 1;
 8009d28:	2101      	movs	r1, #1
 8009d2a:	4a0f      	ldr	r2, [pc, #60]	; (8009d68 <mem_init+0x60>)
  ram_end->next = MEM_SIZE_ALIGNED;
 8009d2c:	4c0f      	ldr	r4, [pc, #60]	; (8009d6c <mem_init+0x64>)
 8009d2e:	f8c0 4fe8 	str.w	r4, [r0, #4072]	; 0xfe8
  ram_end->used = 1;
 8009d32:	f882 10ec 	strb.w	r1, [r2, #236]	; 0xec
  ram_end->prev = MEM_SIZE_ALIGNED;
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8009d36:	4a0e      	ldr	r2, [pc, #56]	; (8009d70 <mem_init+0x68>)

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8009d38:	480e      	ldr	r0, [pc, #56]	; (8009d74 <mem_init+0x6c>)
  lfree = (struct mem *)(void *)ram;
 8009d3a:	6013      	str	r3, [r2, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8009d3c:	f007 f98e 	bl	801105c <sys_mutex_new>
 8009d40:	b900      	cbnz	r0, 8009d44 <mem_init+0x3c>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8009d42:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8009d44:	4b0c      	ldr	r3, [pc, #48]	; (8009d78 <mem_init+0x70>)
 8009d46:	f240 221f 	movw	r2, #543	; 0x21f
 8009d4a:	490c      	ldr	r1, [pc, #48]	; (8009d7c <mem_init+0x74>)
 8009d4c:	480c      	ldr	r0, [pc, #48]	; (8009d80 <mem_init+0x78>)
}
 8009d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8009d52:	f007 bac1 	b.w	80112d8 <iprintf>
 8009d56:	bf00      	nop
 8009d58:	30000200 	.word	0x30000200
 8009d5c:	24009bb4 	.word	0x24009bb4
 8009d60:	24009bb8 	.word	0x24009bb8
 8009d64:	30007000 	.word	0x30007000
 8009d68:	30007f00 	.word	0x30007f00
 8009d6c:	7de87de8 	.word	0x7de87de8
 8009d70:	24009bac 	.word	0x24009bac
 8009d74:	24009bb0 	.word	0x24009bb0
 8009d78:	08012fe4 	.word	0x08012fe4
 8009d7c:	08013014 	.word	0x08013014
 8009d80:	08012578 	.word	0x08012578

08009d84 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8009d84:	2800      	cmp	r0, #0
 8009d86:	f000 809c 	beq.w	8009ec2 <mem_free+0x13e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8009d8a:	0783      	lsls	r3, r0, #30
{
 8009d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d90:	4604      	mov	r4, r0
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8009d92:	f040 8091 	bne.w	8009eb8 <mem_free+0x134>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8009d96:	4e63      	ldr	r6, [pc, #396]	; (8009f24 <mem_free+0x1a0>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8009d98:	f1a0 0508 	sub.w	r5, r0, #8
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8009d9c:	6833      	ldr	r3, [r6, #0]
 8009d9e:	42ab      	cmp	r3, r5
 8009da0:	d805      	bhi.n	8009dae <mem_free+0x2a>
 8009da2:	4f61      	ldr	r7, [pc, #388]	; (8009f28 <mem_free+0x1a4>)
 8009da4:	f100 030c 	add.w	r3, r0, #12
 8009da8:	683a      	ldr	r2, [r7, #0]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d20c      	bcs.n	8009dc8 <mem_free+0x44>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8009dae:	4b5f      	ldr	r3, [pc, #380]	; (8009f2c <mem_free+0x1a8>)
 8009db0:	f240 227f 	movw	r2, #639	; 0x27f
 8009db4:	495e      	ldr	r1, [pc, #376]	; (8009f30 <mem_free+0x1ac>)
 8009db6:	485f      	ldr	r0, [pc, #380]	; (8009f34 <mem_free+0x1b0>)
 8009db8:	f007 fa8e 	bl	80112d8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8009dbc:	f007 f97a 	bl	80110b4 <sys_arch_protect>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8009dc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 8009dc4:	f007 b982 	b.w	80110cc <sys_arch_unprotect>
  LWIP_MEM_FREE_PROTECT();
 8009dc8:	485b      	ldr	r0, [pc, #364]	; (8009f38 <mem_free+0x1b4>)
 8009dca:	f007 f953 	bl	8011074 <sys_mutex_lock>
  if (!mem->used) {
 8009dce:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f000 80a1 	beq.w	8009f1a <mem_free+0x196>
  pmem = ptr_to_mem(mem->prev);
 8009dd8:	f834 1c06 	ldrh.w	r1, [r4, #-6]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8009ddc:	f647 50e8 	movw	r0, #32232	; 0x7de8
  return (mem_size_t)((u8_t *)mem - ram);
 8009de0:	6832      	ldr	r2, [r6, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8009de2:	4281      	cmp	r1, r0
  nmem = ptr_to_mem(mem->next);
 8009de4:	f834 3c08 	ldrh.w	r3, [r4, #-8]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8009de8:	d808      	bhi.n	8009dfc <mem_free+0x78>
 8009dea:	4283      	cmp	r3, r0
 8009dec:	d806      	bhi.n	8009dfc <mem_free+0x78>
  return (mem_size_t)((u8_t *)mem - ram);
 8009dee:	1aa8      	subs	r0, r5, r2
 8009df0:	b280      	uxth	r0, r0
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8009df2:	4288      	cmp	r0, r1
 8009df4:	d012      	beq.n	8009e1c <mem_free+0x98>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8009df6:	5a51      	ldrh	r1, [r2, r1]
 8009df8:	4281      	cmp	r1, r0
 8009dfa:	d00f      	beq.n	8009e1c <mem_free+0x98>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8009dfc:	4b4b      	ldr	r3, [pc, #300]	; (8009f2c <mem_free+0x1a8>)
 8009dfe:	f240 2295 	movw	r2, #661	; 0x295
 8009e02:	494e      	ldr	r1, [pc, #312]	; (8009f3c <mem_free+0x1b8>)
 8009e04:	484b      	ldr	r0, [pc, #300]	; (8009f34 <mem_free+0x1b0>)
 8009e06:	f007 fa67 	bl	80112d8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8009e0a:	484b      	ldr	r0, [pc, #300]	; (8009f38 <mem_free+0x1b4>)
 8009e0c:	f007 f938 	bl	8011080 <sys_mutex_unlock>
    MEM_STATS_INC_LOCKED(illegal);
 8009e10:	f007 f950 	bl	80110b4 <sys_arch_protect>
}
 8009e14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MEM_STATS_INC_LOCKED(illegal);
 8009e18:	f007 b958 	b.w	80110cc <sys_arch_unprotect>
  return (struct mem *)(void *)&ram[ptr];
 8009e1c:	18d1      	adds	r1, r2, r3
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8009e1e:	f8d7 c000 	ldr.w	ip, [r7]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8009e22:	4561      	cmp	r1, ip
 8009e24:	d002      	beq.n	8009e2c <mem_free+0xa8>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8009e26:	8849      	ldrh	r1, [r1, #2]
 8009e28:	4281      	cmp	r1, r0
 8009e2a:	d1e7      	bne.n	8009dfc <mem_free+0x78>
  if (mem < lfree) {
 8009e2c:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8009f58 <mem_free+0x1d4>
  mem->used = 0;
 8009e30:	2100      	movs	r1, #0
 8009e32:	f804 1c04 	strb.w	r1, [r4, #-4]
  if (mem < lfree) {
 8009e36:	f8d8 1000 	ldr.w	r1, [r8]
 8009e3a:	42a9      	cmp	r1, r5
    lfree = mem;
 8009e3c:	bf88      	it	hi
 8009e3e:	f8c8 5000 	strhi.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8009e42:	4295      	cmp	r5, r2
 8009e44:	d33e      	bcc.n	8009ec4 <mem_free+0x140>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8009e46:	4565      	cmp	r5, ip
 8009e48:	d246      	bcs.n	8009ed8 <mem_free+0x154>
  return (struct mem *)(void *)&ram[ptr];
 8009e4a:	6832      	ldr	r2, [r6, #0]
 8009e4c:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8009e4e:	429d      	cmp	r5, r3
 8009e50:	d015      	beq.n	8009e7e <mem_free+0xfa>
 8009e52:	7919      	ldrb	r1, [r3, #4]
 8009e54:	b999      	cbnz	r1, 8009e7e <mem_free+0xfa>
 8009e56:	6839      	ldr	r1, [r7, #0]
 8009e58:	428b      	cmp	r3, r1
 8009e5a:	d010      	beq.n	8009e7e <mem_free+0xfa>
    if (lfree == nmem) {
 8009e5c:	f8d8 1000 	ldr.w	r1, [r8]
 8009e60:	428b      	cmp	r3, r1
    mem->next = nmem->next;
 8009e62:	8819      	ldrh	r1, [r3, #0]
 8009e64:	f824 1c08 	strh.w	r1, [r4, #-8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8009e68:	f647 51e8 	movw	r1, #32232	; 0x7de8
 8009e6c:	881b      	ldrh	r3, [r3, #0]
      lfree = mem;
 8009e6e:	bf08      	it	eq
 8009e70:	f8c8 5000 	streq.w	r5, [r8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8009e74:	428b      	cmp	r3, r1
 8009e76:	d002      	beq.n	8009e7e <mem_free+0xfa>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8009e78:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 8009e7a:	1aa9      	subs	r1, r5, r2
 8009e7c:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 8009e7e:	f834 1c06 	ldrh.w	r1, [r4, #-6]
  return (struct mem *)(void *)&ram[ptr];
 8009e82:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 8009e84:	429d      	cmp	r5, r3
 8009e86:	d012      	beq.n	8009eae <mem_free+0x12a>
 8009e88:	7918      	ldrb	r0, [r3, #4]
 8009e8a:	b980      	cbnz	r0, 8009eae <mem_free+0x12a>
    if (lfree == mem) {
 8009e8c:	f8d8 0000 	ldr.w	r0, [r8]
 8009e90:	4285      	cmp	r5, r0
    if (mem->next != MEM_SIZE_ALIGNED) {
 8009e92:	f647 50e8 	movw	r0, #32232	; 0x7de8
      lfree = pmem;
 8009e96:	bf08      	it	eq
 8009e98:	f8c8 3000 	streq.w	r3, [r8]
    pmem->next = mem->next;
 8009e9c:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 8009ea0:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8009ea2:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 8009ea6:	4283      	cmp	r3, r0
 8009ea8:	d001      	beq.n	8009eae <mem_free+0x12a>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8009eaa:	441a      	add	r2, r3
 8009eac:	8051      	strh	r1, [r2, #2]
  LWIP_MEM_FREE_UNPROTECT();
 8009eae:	4822      	ldr	r0, [pc, #136]	; (8009f38 <mem_free+0x1b4>)
}
 8009eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_MEM_FREE_UNPROTECT();
 8009eb4:	f007 b8e4 	b.w	8011080 <sys_mutex_unlock>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8009eb8:	4b1c      	ldr	r3, [pc, #112]	; (8009f2c <mem_free+0x1a8>)
 8009eba:	f240 2273 	movw	r2, #627	; 0x273
 8009ebe:	4920      	ldr	r1, [pc, #128]	; (8009f40 <mem_free+0x1bc>)
 8009ec0:	e779      	b.n	8009db6 <mem_free+0x32>
 8009ec2:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8009ec4:	4b19      	ldr	r3, [pc, #100]	; (8009f2c <mem_free+0x1a8>)
 8009ec6:	f240 12df 	movw	r2, #479	; 0x1df
 8009eca:	491e      	ldr	r1, [pc, #120]	; (8009f44 <mem_free+0x1c0>)
 8009ecc:	4819      	ldr	r0, [pc, #100]	; (8009f34 <mem_free+0x1b0>)
 8009ece:	f007 fa03 	bl	80112d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	429d      	cmp	r5, r3
 8009ed6:	d306      	bcc.n	8009ee6 <mem_free+0x162>
 8009ed8:	4b14      	ldr	r3, [pc, #80]	; (8009f2c <mem_free+0x1a8>)
 8009eda:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009ede:	491a      	ldr	r1, [pc, #104]	; (8009f48 <mem_free+0x1c4>)
 8009ee0:	4814      	ldr	r0, [pc, #80]	; (8009f34 <mem_free+0x1b0>)
 8009ee2:	f007 f9f9 	bl	80112d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8009ee6:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 8009eea:	b133      	cbz	r3, 8009efa <mem_free+0x176>
 8009eec:	4b0f      	ldr	r3, [pc, #60]	; (8009f2c <mem_free+0x1a8>)
 8009eee:	f240 12e1 	movw	r2, #481	; 0x1e1
 8009ef2:	4916      	ldr	r1, [pc, #88]	; (8009f4c <mem_free+0x1c8>)
 8009ef4:	480f      	ldr	r0, [pc, #60]	; (8009f34 <mem_free+0x1b0>)
 8009ef6:	f007 f9ef 	bl	80112d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8009efa:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 8009efe:	f647 52e8 	movw	r2, #32232	; 0x7de8
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d9a1      	bls.n	8009e4a <mem_free+0xc6>
 8009f06:	4b09      	ldr	r3, [pc, #36]	; (8009f2c <mem_free+0x1a8>)
 8009f08:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8009f0c:	4910      	ldr	r1, [pc, #64]	; (8009f50 <mem_free+0x1cc>)
 8009f0e:	4809      	ldr	r0, [pc, #36]	; (8009f34 <mem_free+0x1b0>)
 8009f10:	f007 f9e2 	bl	80112d8 <iprintf>
  nmem = ptr_to_mem(mem->next);
 8009f14:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 8009f18:	e797      	b.n	8009e4a <mem_free+0xc6>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8009f1a:	4b04      	ldr	r3, [pc, #16]	; (8009f2c <mem_free+0x1a8>)
 8009f1c:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8009f20:	490c      	ldr	r1, [pc, #48]	; (8009f54 <mem_free+0x1d0>)
 8009f22:	e76f      	b.n	8009e04 <mem_free+0x80>
 8009f24:	24009bb4 	.word	0x24009bb4
 8009f28:	24009bb8 	.word	0x24009bb8
 8009f2c:	08012fe4 	.word	0x08012fe4
 8009f30:	08013054 	.word	0x08013054
 8009f34:	08012578 	.word	0x08012578
 8009f38:	24009bb0 	.word	0x24009bb0
 8009f3c:	08013098 	.word	0x08013098
 8009f40:	08013030 	.word	0x08013030
 8009f44:	080130cc 	.word	0x080130cc
 8009f48:	080130e4 	.word	0x080130e4
 8009f4c:	08013100 	.word	0x08013100
 8009f50:	0801311c 	.word	0x0801311c
 8009f54:	08013070 	.word	0x08013070
 8009f58:	24009bac 	.word	0x24009bac

08009f5c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8009f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8009f60:	1ccb      	adds	r3, r1, #3
 8009f62:	f023 0303 	bic.w	r3, r3, #3
 8009f66:	b29b      	uxth	r3, r3
  if (newsize < MIN_SIZE_ALIGNED) {
 8009f68:	2b0c      	cmp	r3, #12
 8009f6a:	461d      	mov	r5, r3
 8009f6c:	bf38      	it	cc
 8009f6e:	250c      	movcc	r5, #12
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8009f70:	42a9      	cmp	r1, r5
 8009f72:	f200 8081 	bhi.w	800a078 <mem_trim+0x11c>
 8009f76:	f647 52e8 	movw	r2, #32232	; 0x7de8
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d87c      	bhi.n	800a078 <mem_trim+0x11c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8009f7e:	4f50      	ldr	r7, [pc, #320]	; (800a0c0 <mem_trim+0x164>)
 8009f80:	4604      	mov	r4, r0
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	4283      	cmp	r3, r0
 8009f86:	d842      	bhi.n	800a00e <mem_trim+0xb2>
 8009f88:	4a4e      	ldr	r2, [pc, #312]	; (800a0c4 <mem_trim+0x168>)
 8009f8a:	6812      	ldr	r2, [r2, #0]
 8009f8c:	4282      	cmp	r2, r0
 8009f8e:	d93e      	bls.n	800a00e <mem_trim+0xb2>
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8009f90:	f1a4 0808 	sub.w	r8, r4, #8
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8009f94:	f834 6c08 	ldrh.w	r6, [r4, #-8]
  return (mem_size_t)((u8_t *)mem - ram);
 8009f98:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8009f9c:	3e08      	subs	r6, #8
  return (mem_size_t)((u8_t *)mem - ram);
 8009f9e:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8009fa2:	eba6 0608 	sub.w	r6, r6, r8
 8009fa6:	b2b6      	uxth	r6, r6
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8009fa8:	42ae      	cmp	r6, r5
 8009faa:	d368      	bcc.n	800a07e <mem_trim+0x122>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 8009fac:	d071      	beq.n	800a092 <mem_trim+0x136>
    /* No change in size, simply return */
    return rmem;
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8009fae:	4846      	ldr	r0, [pc, #280]	; (800a0c8 <mem_trim+0x16c>)
 8009fb0:	f007 f860 	bl	8011074 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8009fb4:	f834 2c08 	ldrh.w	r2, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	eb03 0902 	add.w	r9, r3, r2
  if (mem2->used == 0) {
 8009fbe:	f899 1004 	ldrb.w	r1, [r9, #4]
 8009fc2:	2900      	cmp	r1, #0
 8009fc4:	d138      	bne.n	800a038 <mem_trim+0xdc>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8009fc6:	f647 51e8 	movw	r1, #32232	; 0x7de8
 8009fca:	428a      	cmp	r2, r1
 8009fcc:	d06f      	beq.n	800a0ae <mem_trim+0x152>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009fce:	3508      	adds	r5, #8
    if (lfree == mem2) {
 8009fd0:	493e      	ldr	r1, [pc, #248]	; (800a0cc <mem_trim+0x170>)
    next = mem2->next;
 8009fd2:	f8b9 0000 	ldrh.w	r0, [r9]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009fd6:	4445      	add	r5, r8
    if (lfree == mem2) {
 8009fd8:	680a      	ldr	r2, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8009fda:	b2ad      	uxth	r5, r5
    if (lfree == mem2) {
 8009fdc:	454a      	cmp	r2, r9
  return (struct mem *)(void *)&ram[ptr];
 8009fde:	eb03 0205 	add.w	r2, r3, r5
      lfree = ptr_to_mem(ptr2);
 8009fe2:	bf08      	it	eq
 8009fe4:	600a      	streq	r2, [r1, #0]
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 8009fe6:	2100      	movs	r1, #0
    /* restore the next pointer */
    mem2->next = next;
 8009fe8:	8010      	strh	r0, [r2, #0]
    mem2->used = 0;
 8009fea:	7111      	strb	r1, [r2, #4]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009fec:	f647 51e8 	movw	r1, #32232	; 0x7de8
    mem2->prev = ptr;
 8009ff0:	f8a2 8002 	strh.w	r8, [r2, #2]
    mem->next = ptr2;
 8009ff4:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009ff8:	8812      	ldrh	r2, [r2, #0]
 8009ffa:	428a      	cmp	r2, r1
 8009ffc:	d001      	beq.n	800a002 <mem_trim+0xa6>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8009ffe:	441a      	add	r2, r3
 800a000:	8055      	strh	r5, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a002:	4831      	ldr	r0, [pc, #196]	; (800a0c8 <mem_trim+0x16c>)
 800a004:	f007 f83c 	bl	8011080 <sys_mutex_unlock>
  return rmem;
 800a008:	4620      	mov	r0, r4
}
 800a00a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a00e:	4b30      	ldr	r3, [pc, #192]	; (800a0d0 <mem_trim+0x174>)
 800a010:	f240 22d1 	movw	r2, #721	; 0x2d1
 800a014:	492f      	ldr	r1, [pc, #188]	; (800a0d4 <mem_trim+0x178>)
 800a016:	4830      	ldr	r0, [pc, #192]	; (800a0d8 <mem_trim+0x17c>)
 800a018:	f007 f95e 	bl	80112d8 <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	42a3      	cmp	r3, r4
 800a020:	d803      	bhi.n	800a02a <mem_trim+0xce>
 800a022:	4a28      	ldr	r2, [pc, #160]	; (800a0c4 <mem_trim+0x168>)
 800a024:	6812      	ldr	r2, [r2, #0]
 800a026:	42a2      	cmp	r2, r4
 800a028:	d8b2      	bhi.n	8009f90 <mem_trim+0x34>
    MEM_STATS_INC_LOCKED(illegal);
 800a02a:	f007 f843 	bl	80110b4 <sys_arch_protect>
 800a02e:	f007 f84d 	bl	80110cc <sys_arch_unprotect>
    return rmem;
 800a032:	4620      	mov	r0, r4
}
 800a034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800a038:	f105 0114 	add.w	r1, r5, #20
 800a03c:	42b1      	cmp	r1, r6
 800a03e:	d8e0      	bhi.n	800a002 <mem_trim+0xa6>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a040:	3508      	adds	r5, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a042:	f647 51e8 	movw	r1, #32232	; 0x7de8
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a046:	4445      	add	r5, r8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a048:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a04a:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a04c:	d024      	beq.n	800a098 <mem_trim+0x13c>
    if (mem2 < lfree) {
 800a04e:	481f      	ldr	r0, [pc, #124]	; (800a0cc <mem_trim+0x170>)
  return (struct mem *)(void *)&ram[ptr];
 800a050:	1959      	adds	r1, r3, r5
    if (mem2 < lfree) {
 800a052:	6806      	ldr	r6, [r0, #0]
    mem2->next = mem->next;
 800a054:	800a      	strh	r2, [r1, #0]
    mem2->used = 0;
 800a056:	2200      	movs	r2, #0
    if (mem2 < lfree) {
 800a058:	428e      	cmp	r6, r1
    mem2->prev = ptr;
 800a05a:	f8a1 8002 	strh.w	r8, [r1, #2]
    mem2->used = 0;
 800a05e:	710a      	strb	r2, [r1, #4]
      lfree = mem2;
 800a060:	bf88      	it	hi
 800a062:	6001      	strhi	r1, [r0, #0]
    mem->next = ptr2;
 800a064:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a068:	880a      	ldrh	r2, [r1, #0]
 800a06a:	f647 51e8 	movw	r1, #32232	; 0x7de8
 800a06e:	428a      	cmp	r2, r1
 800a070:	d0c7      	beq.n	800a002 <mem_trim+0xa6>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a072:	4413      	add	r3, r2
 800a074:	805d      	strh	r5, [r3, #2]
 800a076:	e7c4      	b.n	800a002 <mem_trim+0xa6>
    return NULL;
 800a078:	2000      	movs	r0, #0
}
 800a07a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a07e:	4b14      	ldr	r3, [pc, #80]	; (800a0d0 <mem_trim+0x174>)
 800a080:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800a084:	4915      	ldr	r1, [pc, #84]	; (800a0dc <mem_trim+0x180>)
 800a086:	4814      	ldr	r0, [pc, #80]	; (800a0d8 <mem_trim+0x17c>)
 800a088:	f007 f926 	bl	80112d8 <iprintf>
    return NULL;
 800a08c:	2000      	movs	r0, #0
}
 800a08e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a092:	4620      	mov	r0, r4
 800a094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a098:	4b0d      	ldr	r3, [pc, #52]	; (800a0d0 <mem_trim+0x174>)
 800a09a:	f240 3216 	movw	r2, #790	; 0x316
 800a09e:	4910      	ldr	r1, [pc, #64]	; (800a0e0 <mem_trim+0x184>)
 800a0a0:	480d      	ldr	r0, [pc, #52]	; (800a0d8 <mem_trim+0x17c>)
 800a0a2:	f007 f919 	bl	80112d8 <iprintf>
    mem2->next = mem->next;
 800a0a6:	f834 2c08 	ldrh.w	r2, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	e7cf      	b.n	800a04e <mem_trim+0xf2>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a0ae:	4b08      	ldr	r3, [pc, #32]	; (800a0d0 <mem_trim+0x174>)
 800a0b0:	f240 22f5 	movw	r2, #757	; 0x2f5
 800a0b4:	490a      	ldr	r1, [pc, #40]	; (800a0e0 <mem_trim+0x184>)
 800a0b6:	4808      	ldr	r0, [pc, #32]	; (800a0d8 <mem_trim+0x17c>)
 800a0b8:	f007 f90e 	bl	80112d8 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	e786      	b.n	8009fce <mem_trim+0x72>
 800a0c0:	24009bb4 	.word	0x24009bb4
 800a0c4:	24009bb8 	.word	0x24009bb8
 800a0c8:	24009bb0 	.word	0x24009bb0
 800a0cc:	24009bac 	.word	0x24009bac
 800a0d0:	08012fe4 	.word	0x08012fe4
 800a0d4:	08013148 	.word	0x08013148
 800a0d8:	08012578 	.word	0x08012578
 800a0dc:	08013160 	.word	0x08013160
 800a0e0:	08013180 	.word	0x08013180

0800a0e4 <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	d070      	beq.n	800a1ca <mem_malloc+0xe6>
{
 800a0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800a0ec:	1cc3      	adds	r3, r0, #3
 800a0ee:	f023 0303 	bic.w	r3, r3, #3
 800a0f2:	b29b      	uxth	r3, r3
  if (size < MIN_SIZE_ALIGNED) {
 800a0f4:	2b0c      	cmp	r3, #12
 800a0f6:	4698      	mov	r8, r3
 800a0f8:	bf38      	it	cc
 800a0fa:	f04f 080c 	movcc.w	r8, #12
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800a0fe:	4580      	cmp	r8, r0
 800a100:	d32e      	bcc.n	800a160 <mem_malloc+0x7c>
 800a102:	f647 54e8 	movw	r4, #32232	; 0x7de8
 800a106:	42a3      	cmp	r3, r4
 800a108:	d82a      	bhi.n	800a160 <mem_malloc+0x7c>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a10a:	4e4a      	ldr	r6, [pc, #296]	; (800a234 <mem_malloc+0x150>)
  return (mem_size_t)((u8_t *)mem - ram);
 800a10c:	4d4a      	ldr	r5, [pc, #296]	; (800a238 <mem_malloc+0x154>)
  sys_mutex_lock(&mem_mutex);
 800a10e:	484b      	ldr	r0, [pc, #300]	; (800a23c <mem_malloc+0x158>)
 800a110:	f006 ffb0 	bl	8011074 <sys_mutex_lock>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a114:	f8d6 c000 	ldr.w	ip, [r6]
  return (mem_size_t)((u8_t *)mem - ram);
 800a118:	6829      	ldr	r1, [r5, #0]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a11a:	eba4 0e08 	sub.w	lr, r4, r8
  return (mem_size_t)((u8_t *)mem - ram);
 800a11e:	ebac 0701 	sub.w	r7, ip, r1
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a122:	b2bb      	uxth	r3, r7
 800a124:	4573      	cmp	r3, lr
  return (mem_size_t)((u8_t *)mem - ram);
 800a126:	461f      	mov	r7, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a128:	d214      	bcs.n	800a154 <mem_malloc+0x70>
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a12a:	f06f 0907 	mvn.w	r9, #7
 800a12e:	e007      	b.n	800a140 <mem_malloc+0x5c>
 800a130:	5ac8      	ldrh	r0, [r1, r3]
 800a132:	4402      	add	r2, r0
 800a134:	4603      	mov	r3, r0
      if ((!mem->used) &&
 800a136:	4542      	cmp	r2, r8
 800a138:	d215      	bcs.n	800a166 <mem_malloc+0x82>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a13a:	4573      	cmp	r3, lr
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a13c:	4607      	mov	r7, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a13e:	d209      	bcs.n	800a154 <mem_malloc+0x70>
  return (struct mem *)(void *)&ram[ptr];
 800a140:	18cc      	adds	r4, r1, r3
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a142:	eba9 0203 	sub.w	r2, r9, r3
      if ((!mem->used) &&
 800a146:	7920      	ldrb	r0, [r4, #4]
 800a148:	2800      	cmp	r0, #0
 800a14a:	d0f1      	beq.n	800a130 <mem_malloc+0x4c>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a14c:	5acf      	ldrh	r7, [r1, r3]
 800a14e:	463b      	mov	r3, r7
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a150:	4573      	cmp	r3, lr
 800a152:	d3f5      	bcc.n	800a140 <mem_malloc+0x5c>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800a154:	4839      	ldr	r0, [pc, #228]	; (800a23c <mem_malloc+0x158>)
 800a156:	f006 ff93 	bl	8011080 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800a15a:	2000      	movs	r0, #0
}
 800a15c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800a160:	2000      	movs	r0, #0
}
 800a162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a166:	f108 0314 	add.w	r3, r8, #20
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a16a:	f108 0808 	add.w	r8, r8, #8
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a16e:	429a      	cmp	r2, r3
 800a170:	d32c      	bcc.n	800a1cc <mem_malloc+0xe8>
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a172:	eb07 0908 	add.w	r9, r7, r8
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a176:	f647 53e8 	movw	r3, #32232	; 0x7de8
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a17a:	fa1f f989 	uxth.w	r9, r9
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a17e:	4599      	cmp	r9, r3
 800a180:	d04c      	beq.n	800a21c <mem_malloc+0x138>
  return (struct mem *)(void *)&ram[ptr];
 800a182:	eb01 0309 	add.w	r3, r1, r9
          mem2->used = 0;
 800a186:	2200      	movs	r2, #0
 800a188:	711a      	strb	r2, [r3, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800a18a:	f647 52e8 	movw	r2, #32232	; 0x7de8
          mem2->next = mem->next;
 800a18e:	f821 0009 	strh.w	r0, [r1, r9]
          mem2->prev = ptr;
 800a192:	805f      	strh	r7, [r3, #2]
          mem->used = 1;
 800a194:	2301      	movs	r3, #1
          mem->next = ptr2;
 800a196:	f8a4 9000 	strh.w	r9, [r4]
          mem->used = 1;
 800a19a:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800a19c:	f831 3009 	ldrh.w	r3, [r1, r9]
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d002      	beq.n	800a1aa <mem_malloc+0xc6>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800a1a4:	4419      	add	r1, r3
 800a1a6:	f8a1 9002 	strh.w	r9, [r1, #2]
        if (mem == lfree) {
 800a1aa:	4564      	cmp	r4, ip
          while (cur->used && cur != ram_end) {
 800a1ac:	4f24      	ldr	r7, [pc, #144]	; (800a240 <mem_malloc+0x15c>)
        if (mem == lfree) {
 800a1ae:	d027      	beq.n	800a200 <mem_malloc+0x11c>
        sys_mutex_unlock(&mem_mutex);
 800a1b0:	4822      	ldr	r0, [pc, #136]	; (800a23c <mem_malloc+0x158>)
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800a1b2:	44a0      	add	r8, r4
        sys_mutex_unlock(&mem_mutex);
 800a1b4:	f006 ff64 	bl	8011080 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	4543      	cmp	r3, r8
 800a1bc:	d318      	bcc.n	800a1f0 <mem_malloc+0x10c>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800a1be:	07a3      	lsls	r3, r4, #30
 800a1c0:	d107      	bne.n	800a1d2 <mem_malloc+0xee>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800a1c2:	f104 0008 	add.w	r0, r4, #8
}
 800a1c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ca:	4770      	bx	lr
          mem->used = 1;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	7123      	strb	r3, [r4, #4]
 800a1d0:	e7eb      	b.n	800a1aa <mem_malloc+0xc6>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800a1d2:	4b1c      	ldr	r3, [pc, #112]	; (800a244 <mem_malloc+0x160>)
 800a1d4:	f240 32bb 	movw	r2, #955	; 0x3bb
 800a1d8:	491b      	ldr	r1, [pc, #108]	; (800a248 <mem_malloc+0x164>)
 800a1da:	481c      	ldr	r0, [pc, #112]	; (800a24c <mem_malloc+0x168>)
 800a1dc:	f007 f87c 	bl	80112d8 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800a1e0:	4b18      	ldr	r3, [pc, #96]	; (800a244 <mem_malloc+0x160>)
 800a1e2:	f240 32bd 	movw	r2, #957	; 0x3bd
 800a1e6:	491a      	ldr	r1, [pc, #104]	; (800a250 <mem_malloc+0x16c>)
 800a1e8:	4818      	ldr	r0, [pc, #96]	; (800a24c <mem_malloc+0x168>)
 800a1ea:	f007 f875 	bl	80112d8 <iprintf>
 800a1ee:	e7e8      	b.n	800a1c2 <mem_malloc+0xde>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800a1f0:	4b14      	ldr	r3, [pc, #80]	; (800a244 <mem_malloc+0x160>)
 800a1f2:	f240 32b9 	movw	r2, #953	; 0x3b9
 800a1f6:	4917      	ldr	r1, [pc, #92]	; (800a254 <mem_malloc+0x170>)
 800a1f8:	4814      	ldr	r0, [pc, #80]	; (800a24c <mem_malloc+0x168>)
 800a1fa:	f007 f86d 	bl	80112d8 <iprintf>
 800a1fe:	e7de      	b.n	800a1be <mem_malloc+0xda>
  return (struct mem *)(void *)&ram[ptr];
 800a200:	6828      	ldr	r0, [r5, #0]
 800a202:	4623      	mov	r3, r4
          while (cur->used && cur != ram_end) {
 800a204:	6839      	ldr	r1, [r7, #0]
 800a206:	e003      	b.n	800a210 <mem_malloc+0x12c>
  return (struct mem *)(void *)&ram[ptr];
 800a208:	881b      	ldrh	r3, [r3, #0]
 800a20a:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 800a20c:	791a      	ldrb	r2, [r3, #4]
 800a20e:	b11a      	cbz	r2, 800a218 <mem_malloc+0x134>
 800a210:	4299      	cmp	r1, r3
 800a212:	d1f9      	bne.n	800a208 <mem_malloc+0x124>
          lfree = cur;
 800a214:	6031      	str	r1, [r6, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800a216:	e7cb      	b.n	800a1b0 <mem_malloc+0xcc>
          lfree = cur;
 800a218:	6033      	str	r3, [r6, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800a21a:	e7c9      	b.n	800a1b0 <mem_malloc+0xcc>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a21c:	490e      	ldr	r1, [pc, #56]	; (800a258 <mem_malloc+0x174>)
 800a21e:	f240 3287 	movw	r2, #903	; 0x387
 800a222:	4b08      	ldr	r3, [pc, #32]	; (800a244 <mem_malloc+0x160>)
 800a224:	4809      	ldr	r0, [pc, #36]	; (800a24c <mem_malloc+0x168>)
 800a226:	f007 f857 	bl	80112d8 <iprintf>
          mem2->next = mem->next;
 800a22a:	8820      	ldrh	r0, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 800a22c:	6829      	ldr	r1, [r5, #0]
        if (mem == lfree) {
 800a22e:	f8d6 c000 	ldr.w	ip, [r6]
 800a232:	e7a6      	b.n	800a182 <mem_malloc+0x9e>
 800a234:	24009bac 	.word	0x24009bac
 800a238:	24009bb4 	.word	0x24009bb4
 800a23c:	24009bb0 	.word	0x24009bb0
 800a240:	24009bb8 	.word	0x24009bb8
 800a244:	08012fe4 	.word	0x08012fe4
 800a248:	080131c4 	.word	0x080131c4
 800a24c:	08012578 	.word	0x08012578
 800a250:	080131f4 	.word	0x080131f4
 800a254:	08013194 	.word	0x08013194
 800a258:	08013180 	.word	0x08013180

0800a25c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800a25c:	b538      	push	{r3, r4, r5, lr}
 800a25e:	4604      	mov	r4, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800a260:	f006 ff28 	bl	80110b4 <sys_arch_protect>

  memp = *desc->tab;
 800a264:	68a3      	ldr	r3, [r4, #8]
 800a266:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800a268:	b18c      	cbz	r4, 800a28e <do_memp_malloc_pool+0x32>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800a26a:	6822      	ldr	r2, [r4, #0]
 800a26c:	4605      	mov	r5, r0
 800a26e:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800a270:	07a3      	lsls	r3, r4, #30
 800a272:	d104      	bne.n	800a27e <do_memp_malloc_pool+0x22>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800a274:	4628      	mov	r0, r5
 800a276:	f006 ff29 	bl	80110cc <sys_arch_unprotect>
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 800a27a:	4620      	mov	r0, r4
 800a27c:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800a27e:	4b06      	ldr	r3, [pc, #24]	; (800a298 <do_memp_malloc_pool+0x3c>)
 800a280:	f44f 728c 	mov.w	r2, #280	; 0x118
 800a284:	4905      	ldr	r1, [pc, #20]	; (800a29c <do_memp_malloc_pool+0x40>)
 800a286:	4806      	ldr	r0, [pc, #24]	; (800a2a0 <do_memp_malloc_pool+0x44>)
 800a288:	f007 f826 	bl	80112d8 <iprintf>
 800a28c:	e7f2      	b.n	800a274 <do_memp_malloc_pool+0x18>
    SYS_ARCH_UNPROTECT(old_level);
 800a28e:	f006 ff1d 	bl	80110cc <sys_arch_unprotect>
}
 800a292:	4620      	mov	r0, r4
 800a294:	bd38      	pop	{r3, r4, r5, pc}
 800a296:	bf00      	nop
 800a298:	08013218 	.word	0x08013218
 800a29c:	08013248 	.word	0x08013248
 800a2a0:	08012578 	.word	0x08012578

0800a2a4 <memp_init_pool>:
{
 800a2a4:	b430      	push	{r4, r5}
  *desc->tab = NULL;
 800a2a6:	2100      	movs	r1, #0
  for (i = 0; i < desc->num; ++i) {
 800a2a8:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 800a2aa:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 800a2ae:	6029      	str	r1, [r5, #0]
  for (i = 0; i < desc->num; ++i) {
 800a2b0:	b17c      	cbz	r4, 800a2d2 <memp_init_pool+0x2e>
 800a2b2:	3303      	adds	r3, #3
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a2b4:	f8b0 c000 	ldrh.w	ip, [r0]
  for (i = 0; i < desc->num; ++i) {
 800a2b8:	460a      	mov	r2, r1
 800a2ba:	f023 0303 	bic.w	r3, r3, #3
 800a2be:	e000      	b.n	800a2c2 <memp_init_pool+0x1e>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a2c0:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800a2c2:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800a2c4:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a2c6:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	42a2      	cmp	r2, r4
 800a2ce:	d1f7      	bne.n	800a2c0 <memp_init_pool+0x1c>
 800a2d0:	602b      	str	r3, [r5, #0]
}
 800a2d2:	bc30      	pop	{r4, r5}
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop

0800a2d8 <memp_init>:
{
 800a2d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2da:	f8df e054 	ldr.w	lr, [pc, #84]	; 800a330 <memp_init+0x58>
 800a2de:	2404      	movs	r4, #4
 800a2e0:	4b10      	ldr	r3, [pc, #64]	; (800a324 <memp_init+0x4c>)
  *desc->tab = NULL;
 800a2e2:	2600      	movs	r6, #0
{
 800a2e4:	4d10      	ldr	r5, [pc, #64]	; (800a328 <memp_init+0x50>)
 800a2e6:	f10e 0730 	add.w	r7, lr, #48	; 0x30
 800a2ea:	4a10      	ldr	r2, [pc, #64]	; (800a32c <memp_init+0x54>)
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800a2ec:	3303      	adds	r3, #3
  *desc->tab = NULL;
 800a2ee:	602e      	str	r6, [r5, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800a2f0:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800a2f4:	b16c      	cbz	r4, 800a312 <memp_init+0x3a>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	f8b2 c000 	ldrh.w	ip, [r2]
  for (i = 0; i < desc->num; ++i) {
 800a2fc:	460a      	mov	r2, r1
 800a2fe:	e000      	b.n	800a302 <memp_init+0x2a>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a300:	4603      	mov	r3, r0
  for (i = 0; i < desc->num; ++i) {
 800a302:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800a304:	6019      	str	r1, [r3, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a306:	eb03 000c 	add.w	r0, r3, ip
  for (i = 0; i < desc->num; ++i) {
 800a30a:	4619      	mov	r1, r3
 800a30c:	42a2      	cmp	r2, r4
 800a30e:	d1f7      	bne.n	800a300 <memp_init+0x28>
 800a310:	602b      	str	r3, [r5, #0]
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800a312:	4577      	cmp	r7, lr
 800a314:	d005      	beq.n	800a322 <memp_init+0x4a>
    memp_init_pool(memp_pools[i]);
 800a316:	f85e 2f04 	ldr.w	r2, [lr, #4]!
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800a31a:	e9d2 3501 	ldrd	r3, r5, [r2, #4]
  for (i = 0; i < desc->num; ++i) {
 800a31e:	8854      	ldrh	r4, [r2, #2]
 800a320:	e7e4      	b.n	800a2ec <memp_init+0x14>
}
 800a322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a324:	24010590 	.word	0x24010590
 800a328:	24010644 	.word	0x24010644
 800a32c:	0801336c 	.word	0x0801336c
 800a330:	08013378 	.word	0x08013378

0800a334 <memp_malloc_pool>:
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800a334:	b108      	cbz	r0, 800a33a <memp_malloc_pool+0x6>
  if (desc == NULL) {
    return NULL;
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800a336:	f7ff bf91 	b.w	800a25c <do_memp_malloc_pool>
{
 800a33a:	b510      	push	{r4, lr}
 800a33c:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800a33e:	4b04      	ldr	r3, [pc, #16]	; (800a350 <memp_malloc_pool+0x1c>)
 800a340:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800a344:	4903      	ldr	r1, [pc, #12]	; (800a354 <memp_malloc_pool+0x20>)
 800a346:	4804      	ldr	r0, [pc, #16]	; (800a358 <memp_malloc_pool+0x24>)
 800a348:	f006 ffc6 	bl	80112d8 <iprintf>
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800a34c:	4620      	mov	r0, r4
 800a34e:	bd10      	pop	{r4, pc}
 800a350:	08013218 	.word	0x08013218
 800a354:	0801326c 	.word	0x0801326c
 800a358:	08012578 	.word	0x08012578

0800a35c <memp_malloc>:
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800a35c:	280c      	cmp	r0, #12
{
 800a35e:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800a360:	d806      	bhi.n	800a370 <memp_malloc+0x14>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800a362:	4b08      	ldr	r3, [pc, #32]	; (800a384 <memp_malloc+0x28>)
 800a364:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
}
 800a368:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800a36c:	f7ff bf76 	b.w	800a25c <do_memp_malloc_pool>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800a370:	4b05      	ldr	r3, [pc, #20]	; (800a388 <memp_malloc+0x2c>)
 800a372:	f240 1257 	movw	r2, #343	; 0x157
 800a376:	4905      	ldr	r1, [pc, #20]	; (800a38c <memp_malloc+0x30>)
 800a378:	4805      	ldr	r0, [pc, #20]	; (800a390 <memp_malloc+0x34>)
 800a37a:	f006 ffad 	bl	80112d8 <iprintf>
}
 800a37e:	2000      	movs	r0, #0
 800a380:	bd08      	pop	{r3, pc}
 800a382:	bf00      	nop
 800a384:	08013378 	.word	0x08013378
 800a388:	08013218 	.word	0x08013218
 800a38c:	08013280 	.word	0x08013280
 800a390:	08012578 	.word	0x08012578

0800a394 <memp_free_pool>:
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800a394:	b180      	cbz	r0, 800a3b8 <memp_free_pool+0x24>
{
 800a396:	b570      	push	{r4, r5, r6, lr}
 800a398:	460c      	mov	r4, r1
  if ((desc == NULL) || (mem == NULL)) {
 800a39a:	b161      	cbz	r1, 800a3b6 <memp_free_pool+0x22>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800a39c:	078b      	lsls	r3, r1, #30
 800a39e:	4605      	mov	r5, r0
 800a3a0:	d111      	bne.n	800a3c6 <memp_free_pool+0x32>
  SYS_ARCH_PROTECT(old_level);
 800a3a2:	f006 fe87 	bl	80110b4 <sys_arch_protect>
  memp->next = *desc->tab;
 800a3a6:	68ab      	ldr	r3, [r5, #8]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800a3ac:	601c      	str	r4, [r3, #0]
    return;
  }

  do_memp_free_pool(desc, mem);
}
 800a3ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800a3b2:	f006 be8b 	b.w	80110cc <sys_arch_unprotect>
}
 800a3b6:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800a3b8:	4b07      	ldr	r3, [pc, #28]	; (800a3d8 <memp_free_pool+0x44>)
 800a3ba:	f240 1295 	movw	r2, #405	; 0x195
 800a3be:	4907      	ldr	r1, [pc, #28]	; (800a3dc <memp_free_pool+0x48>)
 800a3c0:	4807      	ldr	r0, [pc, #28]	; (800a3e0 <memp_free_pool+0x4c>)
 800a3c2:	f006 bf89 	b.w	80112d8 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800a3c6:	4b04      	ldr	r3, [pc, #16]	; (800a3d8 <memp_free_pool+0x44>)
 800a3c8:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800a3cc:	4905      	ldr	r1, [pc, #20]	; (800a3e4 <memp_free_pool+0x50>)
 800a3ce:	4804      	ldr	r0, [pc, #16]	; (800a3e0 <memp_free_pool+0x4c>)
 800a3d0:	f006 ff82 	bl	80112d8 <iprintf>
 800a3d4:	e7e5      	b.n	800a3a2 <memp_free_pool+0xe>
 800a3d6:	bf00      	nop
 800a3d8:	08013218 	.word	0x08013218
 800a3dc:	0801326c 	.word	0x0801326c
 800a3e0:	08012578 	.word	0x08012578
 800a3e4:	080132a0 	.word	0x080132a0

0800a3e8 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800a3e8:	280c      	cmp	r0, #12
 800a3ea:	d812      	bhi.n	800a412 <memp_free+0x2a>
{
 800a3ec:	b570      	push	{r4, r5, r6, lr}
 800a3ee:	460c      	mov	r4, r1

  if (mem == NULL) {
 800a3f0:	b171      	cbz	r1, 800a410 <memp_free+0x28>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800a3f2:	4b0f      	ldr	r3, [pc, #60]	; (800a430 <memp_free+0x48>)
 800a3f4:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
  LWIP_ASSERT("memp_free: mem properly aligned",
 800a3f8:	078b      	lsls	r3, r1, #30
 800a3fa:	d111      	bne.n	800a420 <memp_free+0x38>
  SYS_ARCH_PROTECT(old_level);
 800a3fc:	f006 fe5a 	bl	80110b4 <sys_arch_protect>
  memp->next = *desc->tab;
 800a400:	68ab      	ldr	r3, [r5, #8]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800a406:	601c      	str	r4, [r3, #0]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800a408:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800a40c:	f006 be5e 	b.w	80110cc <sys_arch_unprotect>
}
 800a410:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800a412:	4b08      	ldr	r3, [pc, #32]	; (800a434 <memp_free+0x4c>)
 800a414:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800a418:	4907      	ldr	r1, [pc, #28]	; (800a438 <memp_free+0x50>)
 800a41a:	4808      	ldr	r0, [pc, #32]	; (800a43c <memp_free+0x54>)
 800a41c:	f006 bf5c 	b.w	80112d8 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 800a420:	4b04      	ldr	r3, [pc, #16]	; (800a434 <memp_free+0x4c>)
 800a422:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800a426:	4906      	ldr	r1, [pc, #24]	; (800a440 <memp_free+0x58>)
 800a428:	4804      	ldr	r0, [pc, #16]	; (800a43c <memp_free+0x54>)
 800a42a:	f006 ff55 	bl	80112d8 <iprintf>
 800a42e:	e7e5      	b.n	800a3fc <memp_free+0x14>
 800a430:	08013378 	.word	0x08013378
 800a434:	08013218 	.word	0x08013218
 800a438:	080132c0 	.word	0x080132c0
 800a43c:	08012578 	.word	0x08012578
 800a440:	080132a0 	.word	0x080132a0

0800a444 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 800a444:	f06f 000b 	mvn.w	r0, #11
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop

0800a44c <netif_issue_reports>:
{
 800a44c:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800a44e:	4604      	mov	r4, r0
 800a450:	b150      	cbz	r0, 800a468 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800a452:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800a456:	f003 0205 	and.w	r2, r3, #5
 800a45a:	2a05      	cmp	r2, #5
 800a45c:	d103      	bne.n	800a466 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800a45e:	6862      	ldr	r2, [r4, #4]
 800a460:	b10a      	cbz	r2, 800a466 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800a462:	071b      	lsls	r3, r3, #28
 800a464:	d408      	bmi.n	800a478 <netif_issue_reports+0x2c>
}
 800a466:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800a468:	4b06      	ldr	r3, [pc, #24]	; (800a484 <netif_issue_reports+0x38>)
 800a46a:	f240 326d 	movw	r2, #877	; 0x36d
 800a46e:	4906      	ldr	r1, [pc, #24]	; (800a488 <netif_issue_reports+0x3c>)
 800a470:	4806      	ldr	r0, [pc, #24]	; (800a48c <netif_issue_reports+0x40>)
 800a472:	f006 ff31 	bl	80112d8 <iprintf>
 800a476:	e7ec      	b.n	800a452 <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 800a478:	1d21      	adds	r1, r4, #4
 800a47a:	4620      	mov	r0, r4
}
 800a47c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 800a480:	f005 bdda 	b.w	8010038 <etharp_request>
 800a484:	080133ac 	.word	0x080133ac
 800a488:	080133e0 	.word	0x080133e0
 800a48c:	08012578 	.word	0x08012578

0800a490 <netif_do_set_ipaddr.isra.0>:
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	4605      	mov	r5, r0
 800a494:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800a496:	460c      	mov	r4, r1
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 800a498:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800a49a:	b1b9      	cbz	r1, 800a4cc <netif_do_set_ipaddr.isra.0+0x3c>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800a49c:	686b      	ldr	r3, [r5, #4]
 800a49e:	6822      	ldr	r2, [r4, #0]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d101      	bne.n	800a4a8 <netif_do_set_ipaddr.isra.0+0x18>
}
 800a4a4:	b002      	add	sp, #8
 800a4a6:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800a4a8:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800a4aa:	4630      	mov	r0, r6
 800a4ac:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 800a4ae:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800a4b0:	f002 f8e8 	bl	800c684 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800a4b4:	a901      	add	r1, sp, #4
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	f005 f970 	bl	800f79c <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800a4bc:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800a4be:	2101      	movs	r1, #1
 800a4c0:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800a4c2:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800a4c4:	f7ff ffc2 	bl	800a44c <netif_issue_reports>
}
 800a4c8:	b002      	add	sp, #8
 800a4ca:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800a4cc:	4b03      	ldr	r3, [pc, #12]	; (800a4dc <netif_do_set_ipaddr.isra.0+0x4c>)
 800a4ce:	f240 12cb 	movw	r2, #459	; 0x1cb
 800a4d2:	4903      	ldr	r1, [pc, #12]	; (800a4e0 <netif_do_set_ipaddr.isra.0+0x50>)
 800a4d4:	4803      	ldr	r0, [pc, #12]	; (800a4e4 <netif_do_set_ipaddr.isra.0+0x54>)
 800a4d6:	f006 feff 	bl	80112d8 <iprintf>
 800a4da:	e7df      	b.n	800a49c <netif_do_set_ipaddr.isra.0+0xc>
 800a4dc:	080133ac 	.word	0x080133ac
 800a4e0:	08013404 	.word	0x08013404
 800a4e4:	08012578 	.word	0x08012578

0800a4e8 <netif_init>:
}
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop

0800a4ec <netif_set_addr>:
{
 800a4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ee:	460d      	mov	r5, r1
 800a4f0:	b083      	sub	sp, #12
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	4617      	mov	r7, r2
 800a4f6:	461e      	mov	r6, r3
  LWIP_ASSERT_CORE_LOCKED();
 800a4f8:	f7fc fe4a 	bl	8007190 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800a4fc:	b1fd      	cbz	r5, 800a53e <netif_set_addr+0x52>
  if (netmask == NULL) {
 800a4fe:	b187      	cbz	r7, 800a522 <netif_set_addr+0x36>
  if (gw == NULL) {
 800a500:	b196      	cbz	r6, 800a528 <netif_set_addr+0x3c>
  remove = ip4_addr_isany(ipaddr);
 800a502:	682b      	ldr	r3, [r5, #0]
 800a504:	b1a3      	cbz	r3, 800a530 <netif_set_addr+0x44>
 800a506:	2200      	movs	r2, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	68a1      	ldr	r1, [r4, #8]
 800a50c:	428b      	cmp	r3, r1
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800a50e:	68e1      	ldr	r1, [r4, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800a510:	bf18      	it	ne
 800a512:	60a3      	strne	r3, [r4, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800a514:	6833      	ldr	r3, [r6, #0]
 800a516:	428b      	cmp	r3, r1
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800a518:	bf18      	it	ne
 800a51a:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 800a51c:	b19a      	cbz	r2, 800a546 <netif_set_addr+0x5a>
}
 800a51e:	b003      	add	sp, #12
 800a520:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netmask = IP4_ADDR_ANY4;
 800a522:	4f0c      	ldr	r7, [pc, #48]	; (800a554 <netif_set_addr+0x68>)
  if (gw == NULL) {
 800a524:	2e00      	cmp	r6, #0
 800a526:	d1ec      	bne.n	800a502 <netif_set_addr+0x16>
  remove = ip4_addr_isany(ipaddr);
 800a528:	682b      	ldr	r3, [r5, #0]
    gw = IP4_ADDR_ANY4;
 800a52a:	4e0a      	ldr	r6, [pc, #40]	; (800a554 <netif_set_addr+0x68>)
  remove = ip4_addr_isany(ipaddr);
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1ea      	bne.n	800a506 <netif_set_addr+0x1a>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800a530:	aa01      	add	r2, sp, #4
 800a532:	4629      	mov	r1, r5
 800a534:	4620      	mov	r0, r4
 800a536:	f7ff ffab 	bl	800a490 <netif_do_set_ipaddr.isra.0>
 800a53a:	2201      	movs	r2, #1
 800a53c:	e7e4      	b.n	800a508 <netif_set_addr+0x1c>
    ipaddr = IP4_ADDR_ANY4;
 800a53e:	4d05      	ldr	r5, [pc, #20]	; (800a554 <netif_set_addr+0x68>)
  if (netmask == NULL) {
 800a540:	2f00      	cmp	r7, #0
 800a542:	d1dd      	bne.n	800a500 <netif_set_addr+0x14>
 800a544:	e7ed      	b.n	800a522 <netif_set_addr+0x36>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800a546:	aa01      	add	r2, sp, #4
 800a548:	4629      	mov	r1, r5
 800a54a:	4620      	mov	r0, r4
 800a54c:	f7ff ffa0 	bl	800a490 <netif_do_set_ipaddr.isra.0>
}
 800a550:	b003      	add	sp, #12
 800a552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a554:	08014d8c 	.word	0x08014d8c

0800a558 <netif_add>:
{
 800a558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	4606      	mov	r6, r0
 800a55e:	460c      	mov	r4, r1
 800a560:	4615      	mov	r5, r2
 800a562:	461f      	mov	r7, r3
 800a564:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  LWIP_ASSERT_CORE_LOCKED();
 800a568:	f7fc fe12 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800a56c:	2e00      	cmp	r6, #0
 800a56e:	f000 8083 	beq.w	800a678 <netif_add+0x120>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800a572:	f1b8 0f00 	cmp.w	r8, #0
 800a576:	f000 8088 	beq.w	800a68a <netif_add+0x132>
  if (ipaddr == NULL) {
 800a57a:	2c00      	cmp	r4, #0
 800a57c:	d070      	beq.n	800a660 <netif_add+0x108>
  if (netmask == NULL) {
 800a57e:	2d00      	cmp	r5, #0
 800a580:	d069      	beq.n	800a656 <netif_add+0xfe>
  if (gw == NULL) {
 800a582:	2f00      	cmp	r7, #0
 800a584:	d06a      	beq.n	800a65c <netif_add+0x104>
  netif->state = state;
 800a586:	980a      	ldr	r0, [sp, #40]	; 0x28
  netif_set_addr(netif, ipaddr, netmask, gw);
 800a588:	4621      	mov	r1, r4
  netif->num = netif_num;
 800a58a:	f8df a12c 	ldr.w	sl, [pc, #300]	; 800a6b8 <netif_add+0x160>
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800a58e:	2400      	movs	r4, #0
  netif->state = state;
 800a590:	6230      	str	r0, [r6, #32]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800a592:	463b      	mov	r3, r7
  netif->input = input;
 800a594:	980c      	ldr	r0, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 800a596:	462a      	mov	r2, r5
  ip_addr_set_zero_ip4(&netif->gw);
 800a598:	60f4      	str	r4, [r6, #12]
  netif->input = input;
 800a59a:	6130      	str	r0, [r6, #16]
  netif->num = netif_num;
 800a59c:	f89a 0000 	ldrb.w	r0, [sl]
  netif->mtu = 0;
 800a5a0:	84b4      	strh	r4, [r6, #36]	; 0x24
  netif->num = netif_num;
 800a5a2:	f886 0030 	strb.w	r0, [r6, #48]	; 0x30
  netif->output = netif_null_output_ip4;
 800a5a6:	483d      	ldr	r0, [pc, #244]	; (800a69c <netif_add+0x144>)
  netif->flags = 0;
 800a5a8:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
  netif->output = netif_null_output_ip4;
 800a5ac:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800a5ae:	4630      	mov	r0, r6
  netif->link_callback = NULL;
 800a5b0:	61f4      	str	r4, [r6, #28]
  ip_addr_set_zero_ip4(&netif->netmask);
 800a5b2:	e9c6 4401 	strd	r4, r4, [r6, #4]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800a5b6:	f7ff ff99 	bl	800a4ec <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800a5ba:	4630      	mov	r0, r6
 800a5bc:	47c0      	blx	r8
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	d157      	bne.n	800a672 <netif_add+0x11a>
      if (netif->num == 255) {
 800a5c2:	f896 2030 	ldrb.w	r2, [r6, #48]	; 0x30
 800a5c6:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 800a6bc <netif_add+0x164>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800a5ca:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 800a6ac <netif_add+0x154>
 800a5ce:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 800a6c0 <netif_add+0x168>
 800a5d2:	4f33      	ldr	r7, [pc, #204]	; (800a6a0 <netif_add+0x148>)
      if (netif->num == 255) {
 800a5d4:	2aff      	cmp	r2, #255	; 0xff
 800a5d6:	d102      	bne.n	800a5de <netif_add+0x86>
        netif->num = 0;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800a5de:	f8d8 4000 	ldr.w	r4, [r8]
 800a5e2:	2c00      	cmp	r4, #0
 800a5e4:	d042      	beq.n	800a66c <netif_add+0x114>
      num_netifs = 0;
 800a5e6:	2500      	movs	r5, #0
 800a5e8:	e007      	b.n	800a5fa <netif_add+0xa2>
        if (netif2->num == netif->num) {
 800a5ea:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 800a5ee:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d014      	beq.n	800a620 <netif_add+0xc8>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800a5f6:	6824      	ldr	r4, [r4, #0]
 800a5f8:	b1fc      	cbz	r4, 800a63a <netif_add+0xe2>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800a5fa:	42b4      	cmp	r4, r6
        num_netifs++;
 800a5fc:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 800a600:	d013      	beq.n	800a62a <netif_add+0xd2>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800a602:	2dff      	cmp	r5, #255	; 0xff
 800a604:	ddf1      	ble.n	800a5ea <netif_add+0x92>
 800a606:	465b      	mov	r3, fp
 800a608:	f240 128d 	movw	r2, #397	; 0x18d
 800a60c:	4925      	ldr	r1, [pc, #148]	; (800a6a4 <netif_add+0x14c>)
 800a60e:	4638      	mov	r0, r7
 800a610:	f006 fe62 	bl	80112d8 <iprintf>
        if (netif2->num == netif->num) {
 800a614:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 800a618:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d1ea      	bne.n	800a5f6 <netif_add+0x9e>
          netif->num++;
 800a620:	3201      	adds	r2, #1
 800a622:	b2d2      	uxtb	r2, r2
 800a624:	f886 2030 	strb.w	r2, [r6, #48]	; 0x30
    } while (netif2 != NULL);
 800a628:	e7d4      	b.n	800a5d4 <netif_add+0x7c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800a62a:	465b      	mov	r3, fp
 800a62c:	f240 128b 	movw	r2, #395	; 0x18b
 800a630:	4649      	mov	r1, r9
 800a632:	4638      	mov	r0, r7
 800a634:	f006 fe50 	bl	80112d8 <iprintf>
 800a638:	e7e3      	b.n	800a602 <netif_add+0xaa>
  netif->next = netif_list;
 800a63a:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 800a63e:	2bfe      	cmp	r3, #254	; 0xfe
 800a640:	d012      	beq.n	800a668 <netif_add+0x110>
    netif_num = (u8_t)(netif->num + 1);
 800a642:	3301      	adds	r3, #1
 800a644:	b2db      	uxtb	r3, r3
  return netif;
 800a646:	4630      	mov	r0, r6
  netif->next = netif_list;
 800a648:	6034      	str	r4, [r6, #0]
 800a64a:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 800a64e:	f8c8 6000 	str.w	r6, [r8]
}
 800a652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800a656:	4d14      	ldr	r5, [pc, #80]	; (800a6a8 <netif_add+0x150>)
  if (gw == NULL) {
 800a658:	2f00      	cmp	r7, #0
 800a65a:	d194      	bne.n	800a586 <netif_add+0x2e>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800a65c:	4f12      	ldr	r7, [pc, #72]	; (800a6a8 <netif_add+0x150>)
 800a65e:	e792      	b.n	800a586 <netif_add+0x2e>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800a660:	4c11      	ldr	r4, [pc, #68]	; (800a6a8 <netif_add+0x150>)
  if (netmask == NULL) {
 800a662:	2d00      	cmp	r5, #0
 800a664:	d18d      	bne.n	800a582 <netif_add+0x2a>
 800a666:	e7f6      	b.n	800a656 <netif_add+0xfe>
    netif_num = 0;
 800a668:	2300      	movs	r3, #0
 800a66a:	e7ec      	b.n	800a646 <netif_add+0xee>
  if (netif->num == 254) {
 800a66c:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800a670:	e7e5      	b.n	800a63e <netif_add+0xe6>
    return NULL;
 800a672:	4620      	mov	r0, r4
}
 800a674:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800a678:	4b0c      	ldr	r3, [pc, #48]	; (800a6ac <netif_add+0x154>)
 800a67a:	f240 1227 	movw	r2, #295	; 0x127
 800a67e:	490c      	ldr	r1, [pc, #48]	; (800a6b0 <netif_add+0x158>)
 800a680:	4807      	ldr	r0, [pc, #28]	; (800a6a0 <netif_add+0x148>)
 800a682:	f006 fe29 	bl	80112d8 <iprintf>
 800a686:	4630      	mov	r0, r6
 800a688:	e7e3      	b.n	800a652 <netif_add+0xfa>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800a68a:	4b08      	ldr	r3, [pc, #32]	; (800a6ac <netif_add+0x154>)
 800a68c:	f44f 7294 	mov.w	r2, #296	; 0x128
 800a690:	4908      	ldr	r1, [pc, #32]	; (800a6b4 <netif_add+0x15c>)
 800a692:	4803      	ldr	r0, [pc, #12]	; (800a6a0 <netif_add+0x148>)
 800a694:	f006 fe20 	bl	80112d8 <iprintf>
 800a698:	4640      	mov	r0, r8
 800a69a:	e7da      	b.n	800a652 <netif_add+0xfa>
 800a69c:	0800a445 	.word	0x0800a445
 800a6a0:	08012578 	.word	0x08012578
 800a6a4:	08013468 	.word	0x08013468
 800a6a8:	08014d8c 	.word	0x08014d8c
 800a6ac:	080133ac 	.word	0x080133ac
 800a6b0:	08013414 	.word	0x08013414
 800a6b4:	08013430 	.word	0x08013430
 800a6b8:	24010650 	.word	0x24010650
 800a6bc:	2401064c 	.word	0x2401064c
 800a6c0:	08013454 	.word	0x08013454

0800a6c4 <netif_set_default>:
{
 800a6c4:	b510      	push	{r4, lr}
 800a6c6:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800a6c8:	f7fc fd62 	bl	8007190 <sys_check_core_locking>
  netif_default = netif;
 800a6cc:	4b01      	ldr	r3, [pc, #4]	; (800a6d4 <netif_set_default+0x10>)
 800a6ce:	601c      	str	r4, [r3, #0]
}
 800a6d0:	bd10      	pop	{r4, pc}
 800a6d2:	bf00      	nop
 800a6d4:	24010648 	.word	0x24010648

0800a6d8 <netif_set_up>:
{
 800a6d8:	b510      	push	{r4, lr}
 800a6da:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800a6dc:	f7fc fd58 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800a6e0:	b174      	cbz	r4, 800a700 <netif_set_up+0x28>
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800a6e2:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800a6e6:	07da      	lsls	r2, r3, #31
 800a6e8:	d500      	bpl.n	800a6ec <netif_set_up+0x14>
}
 800a6ea:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_UP);
 800a6ec:	f043 0301 	orr.w	r3, r3, #1
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	2103      	movs	r1, #3
    netif_set_flags(netif, NETIF_FLAG_UP);
 800a6f4:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 800a6f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800a6fc:	f7ff bea6 	b.w	800a44c <netif_issue_reports>
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800a700:	4b04      	ldr	r3, [pc, #16]	; (800a714 <netif_set_up+0x3c>)
 800a702:	f44f 7254 	mov.w	r2, #848	; 0x350
 800a706:	4904      	ldr	r1, [pc, #16]	; (800a718 <netif_set_up+0x40>)
 800a708:	4804      	ldr	r0, [pc, #16]	; (800a71c <netif_set_up+0x44>)
}
 800a70a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800a70e:	f006 bde3 	b.w	80112d8 <iprintf>
 800a712:	bf00      	nop
 800a714:	080133ac 	.word	0x080133ac
 800a718:	08013498 	.word	0x08013498
 800a71c:	08012578 	.word	0x08012578

0800a720 <netif_set_down>:
{
 800a720:	b510      	push	{r4, lr}
 800a722:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800a724:	f7fc fd34 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800a728:	b17c      	cbz	r4, 800a74a <netif_set_down+0x2a>
  if (netif->flags & NETIF_FLAG_UP) {
 800a72a:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800a72e:	07da      	lsls	r2, r3, #31
 800a730:	d505      	bpl.n	800a73e <netif_set_down+0x1e>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800a732:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800a736:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800a738:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800a73c:	d400      	bmi.n	800a740 <netif_set_down+0x20>
}
 800a73e:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 800a740:	4620      	mov	r0, r4
}
 800a742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_cleanup_netif(netif);
 800a746:	f005 ba3d 	b.w	800fbc4 <etharp_cleanup_netif>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800a74a:	4b04      	ldr	r3, [pc, #16]	; (800a75c <netif_set_down+0x3c>)
 800a74c:	f240 329b 	movw	r2, #923	; 0x39b
 800a750:	4903      	ldr	r1, [pc, #12]	; (800a760 <netif_set_down+0x40>)
 800a752:	4804      	ldr	r0, [pc, #16]	; (800a764 <netif_set_down+0x44>)
}
 800a754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800a758:	f006 bdbe 	b.w	80112d8 <iprintf>
 800a75c:	080133ac 	.word	0x080133ac
 800a760:	080134b4 	.word	0x080134b4
 800a764:	08012578 	.word	0x08012578

0800a768 <netif_set_link_up>:
{
 800a768:	b510      	push	{r4, lr}
 800a76a:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800a76c:	f7fc fd10 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800a770:	b19c      	cbz	r4, 800a79a <netif_set_link_up+0x32>
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800a772:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800a776:	075a      	lsls	r2, r3, #29
 800a778:	d500      	bpl.n	800a77c <netif_set_link_up+0x14>
}
 800a77a:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800a77c:	f043 0304 	orr.w	r3, r3, #4
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800a780:	2103      	movs	r1, #3
 800a782:	4620      	mov	r0, r4
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800a784:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800a788:	f7ff fe60 	bl	800a44c <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 800a78c:	69e3      	ldr	r3, [r4, #28]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d0f3      	beq.n	800a77a <netif_set_link_up+0x12>
 800a792:	4620      	mov	r0, r4
}
 800a794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800a798:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800a79a:	4b04      	ldr	r3, [pc, #16]	; (800a7ac <netif_set_link_up+0x44>)
 800a79c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800a7a0:	4903      	ldr	r1, [pc, #12]	; (800a7b0 <netif_set_link_up+0x48>)
 800a7a2:	4804      	ldr	r0, [pc, #16]	; (800a7b4 <netif_set_link_up+0x4c>)
}
 800a7a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800a7a8:	f006 bd96 	b.w	80112d8 <iprintf>
 800a7ac:	080133ac 	.word	0x080133ac
 800a7b0:	080134d4 	.word	0x080134d4
 800a7b4:	08012578 	.word	0x08012578

0800a7b8 <netif_set_link_down>:
{
 800a7b8:	b510      	push	{r4, lr}
 800a7ba:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800a7bc:	f7fc fce8 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800a7c0:	b174      	cbz	r4, 800a7e0 <netif_set_link_down+0x28>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800a7c2:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800a7c6:	075a      	lsls	r2, r3, #29
 800a7c8:	d509      	bpl.n	800a7de <netif_set_link_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800a7ca:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 800a7ce:	69e2      	ldr	r2, [r4, #28]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800a7d0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800a7d4:	b11a      	cbz	r2, 800a7de <netif_set_link_down+0x26>
 800a7d6:	4620      	mov	r0, r4
}
 800a7d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800a7dc:	4710      	bx	r2
}
 800a7de:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800a7e0:	4b04      	ldr	r3, [pc, #16]	; (800a7f4 <netif_set_link_down+0x3c>)
 800a7e2:	f240 4206 	movw	r2, #1030	; 0x406
 800a7e6:	4904      	ldr	r1, [pc, #16]	; (800a7f8 <netif_set_link_down+0x40>)
 800a7e8:	4804      	ldr	r0, [pc, #16]	; (800a7fc <netif_set_link_down+0x44>)
}
 800a7ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800a7ee:	f006 bd73 	b.w	80112d8 <iprintf>
 800a7f2:	bf00      	nop
 800a7f4:	080133ac 	.word	0x080133ac
 800a7f8:	080134f8 	.word	0x080134f8
 800a7fc:	08012578 	.word	0x08012578

0800a800 <netif_set_link_callback>:
{
 800a800:	b538      	push	{r3, r4, r5, lr}
 800a802:	4604      	mov	r4, r0
 800a804:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800a806:	f7fc fcc3 	bl	8007190 <sys_check_core_locking>
  if (netif) {
 800a80a:	b104      	cbz	r4, 800a80e <netif_set_link_callback+0xe>
    netif->link_callback = link_callback;
 800a80c:	61e5      	str	r5, [r4, #28]
}
 800a80e:	bd38      	pop	{r3, r4, r5, pc}

0800a810 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800a810:	b510      	push	{r4, lr}
 800a812:	4604      	mov	r4, r0
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 800a814:	f7fc fcbc 	bl	8007190 <sys_check_core_locking>

  if (idx != NETIF_NO_INDEX) {
 800a818:	b164      	cbz	r4, 800a834 <netif_get_by_index+0x24>
    NETIF_FOREACH(netif) {
 800a81a:	4b07      	ldr	r3, [pc, #28]	; (800a838 <netif_get_by_index+0x28>)
 800a81c:	6818      	ldr	r0, [r3, #0]
 800a81e:	b910      	cbnz	r0, 800a826 <netif_get_by_index+0x16>
 800a820:	e007      	b.n	800a832 <netif_get_by_index+0x22>
 800a822:	6800      	ldr	r0, [r0, #0]
 800a824:	b128      	cbz	r0, 800a832 <netif_get_by_index+0x22>
      if (idx == netif_get_index(netif)) {
 800a826:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 800a82a:	3301      	adds	r3, #1
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	42a3      	cmp	r3, r4
 800a830:	d1f7      	bne.n	800a822 <netif_get_by_index+0x12>
      }
    }
  }

  return NULL;
}
 800a832:	bd10      	pop	{r4, pc}
  return NULL;
 800a834:	4620      	mov	r0, r4
}
 800a836:	bd10      	pop	{r4, pc}
 800a838:	2401064c 	.word	0x2401064c

0800a83c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800a83c:	b508      	push	{r3, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800a83e:	f006 fc39 	bl	80110b4 <sys_arch_protect>
 800a842:	4b09      	ldr	r3, [pc, #36]	; (800a868 <pbuf_free_ooseq_callback+0x2c>)
 800a844:	2200      	movs	r2, #0
 800a846:	701a      	strb	r2, [r3, #0]
 800a848:	f006 fc40 	bl	80110cc <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800a84c:	4b07      	ldr	r3, [pc, #28]	; (800a86c <pbuf_free_ooseq_callback+0x30>)
 800a84e:	6818      	ldr	r0, [r3, #0]
 800a850:	b910      	cbnz	r0, 800a858 <pbuf_free_ooseq_callback+0x1c>
 800a852:	e008      	b.n	800a866 <pbuf_free_ooseq_callback+0x2a>
 800a854:	68c0      	ldr	r0, [r0, #12]
 800a856:	b130      	cbz	r0, 800a866 <pbuf_free_ooseq_callback+0x2a>
    if (pcb->ooseq != NULL) {
 800a858:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d0fa      	beq.n	800a854 <pbuf_free_ooseq_callback+0x18>
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 800a85e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      tcp_free_ooseq(pcb);
 800a862:	f001 bf39 	b.w	800c6d8 <tcp_free_ooseq>
}
 800a866:	bd08      	pop	{r3, pc}
 800a868:	24010651 	.word	0x24010651
 800a86c:	24010654 	.word	0x24010654

0800a870 <pbuf_copy.part.0>:
 * @return ERR_OK if pbuf was copied
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 800a870:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
  size_t offset_to = 0, offset_from = 0, len;
 800a874:	2600      	movs	r6, #0
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a876:	f8df a124 	ldr.w	sl, [pc, #292]	; 800a99c <pbuf_copy.part.0+0x12c>
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 800a87a:	4605      	mov	r5, r0
 800a87c:	4688      	mov	r8, r1
  size_t offset_to = 0, offset_from = 0, len;
 800a87e:	4637      	mov	r7, r6
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a880:	8944      	ldrh	r4, [r0, #10]
 800a882:	894b      	ldrh	r3, [r1, #10]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a884:	f8df b128 	ldr.w	fp, [pc, #296]	; 800a9b0 <pbuf_copy.part.0+0x140>
 800a888:	f8df 9118 	ldr.w	r9, [pc, #280]	; 800a9a4 <pbuf_copy.part.0+0x134>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a88c:	1be4      	subs	r4, r4, r7
 800a88e:	1b9b      	subs	r3, r3, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a890:	6868      	ldr	r0, [r5, #4]
 800a892:	429c      	cmp	r4, r3
 800a894:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a898:	4438      	add	r0, r7
 800a89a:	bf28      	it	cs
 800a89c:	461c      	movcs	r4, r3
 800a89e:	4431      	add	r1, r6
 800a8a0:	4622      	mov	r2, r4
    offset_to += len;
 800a8a2:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a8a4:	f006 fe83 	bl	80115ae <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a8a8:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 800a8aa:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a8ac:	429f      	cmp	r7, r3
 800a8ae:	d838      	bhi.n	800a922 <pbuf_copy.part.0+0xb2>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a8b0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800a8b4:	429e      	cmp	r6, r3
 800a8b6:	d82a      	bhi.n	800a90e <pbuf_copy.part.0+0x9e>
    if (offset_from >= p_from->len) {
 800a8b8:	429e      	cmp	r6, r3
 800a8ba:	d318      	bcc.n	800a8ee <pbuf_copy.part.0+0x7e>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 800a8bc:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 800a8be:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 800a8c2:	429f      	cmp	r7, r3
 800a8c4:	d04c      	beq.n	800a960 <pbuf_copy.part.0+0xf0>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a8c6:	f1b8 0f00 	cmp.w	r8, #0
 800a8ca:	d145      	bne.n	800a958 <pbuf_copy.part.0+0xe8>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a8cc:	892a      	ldrh	r2, [r5, #8]
 800a8ce:	896b      	ldrh	r3, [r5, #10]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d14d      	bne.n	800a970 <pbuf_copy.part.0+0x100>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a8d4:	6828      	ldr	r0, [r5, #0]
 800a8d6:	b140      	cbz	r0, 800a8ea <pbuf_copy.part.0+0x7a>
 800a8d8:	4b30      	ldr	r3, [pc, #192]	; (800a99c <pbuf_copy.part.0+0x12c>)
 800a8da:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800a8de:	4930      	ldr	r1, [pc, #192]	; (800a9a0 <pbuf_copy.part.0+0x130>)
 800a8e0:	4830      	ldr	r0, [pc, #192]	; (800a9a4 <pbuf_copy.part.0+0x134>)
 800a8e2:	f006 fcf9 	bl	80112d8 <iprintf>
 800a8e6:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 800a8ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 800a8ee:	896a      	ldrh	r2, [r5, #10]
 800a8f0:	4297      	cmp	r7, r2
 800a8f2:	d040      	beq.n	800a976 <pbuf_copy.part.0+0x106>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a8f4:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 800a8f8:	429a      	cmp	r2, r3
 800a8fa:	d01a      	beq.n	800a932 <pbuf_copy.part.0+0xc2>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a8fc:	896c      	ldrh	r4, [r5, #10]
 800a8fe:	2d00      	cmp	r5, #0
 800a900:	d0c4      	beq.n	800a88c <pbuf_copy.part.0+0x1c>
 800a902:	892b      	ldrh	r3, [r5, #8]
 800a904:	42a3      	cmp	r3, r4
 800a906:	d045      	beq.n	800a994 <pbuf_copy.part.0+0x124>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a908:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800a90c:	e7be      	b.n	800a88c <pbuf_copy.part.0+0x1c>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a90e:	4653      	mov	r3, sl
 800a910:	f240 32da 	movw	r2, #986	; 0x3da
 800a914:	4924      	ldr	r1, [pc, #144]	; (800a9a8 <pbuf_copy.part.0+0x138>)
 800a916:	4648      	mov	r0, r9
 800a918:	f006 fcde 	bl	80112d8 <iprintf>
    if (offset_from >= p_from->len) {
 800a91c:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800a920:	e7ca      	b.n	800a8b8 <pbuf_copy.part.0+0x48>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a922:	4653      	mov	r3, sl
 800a924:	f240 32d9 	movw	r2, #985	; 0x3d9
 800a928:	4659      	mov	r1, fp
 800a92a:	4648      	mov	r0, r9
 800a92c:	f006 fcd4 	bl	80112d8 <iprintf>
 800a930:	e7be      	b.n	800a8b0 <pbuf_copy.part.0+0x40>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a932:	f8d8 2000 	ldr.w	r2, [r8]
 800a936:	2a00      	cmp	r2, #0
 800a938:	d0e0      	beq.n	800a8fc <pbuf_copy.part.0+0x8c>
 800a93a:	4b18      	ldr	r3, [pc, #96]	; (800a99c <pbuf_copy.part.0+0x12c>)
 800a93c:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800a940:	4917      	ldr	r1, [pc, #92]	; (800a9a0 <pbuf_copy.part.0+0x130>)
 800a942:	4818      	ldr	r0, [pc, #96]	; (800a9a4 <pbuf_copy.part.0+0x134>)
 800a944:	f006 fcc8 	bl	80112d8 <iprintf>
 800a948:	f06f 0005 	mvn.w	r0, #5
}
 800a94c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a950:	f1b8 0f00 	cmp.w	r8, #0
 800a954:	d00a      	beq.n	800a96c <pbuf_copy.part.0+0xfc>
      offset_to = 0;
 800a956:	2700      	movs	r7, #0
 800a958:	2600      	movs	r6, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800a95a:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800a95e:	e7c9      	b.n	800a8f4 <pbuf_copy.part.0+0x84>
      p_to = p_to->next;
 800a960:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a962:	2d00      	cmp	r5, #0
 800a964:	d1f4      	bne.n	800a950 <pbuf_copy.part.0+0xe0>
 800a966:	f1b8 0f00 	cmp.w	r8, #0
 800a96a:	d108      	bne.n	800a97e <pbuf_copy.part.0+0x10e>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800a96c:	2d00      	cmp	r5, #0
 800a96e:	d1ad      	bne.n	800a8cc <pbuf_copy.part.0+0x5c>
  return ERR_OK;
 800a970:	2000      	movs	r0, #0
}
 800a972:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 800a976:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a978:	b10d      	cbz	r5, 800a97e <pbuf_copy.part.0+0x10e>
      offset_to = 0;
 800a97a:	2700      	movs	r7, #0
 800a97c:	e7ed      	b.n	800a95a <pbuf_copy.part.0+0xea>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800a97e:	4b07      	ldr	r3, [pc, #28]	; (800a99c <pbuf_copy.part.0+0x12c>)
 800a980:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800a984:	4909      	ldr	r1, [pc, #36]	; (800a9ac <pbuf_copy.part.0+0x13c>)
 800a986:	4807      	ldr	r0, [pc, #28]	; (800a9a4 <pbuf_copy.part.0+0x134>)
 800a988:	f006 fca6 	bl	80112d8 <iprintf>
 800a98c:	f06f 000f 	mvn.w	r0, #15
}
 800a990:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800a994:	682b      	ldr	r3, [r5, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d0b6      	beq.n	800a908 <pbuf_copy.part.0+0x98>
 800a99a:	e79d      	b.n	800a8d8 <pbuf_copy.part.0+0x68>
 800a99c:	0801351c 	.word	0x0801351c
 800a9a0:	08013590 	.word	0x08013590
 800a9a4:	08012578 	.word	0x08012578
 800a9a8:	08013564 	.word	0x08013564
 800a9ac:	08013580 	.word	0x08013580
 800a9b0:	0801354c 	.word	0x0801354c

0800a9b4 <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a9b4:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 800a9b8:	2b01      	cmp	r3, #1
{
 800a9ba:	b570      	push	{r4, r5, r6, lr}
 800a9bc:	4614      	mov	r4, r2
 800a9be:	4606      	mov	r6, r0
 800a9c0:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a9c2:	d10d      	bne.n	800a9e0 <pbuf_alloc_reference+0x2c>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800a9c4:	200b      	movs	r0, #11
 800a9c6:	f7ff fcc9 	bl	800a35c <memp_malloc>
  if (p == NULL) {
 800a9ca:	b140      	cbz	r0, 800a9de <pbuf_alloc_reference+0x2a>
  p->next = NULL;
 800a9cc:	2300      	movs	r3, #0
  p->ref = 1;
 800a9ce:	2201      	movs	r2, #1
  p->payload = payload;
 800a9d0:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 800a9d2:	8105      	strh	r5, [r0, #8]
  p->next = NULL;
 800a9d4:	6003      	str	r3, [r0, #0]
  p->len = len;
 800a9d6:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 800a9d8:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 800a9da:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 800a9dc:	81c2      	strh	r2, [r0, #14]
}
 800a9de:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a9e0:	4b03      	ldr	r3, [pc, #12]	; (800a9f0 <pbuf_alloc_reference+0x3c>)
 800a9e2:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800a9e6:	4903      	ldr	r1, [pc, #12]	; (800a9f4 <pbuf_alloc_reference+0x40>)
 800a9e8:	4803      	ldr	r0, [pc, #12]	; (800a9f8 <pbuf_alloc_reference+0x44>)
 800a9ea:	f006 fc75 	bl	80112d8 <iprintf>
 800a9ee:	e7e9      	b.n	800a9c4 <pbuf_alloc_reference+0x10>
 800a9f0:	0801351c 	.word	0x0801351c
 800a9f4:	080135bc 	.word	0x080135bc
 800a9f8:	08012578 	.word	0x08012578

0800a9fc <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800a9fc:	3003      	adds	r0, #3
 800a9fe:	f020 0003 	bic.w	r0, r0, #3
{
 800aa02:	b510      	push	{r4, lr}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800aa04:	eb01 0e00 	add.w	lr, r1, r0
{
 800aa08:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 800aa0c:	9c02      	ldr	r4, [sp, #8]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800aa0e:	45e6      	cmp	lr, ip
 800aa10:	d80d      	bhi.n	800aa2e <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 800aa12:	b104      	cbz	r4, 800aa16 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800aa14:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800aa16:	4618      	mov	r0, r3
  p->next = NULL;
 800aa18:	2300      	movs	r3, #0
  p->payload = payload;
 800aa1a:	6044      	str	r4, [r0, #4]
  p->flags = flags;
 800aa1c:	2402      	movs	r4, #2
  p->next = NULL;
 800aa1e:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 800aa20:	2301      	movs	r3, #1
  p->tot_len = tot_len;
 800aa22:	8101      	strh	r1, [r0, #8]
  p->len = len;
 800aa24:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 800aa26:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 800aa28:	7344      	strb	r4, [r0, #13]
  p->ref = 1;
 800aa2a:	81c3      	strh	r3, [r0, #14]
}
 800aa2c:	bd10      	pop	{r4, pc}
    return NULL;
 800aa2e:	2000      	movs	r0, #0
}
 800aa30:	bd10      	pop	{r4, pc}
 800aa32:	bf00      	nop

0800aa34 <pbuf_add_header>:
{
 800aa34:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800aa36:	b310      	cbz	r0, 800aa7e <pbuf_add_header+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800aa38:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800aa3c:	d20c      	bcs.n	800aa58 <pbuf_add_header+0x24>
  if (header_size_increment == 0) {
 800aa3e:	b169      	cbz	r1, 800aa5c <pbuf_add_header+0x28>
  increment_magnitude = (u16_t)header_size_increment;
 800aa40:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800aa44:	8902      	ldrh	r2, [r0, #8]
 800aa46:	4603      	mov	r3, r0
 800aa48:	4462      	add	r2, ip
 800aa4a:	b292      	uxth	r2, r2
 800aa4c:	4594      	cmp	ip, r2
 800aa4e:	d803      	bhi.n	800aa58 <pbuf_add_header+0x24>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800aa50:	f990 000c 	ldrsb.w	r0, [r0, #12]
 800aa54:	2800      	cmp	r0, #0
 800aa56:	db03      	blt.n	800aa60 <pbuf_add_header+0x2c>
    return 1;
 800aa58:	2001      	movs	r0, #1
}
 800aa5a:	bd08      	pop	{r3, pc}
    return 0;
 800aa5c:	4608      	mov	r0, r1
}
 800aa5e:	bd08      	pop	{r3, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 800aa60:	6858      	ldr	r0, [r3, #4]
 800aa62:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800aa64:	f103 0010 	add.w	r0, r3, #16
 800aa68:	4281      	cmp	r1, r0
 800aa6a:	d3f5      	bcc.n	800aa58 <pbuf_add_header+0x24>
  p->len = (u16_t)(p->len + increment_magnitude);
 800aa6c:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 800aa70:	2000      	movs	r0, #0
  p->payload = payload;
 800aa72:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800aa74:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800aa76:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800aa78:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 800aa7c:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800aa7e:	4b04      	ldr	r3, [pc, #16]	; (800aa90 <pbuf_add_header+0x5c>)
 800aa80:	f240 12df 	movw	r2, #479	; 0x1df
 800aa84:	4903      	ldr	r1, [pc, #12]	; (800aa94 <pbuf_add_header+0x60>)
 800aa86:	4804      	ldr	r0, [pc, #16]	; (800aa98 <pbuf_add_header+0x64>)
 800aa88:	f006 fc26 	bl	80112d8 <iprintf>
    return 1;
 800aa8c:	2001      	movs	r0, #1
}
 800aa8e:	bd08      	pop	{r3, pc}
 800aa90:	0801351c 	.word	0x0801351c
 800aa94:	08012668 	.word	0x08012668
 800aa98:	08012578 	.word	0x08012578

0800aa9c <pbuf_remove_header>:
{
 800aa9c:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800aa9e:	b1a0      	cbz	r0, 800aaca <pbuf_remove_header+0x2e>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800aaa0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800aaa4:	d21a      	bcs.n	800aadc <pbuf_remove_header+0x40>
  if (header_size_decrement == 0) {
 800aaa6:	b171      	cbz	r1, 800aac6 <pbuf_remove_header+0x2a>
 800aaa8:	4603      	mov	r3, r0
  increment_magnitude = (u16_t)header_size_decrement;
 800aaaa:	b288      	uxth	r0, r1
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800aaac:	895a      	ldrh	r2, [r3, #10]
 800aaae:	4290      	cmp	r0, r2
 800aab0:	d816      	bhi.n	800aae0 <pbuf_remove_header+0x44>
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800aab2:	685c      	ldr	r4, [r3, #4]
  p->len = (u16_t)(p->len - increment_magnitude);
 800aab4:	1a12      	subs	r2, r2, r0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800aab6:	440c      	add	r4, r1
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800aab8:	8919      	ldrh	r1, [r3, #8]
  p->len = (u16_t)(p->len - increment_magnitude);
 800aaba:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800aabc:	1a0a      	subs	r2, r1, r0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800aabe:	605c      	str	r4, [r3, #4]
  return 0;
 800aac0:	2000      	movs	r0, #0
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800aac2:	811a      	strh	r2, [r3, #8]
}
 800aac4:	bd10      	pop	{r4, pc}
    return 0;
 800aac6:	4608      	mov	r0, r1
}
 800aac8:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800aaca:	4b0a      	ldr	r3, [pc, #40]	; (800aaf4 <pbuf_remove_header+0x58>)
 800aacc:	f240 224b 	movw	r2, #587	; 0x24b
 800aad0:	4909      	ldr	r1, [pc, #36]	; (800aaf8 <pbuf_remove_header+0x5c>)
 800aad2:	480a      	ldr	r0, [pc, #40]	; (800aafc <pbuf_remove_header+0x60>)
 800aad4:	f006 fc00 	bl	80112d8 <iprintf>
    return 1;
 800aad8:	2001      	movs	r0, #1
}
 800aada:	bd10      	pop	{r4, pc}
    return 1;
 800aadc:	2001      	movs	r0, #1
}
 800aade:	bd10      	pop	{r4, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800aae0:	4b04      	ldr	r3, [pc, #16]	; (800aaf4 <pbuf_remove_header+0x58>)
 800aae2:	f240 2255 	movw	r2, #597	; 0x255
 800aae6:	4906      	ldr	r1, [pc, #24]	; (800ab00 <pbuf_remove_header+0x64>)
 800aae8:	4804      	ldr	r0, [pc, #16]	; (800aafc <pbuf_remove_header+0x60>)
 800aaea:	f006 fbf5 	bl	80112d8 <iprintf>
 800aaee:	2001      	movs	r0, #1
}
 800aaf0:	bd10      	pop	{r4, pc}
 800aaf2:	bf00      	nop
 800aaf4:	0801351c 	.word	0x0801351c
 800aaf8:	08012668 	.word	0x08012668
 800aafc:	08012578 	.word	0x08012578
 800ab00:	080135d0 	.word	0x080135d0

0800ab04 <pbuf_header_force>:
  if (header_size_increment < 0) {
 800ab04:	2900      	cmp	r1, #0
 800ab06:	db1a      	blt.n	800ab3e <pbuf_header_force+0x3a>
{
 800ab08:	b508      	push	{r3, lr}
 800ab0a:	4603      	mov	r3, r0
  LWIP_ASSERT("p != NULL", p != NULL);
 800ab0c:	b1d0      	cbz	r0, 800ab44 <pbuf_header_force+0x40>
  if (header_size_increment == 0) {
 800ab0e:	b341      	cbz	r1, 800ab62 <pbuf_header_force+0x5e>
  increment_magnitude = (u16_t)header_size_increment;
 800ab10:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ab14:	891a      	ldrh	r2, [r3, #8]
 800ab16:	4462      	add	r2, ip
 800ab18:	b292      	uxth	r2, r2
 800ab1a:	4594      	cmp	ip, r2
 800ab1c:	d81f      	bhi.n	800ab5e <pbuf_header_force+0x5a>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800ab1e:	f993 000c 	ldrsb.w	r0, [r3, #12]
 800ab22:	2800      	cmp	r0, #0
    payload = (u8_t *)p->payload - header_size_increment;
 800ab24:	6858      	ldr	r0, [r3, #4]
 800ab26:	eba0 0101 	sub.w	r1, r0, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800ab2a:	db14      	blt.n	800ab56 <pbuf_header_force+0x52>
  p->len = (u16_t)(p->len + increment_magnitude);
 800ab2c:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 800ab30:	2000      	movs	r0, #0
  p->payload = payload;
 800ab32:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ab34:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800ab36:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ab38:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 800ab3c:	bd08      	pop	{r3, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800ab3e:	4249      	negs	r1, r1
 800ab40:	f7ff bfac 	b.w	800aa9c <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 800ab44:	4b08      	ldr	r3, [pc, #32]	; (800ab68 <pbuf_header_force+0x64>)
 800ab46:	f240 12df 	movw	r2, #479	; 0x1df
 800ab4a:	4908      	ldr	r1, [pc, #32]	; (800ab6c <pbuf_header_force+0x68>)
 800ab4c:	4808      	ldr	r0, [pc, #32]	; (800ab70 <pbuf_header_force+0x6c>)
 800ab4e:	f006 fbc3 	bl	80112d8 <iprintf>
    return 1;
 800ab52:	2001      	movs	r0, #1
}
 800ab54:	bd08      	pop	{r3, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ab56:	f103 0010 	add.w	r0, r3, #16
 800ab5a:	4281      	cmp	r1, r0
 800ab5c:	d2e6      	bcs.n	800ab2c <pbuf_header_force+0x28>
    return 1;
 800ab5e:	2001      	movs	r0, #1
}
 800ab60:	bd08      	pop	{r3, pc}
    return 0;
 800ab62:	4608      	mov	r0, r1
}
 800ab64:	bd08      	pop	{r3, pc}
 800ab66:	bf00      	nop
 800ab68:	0801351c 	.word	0x0801351c
 800ab6c:	08012668 	.word	0x08012668
 800ab70:	08012578 	.word	0x08012578

0800ab74 <pbuf_free>:
{
 800ab74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (p == NULL) {
 800ab78:	4605      	mov	r5, r0
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	d055      	beq.n	800ac2a <pbuf_free+0xb6>
  count = 0;
 800ab7e:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800ab80:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 800ac48 <pbuf_free+0xd4>
 800ab84:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 800ac50 <pbuf_free+0xdc>
 800ab88:	4f2c      	ldr	r7, [pc, #176]	; (800ac3c <pbuf_free+0xc8>)
 800ab8a:	e008      	b.n	800ab9e <pbuf_free+0x2a>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800ab8c:	692b      	ldr	r3, [r5, #16]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d03d      	beq.n	800ac0e <pbuf_free+0x9a>
        pc->custom_free_function(p);
 800ab92:	4628      	mov	r0, r5
 800ab94:	4798      	blx	r3
      count++;
 800ab96:	3601      	adds	r6, #1
 800ab98:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800ab9a:	b1fc      	cbz	r4, 800abdc <pbuf_free+0x68>
 800ab9c:	4625      	mov	r5, r4
    SYS_ARCH_PROTECT(old_level);
 800ab9e:	f006 fa89 	bl	80110b4 <sys_arch_protect>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800aba2:	7bab      	ldrb	r3, [r5, #14]
    SYS_ARCH_PROTECT(old_level);
 800aba4:	4604      	mov	r4, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800aba6:	b1e3      	cbz	r3, 800abe2 <pbuf_free+0x6e>
    ref = --(p->ref);
 800aba8:	3b01      	subs	r3, #1
    SYS_ARCH_UNPROTECT(old_level);
 800abaa:	4620      	mov	r0, r4
    ref = --(p->ref);
 800abac:	b2dc      	uxtb	r4, r3
 800abae:	73ac      	strb	r4, [r5, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800abb0:	f006 fa8c 	bl	80110cc <sys_arch_unprotect>
    if (ref == 0) {
 800abb4:	b994      	cbnz	r4, 800abdc <pbuf_free+0x68>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800abb6:	7b6a      	ldrb	r2, [r5, #13]
      q = p->next;
 800abb8:	682c      	ldr	r4, [r5, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800abba:	0792      	lsls	r2, r2, #30
      alloc_src = pbuf_get_allocsrc(p);
 800abbc:	7b2b      	ldrb	r3, [r5, #12]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800abbe:	d4e5      	bmi.n	800ab8c <pbuf_free+0x18>
      alloc_src = pbuf_get_allocsrc(p);
 800abc0:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	d01d      	beq.n	800ac04 <pbuf_free+0x90>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d029      	beq.n	800ac20 <pbuf_free+0xac>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800abcc:	b993      	cbnz	r3, 800abf4 <pbuf_free+0x80>
      count++;
 800abce:	3601      	adds	r6, #1
          mem_free(p);
 800abd0:	4628      	mov	r0, r5
 800abd2:	f7ff f8d7 	bl	8009d84 <mem_free>
      count++;
 800abd6:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800abd8:	2c00      	cmp	r4, #0
 800abda:	d1df      	bne.n	800ab9c <pbuf_free+0x28>
}
 800abdc:	4630      	mov	r0, r6
 800abde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800abe2:	4643      	mov	r3, r8
 800abe4:	f240 22f1 	movw	r2, #753	; 0x2f1
 800abe8:	4649      	mov	r1, r9
 800abea:	4638      	mov	r0, r7
 800abec:	f006 fb74 	bl	80112d8 <iprintf>
    ref = --(p->ref);
 800abf0:	7bab      	ldrb	r3, [r5, #14]
 800abf2:	e7d9      	b.n	800aba8 <pbuf_free+0x34>
          LWIP_ASSERT("invalid pbuf type", 0);
 800abf4:	4643      	mov	r3, r8
 800abf6:	f240 320f 	movw	r2, #783	; 0x30f
 800abfa:	4911      	ldr	r1, [pc, #68]	; (800ac40 <pbuf_free+0xcc>)
 800abfc:	4638      	mov	r0, r7
 800abfe:	f006 fb6b 	bl	80112d8 <iprintf>
 800ac02:	e7c8      	b.n	800ab96 <pbuf_free+0x22>
          memp_free(MEMP_PBUF_POOL, p);
 800ac04:	4629      	mov	r1, r5
 800ac06:	200c      	movs	r0, #12
 800ac08:	f7ff fbee 	bl	800a3e8 <memp_free>
 800ac0c:	e7c3      	b.n	800ab96 <pbuf_free+0x22>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800ac0e:	4643      	mov	r3, r8
 800ac10:	f240 22ff 	movw	r2, #767	; 0x2ff
 800ac14:	490b      	ldr	r1, [pc, #44]	; (800ac44 <pbuf_free+0xd0>)
 800ac16:	4638      	mov	r0, r7
 800ac18:	f006 fb5e 	bl	80112d8 <iprintf>
        pc->custom_free_function(p);
 800ac1c:	692b      	ldr	r3, [r5, #16]
 800ac1e:	e7b8      	b.n	800ab92 <pbuf_free+0x1e>
          memp_free(MEMP_PBUF, p);
 800ac20:	4629      	mov	r1, r5
 800ac22:	200b      	movs	r0, #11
 800ac24:	f7ff fbe0 	bl	800a3e8 <memp_free>
 800ac28:	e7b5      	b.n	800ab96 <pbuf_free+0x22>
    LWIP_ASSERT("p != NULL", p != NULL);
 800ac2a:	4b07      	ldr	r3, [pc, #28]	; (800ac48 <pbuf_free+0xd4>)
 800ac2c:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800ac30:	4906      	ldr	r1, [pc, #24]	; (800ac4c <pbuf_free+0xd8>)
    return 0;
 800ac32:	462e      	mov	r6, r5
    LWIP_ASSERT("p != NULL", p != NULL);
 800ac34:	4801      	ldr	r0, [pc, #4]	; (800ac3c <pbuf_free+0xc8>)
 800ac36:	f006 fb4f 	bl	80112d8 <iprintf>
    return 0;
 800ac3a:	e7cf      	b.n	800abdc <pbuf_free+0x68>
 800ac3c:	08012578 	.word	0x08012578
 800ac40:	0801362c 	.word	0x0801362c
 800ac44:	08013608 	.word	0x08013608
 800ac48:	0801351c 	.word	0x0801351c
 800ac4c:	08012668 	.word	0x08012668
 800ac50:	080135f0 	.word	0x080135f0

0800ac54 <pbuf_alloc>:
  switch (type) {
 800ac54:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 800ac58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac5c:	4688      	mov	r8, r1
 800ac5e:	b083      	sub	sp, #12
  u16_t offset = (u16_t)layer;
 800ac60:	fa1f f980 	uxth.w	r9, r0
  switch (type) {
 800ac64:	d040      	beq.n	800ace8 <pbuf_alloc+0x94>
 800ac66:	d80f      	bhi.n	800ac88 <pbuf_alloc+0x34>
 800ac68:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	d035      	beq.n	800acdc <pbuf_alloc+0x88>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800ac70:	4b48      	ldr	r3, [pc, #288]	; (800ad94 <pbuf_alloc+0x140>)
 800ac72:	f240 1227 	movw	r2, #295	; 0x127
 800ac76:	4948      	ldr	r1, [pc, #288]	; (800ad98 <pbuf_alloc+0x144>)
      return NULL;
 800ac78:	2400      	movs	r4, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800ac7a:	4848      	ldr	r0, [pc, #288]	; (800ad9c <pbuf_alloc+0x148>)
 800ac7c:	f006 fb2c 	bl	80112d8 <iprintf>
}
 800ac80:	4620      	mov	r0, r4
 800ac82:	b003      	add	sp, #12
 800ac84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  switch (type) {
 800ac88:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 800ac8c:	d1f0      	bne.n	800ac70 <pbuf_alloc+0x1c>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800ac8e:	f109 0303 	add.w	r3, r9, #3
 800ac92:	1cca      	adds	r2, r1, #3
 800ac94:	4605      	mov	r5, r0
 800ac96:	f022 0203 	bic.w	r2, r2, #3
 800ac9a:	f023 0303 	bic.w	r3, r3, #3
 800ac9e:	4413      	add	r3, r2
 800aca0:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800aca2:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800aca6:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800aca8:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800acaa:	d34e      	bcc.n	800ad4a <pbuf_alloc+0xf6>
 800acac:	4282      	cmp	r2, r0
 800acae:	d84c      	bhi.n	800ad4a <pbuf_alloc+0xf6>
      p = (struct pbuf *)mem_malloc(alloc_len);
 800acb0:	f7ff fa18 	bl	800a0e4 <mem_malloc>
      if (p == NULL) {
 800acb4:	4604      	mov	r4, r0
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d0e2      	beq.n	800ac80 <pbuf_alloc+0x2c>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800acba:	1943      	adds	r3, r0, r5
  p->next = NULL;
 800acbc:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 800acbe:	4a38      	ldr	r2, [pc, #224]	; (800ada0 <pbuf_alloc+0x14c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800acc0:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 800acc2:	f8a0 8008 	strh.w	r8, [r0, #8]
  p->next = NULL;
 800acc6:	6001      	str	r1, [r0, #0]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800acc8:	f023 0303 	bic.w	r3, r3, #3
  p->len = len;
 800accc:	f8a0 800a 	strh.w	r8, [r0, #10]
  p->type_internal = (u8_t)type;
 800acd0:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 800acd2:	6043      	str	r3, [r0, #4]
}
 800acd4:	4620      	mov	r0, r4
 800acd6:	b003      	add	sp, #12
 800acd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 800acdc:	2000      	movs	r0, #0
}
 800acde:	b003      	add	sp, #12
 800ace0:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 800ace4:	f7ff be66 	b.w	800a9b4 <pbuf_alloc_reference>
  switch (type) {
 800ace8:	2100      	movs	r1, #0
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800acea:	f240 56ec 	movw	r6, #1516	; 0x5ec
  p->type_internal = (u8_t)type;
 800acee:	4d2d      	ldr	r5, [pc, #180]	; (800ada4 <pbuf_alloc+0x150>)
  switch (type) {
 800acf0:	460c      	mov	r4, r1
 800acf2:	e009      	b.n	800ad08 <pbuf_alloc+0xb4>
          last->next = q;
 800acf4:	6038      	str	r0, [r7, #0]
        rem_len = (u16_t)(rem_len - qlen);
 800acf6:	eba8 0303 	sub.w	r3, r8, r3
        offset = 0;
 800acfa:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 800acfe:	fa1f f883 	uxth.w	r8, r3
      } while (rem_len > 0);
 800ad02:	f1b8 0f00 	cmp.w	r8, #0
 800ad06:	d0bb      	beq.n	800ac80 <pbuf_alloc+0x2c>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ad08:	200c      	movs	r0, #12
 800ad0a:	460f      	mov	r7, r1
 800ad0c:	f7ff fb26 	bl	800a35c <memp_malloc>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad10:	f109 0203 	add.w	r2, r9, #3
  p->next = NULL;
 800ad14:	f04f 0c00 	mov.w	ip, #0
        if (q == NULL) {
 800ad18:	4601      	mov	r1, r0
 800ad1a:	b1d8      	cbz	r0, 800ad54 <pbuf_alloc+0x100>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad1c:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800ad20:	eb00 0209 	add.w	r2, r0, r9
  p->tot_len = tot_len;
 800ad24:	f8a0 8008 	strh.w	r8, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad28:	1af3      	subs	r3, r6, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800ad2a:	3213      	adds	r2, #19
  p->next = NULL;
 800ad2c:	f8c0 c000 	str.w	ip, [r0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad30:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800ad32:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 800ad36:	60c5      	str	r5, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad38:	4543      	cmp	r3, r8
  p->payload = payload;
 800ad3a:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800ad3c:	bf28      	it	cs
 800ad3e:	4643      	movcs	r3, r8
  p->len = len;
 800ad40:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 800ad42:	2c00      	cmp	r4, #0
 800ad44:	d1d6      	bne.n	800acf4 <pbuf_alloc+0xa0>
 800ad46:	4604      	mov	r4, r0
 800ad48:	e7d5      	b.n	800acf6 <pbuf_alloc+0xa2>
          return NULL;
 800ad4a:	2400      	movs	r4, #0
}
 800ad4c:	4620      	mov	r0, r4
 800ad4e:	b003      	add	sp, #12
 800ad50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  queued = pbuf_free_ooseq_pending;
 800ad54:	4e14      	ldr	r6, [pc, #80]	; (800ada8 <pbuf_alloc+0x154>)
 800ad56:	9001      	str	r0, [sp, #4]
  SYS_ARCH_PROTECT(old_level);
 800ad58:	f006 f9ac 	bl	80110b4 <sys_arch_protect>
  queued = pbuf_free_ooseq_pending;
 800ad5c:	7835      	ldrb	r5, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 800ad5e:	2301      	movs	r3, #1
  queued = pbuf_free_ooseq_pending;
 800ad60:	b2ed      	uxtb	r5, r5
  pbuf_free_ooseq_pending = 1;
 800ad62:	7033      	strb	r3, [r6, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800ad64:	f006 f9b2 	bl	80110cc <sys_arch_unprotect>
  if (!queued) {
 800ad68:	9901      	ldr	r1, [sp, #4]
 800ad6a:	b135      	cbz	r5, 800ad7a <pbuf_alloc+0x126>
          if (p) {
 800ad6c:	2c00      	cmp	r4, #0
 800ad6e:	d0ec      	beq.n	800ad4a <pbuf_alloc+0xf6>
            pbuf_free(p);
 800ad70:	4620      	mov	r0, r4
          return NULL;
 800ad72:	2400      	movs	r4, #0
            pbuf_free(p);
 800ad74:	f7ff fefe 	bl	800ab74 <pbuf_free>
 800ad78:	e782      	b.n	800ac80 <pbuf_alloc+0x2c>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ad7a:	480c      	ldr	r0, [pc, #48]	; (800adac <pbuf_alloc+0x158>)
 800ad7c:	f7fe feca 	bl	8009b14 <tcpip_try_callback>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d0f3      	beq.n	800ad6c <pbuf_alloc+0x118>
 800ad84:	f006 f996 	bl	80110b4 <sys_arch_protect>
 800ad88:	9901      	ldr	r1, [sp, #4]
 800ad8a:	7031      	strb	r1, [r6, #0]
 800ad8c:	f006 f99e 	bl	80110cc <sys_arch_unprotect>
 800ad90:	e7ec      	b.n	800ad6c <pbuf_alloc+0x118>
 800ad92:	bf00      	nop
 800ad94:	0801351c 	.word	0x0801351c
 800ad98:	08013640 	.word	0x08013640
 800ad9c:	08012578 	.word	0x08012578
 800ada0:	00010080 	.word	0x00010080
 800ada4:	00010082 	.word	0x00010082
 800ada8:	24010651 	.word	0x24010651
 800adac:	0800a83d 	.word	0x0800a83d

0800adb0 <pbuf_realloc>:
{
 800adb0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800adb2:	4604      	mov	r4, r0
{
 800adb4:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800adb6:	2800      	cmp	r0, #0
 800adb8:	d037      	beq.n	800ae2a <pbuf_realloc+0x7a>
  if (new_len >= p->tot_len) {
 800adba:	8922      	ldrh	r2, [r4, #8]
 800adbc:	42aa      	cmp	r2, r5
 800adbe:	d91b      	bls.n	800adf8 <pbuf_realloc+0x48>
  while (rem_len > q->len) {
 800adc0:	8963      	ldrh	r3, [r4, #10]
 800adc2:	429d      	cmp	r5, r3
 800adc4:	d90d      	bls.n	800ade2 <pbuf_realloc+0x32>
 800adc6:	1aa9      	subs	r1, r5, r2
 800adc8:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800adca:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 800adcc:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800adce:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 800add0:	b29d      	uxth	r5, r3
    q = q->next;
 800add2:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800add4:	2c00      	cmp	r4, #0
 800add6:	d030      	beq.n	800ae3a <pbuf_realloc+0x8a>
  while (rem_len > q->len) {
 800add8:	8963      	ldrh	r3, [r4, #10]
 800adda:	42ab      	cmp	r3, r5
 800addc:	d201      	bcs.n	800ade2 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800adde:	8922      	ldrh	r2, [r4, #8]
 800ade0:	e7f3      	b.n	800adca <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800ade2:	7b22      	ldrb	r2, [r4, #12]
 800ade4:	0712      	lsls	r2, r2, #28
 800ade6:	d008      	beq.n	800adfa <pbuf_realloc+0x4a>
  if (q->next != NULL) {
 800ade8:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 800adea:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 800adec:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 800adee:	b108      	cbz	r0, 800adf4 <pbuf_realloc+0x44>
    pbuf_free(q->next);
 800adf0:	f7ff fec0 	bl	800ab74 <pbuf_free>
  q->next = NULL;
 800adf4:	2300      	movs	r3, #0
 800adf6:	6023      	str	r3, [r4, #0]
}
 800adf8:	bd38      	pop	{r3, r4, r5, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800adfa:	42ab      	cmp	r3, r5
 800adfc:	d0f4      	beq.n	800ade8 <pbuf_realloc+0x38>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800adfe:	7b63      	ldrb	r3, [r4, #13]
 800ae00:	079b      	lsls	r3, r3, #30
 800ae02:	d4f1      	bmi.n	800ade8 <pbuf_realloc+0x38>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800ae04:	6863      	ldr	r3, [r4, #4]
 800ae06:	4620      	mov	r0, r4
 800ae08:	1b1b      	subs	r3, r3, r4
 800ae0a:	18e9      	adds	r1, r5, r3
 800ae0c:	b289      	uxth	r1, r1
 800ae0e:	f7ff f8a5 	bl	8009f5c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800ae12:	4604      	mov	r4, r0
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d1e7      	bne.n	800ade8 <pbuf_realloc+0x38>
 800ae18:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <pbuf_realloc+0x9c>)
 800ae1a:	f240 12bd 	movw	r2, #445	; 0x1bd
 800ae1e:	490c      	ldr	r1, [pc, #48]	; (800ae50 <pbuf_realloc+0xa0>)
 800ae20:	480c      	ldr	r0, [pc, #48]	; (800ae54 <pbuf_realloc+0xa4>)
 800ae22:	f006 fa59 	bl	80112d8 <iprintf>
  q->len = rem_len;
 800ae26:	8164      	strh	r4, [r4, #10]
 800ae28:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800ae2a:	4b08      	ldr	r3, [pc, #32]	; (800ae4c <pbuf_realloc+0x9c>)
 800ae2c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800ae30:	4909      	ldr	r1, [pc, #36]	; (800ae58 <pbuf_realloc+0xa8>)
 800ae32:	4808      	ldr	r0, [pc, #32]	; (800ae54 <pbuf_realloc+0xa4>)
 800ae34:	f006 fa50 	bl	80112d8 <iprintf>
 800ae38:	e7bf      	b.n	800adba <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800ae3a:	4b04      	ldr	r3, [pc, #16]	; (800ae4c <pbuf_realloc+0x9c>)
 800ae3c:	f240 12af 	movw	r2, #431	; 0x1af
 800ae40:	4906      	ldr	r1, [pc, #24]	; (800ae5c <pbuf_realloc+0xac>)
 800ae42:	4804      	ldr	r0, [pc, #16]	; (800ae54 <pbuf_realloc+0xa4>)
 800ae44:	f006 fa48 	bl	80112d8 <iprintf>
  while (rem_len > q->len) {
 800ae48:	8963      	ldrh	r3, [r4, #10]
 800ae4a:	deff      	udf	#255	; 0xff
 800ae4c:	0801351c 	.word	0x0801351c
 800ae50:	0801368c 	.word	0x0801368c
 800ae54:	08012578 	.word	0x08012578
 800ae58:	0801365c 	.word	0x0801365c
 800ae5c:	08013674 	.word	0x08013674

0800ae60 <pbuf_clen>:
  while (p != NULL) {
 800ae60:	b138      	cbz	r0, 800ae72 <pbuf_clen+0x12>
  len = 0;
 800ae62:	2300      	movs	r3, #0
    ++len;
 800ae64:	3301      	adds	r3, #1
    p = p->next;
 800ae66:	6800      	ldr	r0, [r0, #0]
    ++len;
 800ae68:	b29b      	uxth	r3, r3
  while (p != NULL) {
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	d1fa      	bne.n	800ae64 <pbuf_clen+0x4>
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	4770      	bx	lr
  len = 0;
 800ae72:	4603      	mov	r3, r0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	4770      	bx	lr

0800ae78 <pbuf_ref>:
  if (p != NULL) {
 800ae78:	b158      	cbz	r0, 800ae92 <pbuf_ref+0x1a>
{
 800ae7a:	b510      	push	{r4, lr}
 800ae7c:	4604      	mov	r4, r0
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800ae7e:	f006 f919 	bl	80110b4 <sys_arch_protect>
 800ae82:	7ba3      	ldrb	r3, [r4, #14]
 800ae84:	3301      	adds	r3, #1
 800ae86:	73a3      	strb	r3, [r4, #14]
 800ae88:	f006 f920 	bl	80110cc <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800ae8c:	7ba3      	ldrb	r3, [r4, #14]
 800ae8e:	b10b      	cbz	r3, 800ae94 <pbuf_ref+0x1c>
}
 800ae90:	bd10      	pop	{r4, pc}
 800ae92:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800ae94:	4b04      	ldr	r3, [pc, #16]	; (800aea8 <pbuf_ref+0x30>)
 800ae96:	f240 3242 	movw	r2, #834	; 0x342
 800ae9a:	4904      	ldr	r1, [pc, #16]	; (800aeac <pbuf_ref+0x34>)
 800ae9c:	4804      	ldr	r0, [pc, #16]	; (800aeb0 <pbuf_ref+0x38>)
}
 800ae9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800aea2:	f006 ba19 	b.w	80112d8 <iprintf>
 800aea6:	bf00      	nop
 800aea8:	0801351c 	.word	0x0801351c
 800aeac:	080136a8 	.word	0x080136a8
 800aeb0:	08012578 	.word	0x08012578

0800aeb4 <pbuf_cat>:
{
 800aeb4:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800aeb6:	b330      	cbz	r0, 800af06 <pbuf_cat+0x52>
 800aeb8:	460d      	mov	r5, r1
 800aeba:	b321      	cbz	r1, 800af06 <pbuf_cat+0x52>
  for (p = h; p->next != NULL; p = p->next) {
 800aebc:	6803      	ldr	r3, [r0, #0]
 800aebe:	4604      	mov	r4, r0
 800aec0:	b13b      	cbz	r3, 800aed2 <pbuf_cat+0x1e>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800aec2:	8922      	ldrh	r2, [r4, #8]
 800aec4:	8928      	ldrh	r0, [r5, #8]
 800aec6:	4402      	add	r2, r0
 800aec8:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800aeca:	461c      	mov	r4, r3
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d1f7      	bne.n	800aec2 <pbuf_cat+0xe>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800aed2:	8963      	ldrh	r3, [r4, #10]
 800aed4:	8922      	ldrh	r2, [r4, #8]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d010      	beq.n	800aefc <pbuf_cat+0x48>
 800aeda:	4b0f      	ldr	r3, [pc, #60]	; (800af18 <pbuf_cat+0x64>)
 800aedc:	f240 3262 	movw	r2, #866	; 0x362
 800aee0:	490e      	ldr	r1, [pc, #56]	; (800af1c <pbuf_cat+0x68>)
 800aee2:	480f      	ldr	r0, [pc, #60]	; (800af20 <pbuf_cat+0x6c>)
 800aee4:	f006 f9f8 	bl	80112d8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800aee8:	6823      	ldr	r3, [r4, #0]
 800aeea:	b133      	cbz	r3, 800aefa <pbuf_cat+0x46>
 800aeec:	4b0a      	ldr	r3, [pc, #40]	; (800af18 <pbuf_cat+0x64>)
 800aeee:	f240 3263 	movw	r2, #867	; 0x363
 800aef2:	490c      	ldr	r1, [pc, #48]	; (800af24 <pbuf_cat+0x70>)
 800aef4:	480a      	ldr	r0, [pc, #40]	; (800af20 <pbuf_cat+0x6c>)
 800aef6:	f006 f9ef 	bl	80112d8 <iprintf>
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800aefa:	8923      	ldrh	r3, [r4, #8]
 800aefc:	892a      	ldrh	r2, [r5, #8]
  p->next = t;
 800aefe:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800af00:	4413      	add	r3, r2
 800af02:	8123      	strh	r3, [r4, #8]
}
 800af04:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800af06:	4b04      	ldr	r3, [pc, #16]	; (800af18 <pbuf_cat+0x64>)
 800af08:	f240 3259 	movw	r2, #857	; 0x359
 800af0c:	4906      	ldr	r1, [pc, #24]	; (800af28 <pbuf_cat+0x74>)
 800af0e:	4804      	ldr	r0, [pc, #16]	; (800af20 <pbuf_cat+0x6c>)
}
 800af10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800af14:	f006 b9e0 	b.w	80112d8 <iprintf>
 800af18:	0801351c 	.word	0x0801351c
 800af1c:	080136f4 	.word	0x080136f4
 800af20:	08012578 	.word	0x08012578
 800af24:	08013724 	.word	0x08013724
 800af28:	080136bc 	.word	0x080136bc

0800af2c <pbuf_copy>:
{
 800af2c:	b508      	push	{r3, lr}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800af2e:	b140      	cbz	r0, 800af42 <pbuf_copy+0x16>
 800af30:	b139      	cbz	r1, 800af42 <pbuf_copy+0x16>
 800af32:	8902      	ldrh	r2, [r0, #8]
 800af34:	890b      	ldrh	r3, [r1, #8]
 800af36:	429a      	cmp	r2, r3
 800af38:	d303      	bcc.n	800af42 <pbuf_copy+0x16>
}
 800af3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800af3e:	f7ff bc97 	b.w	800a870 <pbuf_copy.part.0>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800af42:	4b05      	ldr	r3, [pc, #20]	; (800af58 <pbuf_copy+0x2c>)
 800af44:	f240 32c9 	movw	r2, #969	; 0x3c9
 800af48:	4904      	ldr	r1, [pc, #16]	; (800af5c <pbuf_copy+0x30>)
 800af4a:	4805      	ldr	r0, [pc, #20]	; (800af60 <pbuf_copy+0x34>)
 800af4c:	f006 f9c4 	bl	80112d8 <iprintf>
}
 800af50:	f06f 000f 	mvn.w	r0, #15
 800af54:	bd08      	pop	{r3, pc}
 800af56:	bf00      	nop
 800af58:	0801351c 	.word	0x0801351c
 800af5c:	08013734 	.word	0x08013734
 800af60:	08012578 	.word	0x08012578

0800af64 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800af64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800af68:	4605      	mov	r5, r0
 800af6a:	b370      	cbz	r0, 800afca <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800af6c:	460f      	mov	r7, r1
 800af6e:	2900      	cmp	r1, #0
 800af70:	d036      	beq.n	800afe0 <pbuf_copy_partial+0x7c>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800af72:	4690      	mov	r8, r2
 800af74:	b392      	cbz	r2, 800afdc <pbuf_copy_partial+0x78>
  u16_t left = 0;
 800af76:	2600      	movs	r6, #0
 800af78:	e005      	b.n	800af86 <pbuf_copy_partial+0x22>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800af7a:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800af7c:	682d      	ldr	r5, [r5, #0]
 800af7e:	f1b8 0f00 	cmp.w	r8, #0
 800af82:	d01f      	beq.n	800afc4 <pbuf_copy_partial+0x60>
 800af84:	b1f5      	cbz	r5, 800afc4 <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800af86:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 800af88:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 800af8c:	b11b      	cbz	r3, 800af96 <pbuf_copy_partial+0x32>
 800af8e:	4563      	cmp	r3, ip
      offset = (u16_t)(offset - p->len);
 800af90:	eba3 020c 	sub.w	r2, r3, ip
    if ((offset != 0) && (offset >= p->len)) {
 800af94:	d2f1      	bcs.n	800af7a <pbuf_copy_partial+0x16>
      buf_copy_len = (u16_t)(p->len - offset);
 800af96:	ebac 0c03 	sub.w	ip, ip, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800af9a:	6869      	ldr	r1, [r5, #4]
 800af9c:	fa1f f48c 	uxth.w	r4, ip
 800afa0:	4419      	add	r1, r3
 800afa2:	4544      	cmp	r4, r8
 800afa4:	bf28      	it	cs
 800afa6:	4644      	movcs	r4, r8
 800afa8:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800afaa:	4426      	add	r6, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800afac:	f006 faff 	bl	80115ae <memcpy>
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 800afb0:	eba8 0204 	sub.w	r2, r8, r4
      offset = 0;
 800afb4:	2300      	movs	r3, #0
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800afb6:	b2b6      	uxth	r6, r6
      len = (u16_t)(len - buf_copy_len);
 800afb8:	fa1f f882 	uxth.w	r8, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800afbc:	682d      	ldr	r5, [r5, #0]
 800afbe:	f1b8 0f00 	cmp.w	r8, #0
 800afc2:	d1df      	bne.n	800af84 <pbuf_copy_partial+0x20>
    }
  }
  return copied_total;
}
 800afc4:	4630      	mov	r0, r6
 800afc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800afca:	4b0a      	ldr	r3, [pc, #40]	; (800aff4 <pbuf_copy_partial+0x90>)
 800afcc:	f240 420a 	movw	r2, #1034	; 0x40a
 800afd0:	4909      	ldr	r1, [pc, #36]	; (800aff8 <pbuf_copy_partial+0x94>)
 800afd2:	462e      	mov	r6, r5
 800afd4:	4809      	ldr	r0, [pc, #36]	; (800affc <pbuf_copy_partial+0x98>)
 800afd6:	f006 f97f 	bl	80112d8 <iprintf>
 800afda:	e7f3      	b.n	800afc4 <pbuf_copy_partial+0x60>
  u16_t left = 0;
 800afdc:	4616      	mov	r6, r2
 800afde:	e7f1      	b.n	800afc4 <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800afe0:	4b04      	ldr	r3, [pc, #16]	; (800aff4 <pbuf_copy_partial+0x90>)
 800afe2:	f240 420b 	movw	r2, #1035	; 0x40b
 800afe6:	4906      	ldr	r1, [pc, #24]	; (800b000 <pbuf_copy_partial+0x9c>)
 800afe8:	463e      	mov	r6, r7
 800afea:	4804      	ldr	r0, [pc, #16]	; (800affc <pbuf_copy_partial+0x98>)
 800afec:	f006 f974 	bl	80112d8 <iprintf>
 800aff0:	e7e8      	b.n	800afc4 <pbuf_copy_partial+0x60>
 800aff2:	bf00      	nop
 800aff4:	0801351c 	.word	0x0801351c
 800aff8:	08013764 	.word	0x08013764
 800affc:	08012578 	.word	0x08012578
 800b000:	08013784 	.word	0x08013784

0800b004 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800b004:	b538      	push	{r3, r4, r5, lr}
 800b006:	4615      	mov	r5, r2
 800b008:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800b00a:	8929      	ldrh	r1, [r5, #8]
 800b00c:	f7ff fe22 	bl	800ac54 <pbuf_alloc>
  if (q == NULL) {
 800b010:	4604      	mov	r4, r0
 800b012:	b138      	cbz	r0, 800b024 <pbuf_clone+0x20>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b014:	8902      	ldrh	r2, [r0, #8]
 800b016:	892b      	ldrh	r3, [r5, #8]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d305      	bcc.n	800b028 <pbuf_clone+0x24>
 800b01c:	4629      	mov	r1, r5
 800b01e:	f7ff fc27 	bl	800a870 <pbuf_copy.part.0>
    return NULL;
  }
  err = pbuf_copy(q, p);
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800b022:	b940      	cbnz	r0, 800b036 <pbuf_clone+0x32>
  return q;
}
 800b024:	4620      	mov	r0, r4
 800b026:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b028:	4b07      	ldr	r3, [pc, #28]	; (800b048 <pbuf_clone+0x44>)
 800b02a:	f240 32c9 	movw	r2, #969	; 0x3c9
 800b02e:	4907      	ldr	r1, [pc, #28]	; (800b04c <pbuf_clone+0x48>)
 800b030:	4807      	ldr	r0, [pc, #28]	; (800b050 <pbuf_clone+0x4c>)
 800b032:	f006 f951 	bl	80112d8 <iprintf>
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800b036:	4b04      	ldr	r3, [pc, #16]	; (800b048 <pbuf_clone+0x44>)
 800b038:	f240 5224 	movw	r2, #1316	; 0x524
 800b03c:	4905      	ldr	r1, [pc, #20]	; (800b054 <pbuf_clone+0x50>)
 800b03e:	4804      	ldr	r0, [pc, #16]	; (800b050 <pbuf_clone+0x4c>)
 800b040:	f006 f94a 	bl	80112d8 <iprintf>
}
 800b044:	4620      	mov	r0, r4
 800b046:	bd38      	pop	{r3, r4, r5, pc}
 800b048:	0801351c 	.word	0x0801351c
 800b04c:	08013734 	.word	0x08013734
 800b050:	08012578 	.word	0x08012578
 800b054:	080137a8 	.word	0x080137a8

0800b058 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 800b058:	b570      	push	{r4, r5, r6, lr}
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 800b05a:	8905      	ldrh	r5, [r0, #8]
 800b05c:	18cc      	adds	r4, r1, r3
 800b05e:	42a5      	cmp	r5, r4
 800b060:	db2e      	blt.n	800b0c0 <pbuf_memcmp+0x68>
    return 0xffff;
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
 800b062:	8944      	ldrh	r4, [r0, #10]
 800b064:	428c      	cmp	r4, r1
    start = (u16_t)(start - q->len);
 800b066:	eba1 0404 	sub.w	r4, r1, r4
  while ((q != NULL) && (q->len <= start)) {
 800b06a:	d803      	bhi.n	800b074 <pbuf_memcmp+0x1c>
    q = q->next;
 800b06c:	6800      	ldr	r0, [r0, #0]
    start = (u16_t)(start - q->len);
 800b06e:	b2a1      	uxth	r1, r4
  while ((q != NULL) && (q->len <= start)) {
 800b070:	2800      	cmp	r0, #0
 800b072:	d1f6      	bne.n	800b062 <pbuf_memcmp+0xa>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 800b074:	b1f3      	cbz	r3, 800b0b4 <pbuf_memcmp+0x5c>
 800b076:	2500      	movs	r5, #0
 800b078:	1e56      	subs	r6, r2, #1
 800b07a:	46ae      	mov	lr, r5
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 800b07c:	eb01 0c0e 	add.w	ip, r1, lr
  while ((q != NULL) && (q->len <= offset_left)) {
 800b080:	4604      	mov	r4, r0
 800b082:	fa1f fc8c 	uxth.w	ip, ip
 800b086:	b920      	cbnz	r0, 800b092 <pbuf_memcmp+0x3a>
 800b088:	e00b      	b.n	800b0a2 <pbuf_memcmp+0x4a>
    q = q->next;
 800b08a:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 800b08c:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800b090:	b13c      	cbz	r4, 800b0a2 <pbuf_memcmp+0x4a>
 800b092:	8962      	ldrh	r2, [r4, #10]
 800b094:	4594      	cmp	ip, r2
    offset_left = (u16_t)(offset_left - q->len);
 800b096:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 800b09a:	d2f6      	bcs.n	800b08a <pbuf_memcmp+0x32>
    return ((u8_t *)q->payload)[q_idx];
 800b09c:	6862      	ldr	r2, [r4, #4]
 800b09e:	f812 400c 	ldrb.w	r4, [r2, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 800b0a2:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 800b0a6:	42a2      	cmp	r2, r4
 800b0a8:	d106      	bne.n	800b0b8 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 800b0aa:	3501      	adds	r5, #1
 800b0ac:	fa1f fe85 	uxth.w	lr, r5
 800b0b0:	4573      	cmp	r3, lr
 800b0b2:	d8e3      	bhi.n	800b07c <pbuf_memcmp+0x24>
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
    }
  }
  return 0;
 800b0b4:	2000      	movs	r0, #0
}
 800b0b6:	bd70      	pop	{r4, r5, r6, pc}
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 800b0b8:	f10e 0301 	add.w	r3, lr, #1
 800b0bc:	b298      	uxth	r0, r3
}
 800b0be:	bd70      	pop	{r4, r5, r6, pc}
    return 0xffff;
 800b0c0:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 800b0c4:	bd70      	pop	{r4, r5, r6, pc}
 800b0c6:	bf00      	nop

0800b0c8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800b0c8:	b4f0      	push	{r4, r5, r6, r7}
 800b0ca:	4f14      	ldr	r7, [pc, #80]	; (800b11c <tcp_new_port+0x54>)
 800b0cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800b0d0:	4e13      	ldr	r6, [pc, #76]	; (800b120 <tcp_new_port+0x58>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800b0d2:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800b0d6:	8839      	ldrh	r1, [r7, #0]
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800b0d8:	4d12      	ldr	r5, [pc, #72]	; (800b124 <tcp_new_port+0x5c>)
  tcp_port++;
 800b0da:	3101      	adds	r1, #1
 800b0dc:	4c12      	ldr	r4, [pc, #72]	; (800b128 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800b0de:	462b      	mov	r3, r5
  tcp_port++;
 800b0e0:	b289      	uxth	r1, r1
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800b0e2:	4561      	cmp	r1, ip
 800b0e4:	bf08      	it	eq
 800b0e6:	f44f 4140 	moveq.w	r1, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	b913      	cbnz	r3, 800b0f4 <tcp_new_port+0x2c>
 800b0ee:	e00b      	b.n	800b108 <tcp_new_port+0x40>
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	b14b      	cbz	r3, 800b108 <tcp_new_port+0x40>
      if (pcb->local_port == tcp_port) {
 800b0f4:	8ada      	ldrh	r2, [r3, #22]
 800b0f6:	428a      	cmp	r2, r1
 800b0f8:	d1fa      	bne.n	800b0f0 <tcp_new_port+0x28>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800b0fa:	3801      	subs	r0, #1
 800b0fc:	b280      	uxth	r0, r0
 800b0fe:	2800      	cmp	r0, #0
 800b100:	d1eb      	bne.n	800b0da <tcp_new_port+0x12>
 800b102:	8039      	strh	r1, [r7, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 800b104:	bcf0      	pop	{r4, r5, r6, r7}
 800b106:	4770      	bx	lr
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800b108:	42a6      	cmp	r6, r4
 800b10a:	d002      	beq.n	800b112 <tcp_new_port+0x4a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800b10c:	f854 3f04 	ldr.w	r3, [r4, #4]!
 800b110:	e7eb      	b.n	800b0ea <tcp_new_port+0x22>
 800b112:	4608      	mov	r0, r1
 800b114:	8039      	strh	r1, [r7, #0]
}
 800b116:	bcf0      	pop	{r4, r5, r6, r7}
 800b118:	4770      	bx	lr
 800b11a:	bf00      	nop
 800b11c:	2400002c 	.word	0x2400002c
 800b120:	08013e90 	.word	0x08013e90
 800b124:	24010660 	.word	0x24010660
 800b128:	08013e84 	.word	0x08013e84

0800b12c <tcp_close_shutdown_fin>:
{
 800b12c:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800b12e:	4604      	mov	r4, r0
 800b130:	b308      	cbz	r0, 800b176 <tcp_close_shutdown_fin+0x4a>
  switch (pcb->state) {
 800b132:	7d23      	ldrb	r3, [r4, #20]
 800b134:	2b04      	cmp	r3, #4
 800b136:	d005      	beq.n	800b144 <tcp_close_shutdown_fin+0x18>
 800b138:	2b07      	cmp	r3, #7
 800b13a:	d00e      	beq.n	800b15a <tcp_close_shutdown_fin+0x2e>
 800b13c:	2b03      	cmp	r3, #3
 800b13e:	d001      	beq.n	800b144 <tcp_close_shutdown_fin+0x18>
 800b140:	2000      	movs	r0, #0
}
 800b142:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800b144:	4620      	mov	r0, r4
 800b146:	f003 fd09 	bl	800eb5c <tcp_send_fin>
      if (err == ERR_OK) {
 800b14a:	b950      	cbnz	r0, 800b162 <tcp_close_shutdown_fin+0x36>
  if (err == ERR_OK) {
 800b14c:	2305      	movs	r3, #5
    tcp_output(pcb);
 800b14e:	4620      	mov	r0, r4
        pcb->state = LAST_ACK;
 800b150:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 800b152:	f003 fe73 	bl	800ee3c <tcp_output>
 800b156:	2000      	movs	r0, #0
}
 800b158:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 800b15a:	4620      	mov	r0, r4
 800b15c:	f003 fcfe 	bl	800eb5c <tcp_send_fin>
      if (err == ERR_OK) {
 800b160:	b138      	cbz	r0, 800b172 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 800b162:	1c43      	adds	r3, r0, #1
 800b164:	d1ed      	bne.n	800b142 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800b166:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 800b168:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800b16a:	f043 0308 	orr.w	r3, r3, #8
 800b16e:	8363      	strh	r3, [r4, #26]
}
 800b170:	bd10      	pop	{r4, pc}
 800b172:	2309      	movs	r3, #9
 800b174:	e7eb      	b.n	800b14e <tcp_close_shutdown_fin+0x22>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800b176:	4b04      	ldr	r3, [pc, #16]	; (800b188 <tcp_close_shutdown_fin+0x5c>)
 800b178:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800b17c:	4903      	ldr	r1, [pc, #12]	; (800b18c <tcp_close_shutdown_fin+0x60>)
 800b17e:	4804      	ldr	r0, [pc, #16]	; (800b190 <tcp_close_shutdown_fin+0x64>)
 800b180:	f006 f8aa 	bl	80112d8 <iprintf>
 800b184:	e7d5      	b.n	800b132 <tcp_close_shutdown_fin+0x6>
 800b186:	bf00      	nop
 800b188:	080137bc 	.word	0x080137bc
 800b18c:	080137ec 	.word	0x080137ec
 800b190:	08012578 	.word	0x08012578

0800b194 <tcp_init>:
{
 800b194:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800b196:	f005 ff9f 	bl	80110d8 <rand>
 800b19a:	4b02      	ldr	r3, [pc, #8]	; (800b1a4 <tcp_init+0x10>)
 800b19c:	4a02      	ldr	r2, [pc, #8]	; (800b1a8 <tcp_init+0x14>)
 800b19e:	4303      	orrs	r3, r0
 800b1a0:	8013      	strh	r3, [r2, #0]
}
 800b1a2:	bd08      	pop	{r3, pc}
 800b1a4:	ffffc000 	.word	0xffffc000
 800b1a8:	2400002c 	.word	0x2400002c

0800b1ac <tcp_free>:
{
 800b1ac:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b1ae:	7d03      	ldrb	r3, [r0, #20]
{
 800b1b0:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	d005      	beq.n	800b1c2 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	2001      	movs	r0, #1
}
 800b1ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800b1be:	f7ff b913 	b.w	800a3e8 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b1c2:	4906      	ldr	r1, [pc, #24]	; (800b1dc <tcp_free+0x30>)
 800b1c4:	22d4      	movs	r2, #212	; 0xd4
 800b1c6:	4b06      	ldr	r3, [pc, #24]	; (800b1e0 <tcp_free+0x34>)
 800b1c8:	4806      	ldr	r0, [pc, #24]	; (800b1e4 <tcp_free+0x38>)
 800b1ca:	f006 f885 	bl	80112d8 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800b1ce:	4621      	mov	r1, r4
 800b1d0:	2001      	movs	r0, #1
}
 800b1d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800b1d6:	f7ff b907 	b.w	800a3e8 <memp_free>
 800b1da:	bf00      	nop
 800b1dc:	080137f8 	.word	0x080137f8
 800b1e0:	080137bc 	.word	0x080137bc
 800b1e4:	08012578 	.word	0x08012578

0800b1e8 <tcp_bind>:
{
 800b1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ec:	460f      	mov	r7, r1
 800b1ee:	4680      	mov	r8, r0
 800b1f0:	4614      	mov	r4, r2
  LWIP_ASSERT_CORE_LOCKED();
 800b1f2:	f7fb ffcd 	bl	8007190 <sys_check_core_locking>
  if (ipaddr == NULL) {
 800b1f6:	b1f7      	cbz	r7, 800b236 <tcp_bind+0x4e>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800b1f8:	f1b8 0f00 	cmp.w	r8, #0
 800b1fc:	d044      	beq.n	800b288 <tcp_bind+0xa0>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800b1fe:	f898 3014 	ldrb.w	r3, [r8, #20]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d136      	bne.n	800b274 <tcp_bind+0x8c>
  if (port == 0) {
 800b206:	b1ec      	cbz	r4, 800b244 <tcp_bind+0x5c>
 800b208:	4e24      	ldr	r6, [pc, #144]	; (800b29c <tcp_bind+0xb4>)
 800b20a:	4b25      	ldr	r3, [pc, #148]	; (800b2a0 <tcp_bind+0xb8>)
 800b20c:	f106 010c 	add.w	r1, r6, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	b913      	cbnz	r3, 800b21a <tcp_bind+0x32>
 800b214:	e011      	b.n	800b23a <tcp_bind+0x52>
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	b17b      	cbz	r3, 800b23a <tcp_bind+0x52>
        if (cpcb->local_port == port) {
 800b21a:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 800b21e:	45a4      	cmp	ip, r4
 800b220:	d1f9      	bne.n	800b216 <tcp_bind+0x2e>
                (ip_addr_isany(&cpcb->local_ip) ||
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	b11a      	cbz	r2, 800b22e <tcp_bind+0x46>
                 ip_addr_isany(ipaddr) ||
 800b226:	683d      	ldr	r5, [r7, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800b228:	b10d      	cbz	r5, 800b22e <tcp_bind+0x46>
 800b22a:	42aa      	cmp	r2, r5
 800b22c:	d1f3      	bne.n	800b216 <tcp_bind+0x2e>
              return ERR_USE;
 800b22e:	f06f 0007 	mvn.w	r0, #7
}
 800b232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ipaddr = IP4_ADDR_ANY;
 800b236:	4f1b      	ldr	r7, [pc, #108]	; (800b2a4 <tcp_bind+0xbc>)
 800b238:	e7de      	b.n	800b1f8 <tcp_bind+0x10>
    for (i = 0; i < max_pcb_list; i++) {
 800b23a:	428e      	cmp	r6, r1
 800b23c:	d006      	beq.n	800b24c <tcp_bind+0x64>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800b23e:	f856 3f04 	ldr.w	r3, [r6, #4]!
 800b242:	e7e5      	b.n	800b210 <tcp_bind+0x28>
    port = tcp_new_port();
 800b244:	f7ff ff40 	bl	800b0c8 <tcp_new_port>
    if (port == 0) {
 800b248:	4604      	mov	r4, r0
 800b24a:	b180      	cbz	r0, 800b26e <tcp_bind+0x86>
  if (!ip_addr_isany(ipaddr)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	b10b      	cbz	r3, 800b254 <tcp_bind+0x6c>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800b250:	f8c8 3000 	str.w	r3, [r8]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800b254:	4b14      	ldr	r3, [pc, #80]	; (800b2a8 <tcp_bind+0xc0>)
  pcb->local_port = port;
 800b256:	f8a8 4016 	strh.w	r4, [r8, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800b25a:	681a      	ldr	r2, [r3, #0]
 800b25c:	f8c3 8000 	str.w	r8, [r3]
 800b260:	f8c8 200c 	str.w	r2, [r8, #12]
 800b264:	f004 f90e 	bl	800f484 <tcp_timer_needed>
  return ERR_OK;
 800b268:	2000      	movs	r0, #0
}
 800b26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return ERR_BUF;
 800b26e:	f06f 0001 	mvn.w	r0, #1
 800b272:	e7de      	b.n	800b232 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800b274:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <tcp_bind+0xc4>)
 800b276:	f240 22ab 	movw	r2, #683	; 0x2ab
 800b27a:	490d      	ldr	r1, [pc, #52]	; (800b2b0 <tcp_bind+0xc8>)
 800b27c:	480d      	ldr	r0, [pc, #52]	; (800b2b4 <tcp_bind+0xcc>)
 800b27e:	f006 f82b 	bl	80112d8 <iprintf>
 800b282:	f06f 0005 	mvn.w	r0, #5
 800b286:	e7d4      	b.n	800b232 <tcp_bind+0x4a>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800b288:	4b08      	ldr	r3, [pc, #32]	; (800b2ac <tcp_bind+0xc4>)
 800b28a:	f240 22a9 	movw	r2, #681	; 0x2a9
 800b28e:	490a      	ldr	r1, [pc, #40]	; (800b2b8 <tcp_bind+0xd0>)
 800b290:	4808      	ldr	r0, [pc, #32]	; (800b2b4 <tcp_bind+0xcc>)
 800b292:	f006 f821 	bl	80112d8 <iprintf>
 800b296:	f06f 000f 	mvn.w	r0, #15
 800b29a:	e7ca      	b.n	800b232 <tcp_bind+0x4a>
 800b29c:	08013e84 	.word	0x08013e84
 800b2a0:	24010660 	.word	0x24010660
 800b2a4:	08014d8c 	.word	0x08014d8c
 800b2a8:	2401065c 	.word	0x2401065c
 800b2ac:	080137bc 	.word	0x080137bc
 800b2b0:	08013824 	.word	0x08013824
 800b2b4:	08012578 	.word	0x08012578
 800b2b8:	0801380c 	.word	0x0801380c

0800b2bc <tcp_listen_with_backlog_and_err>:
{
 800b2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2be:	4604      	mov	r4, r0
 800b2c0:	4617      	mov	r7, r2
  LWIP_ASSERT_CORE_LOCKED();
 800b2c2:	f7fb ff65 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800b2c6:	2c00      	cmp	r4, #0
 800b2c8:	d05d      	beq.n	800b386 <tcp_listen_with_backlog_and_err+0xca>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800b2ca:	7d25      	ldrb	r5, [r4, #20]
 800b2cc:	2d00      	cmp	r5, #0
 800b2ce:	d147      	bne.n	800b360 <tcp_listen_with_backlog_and_err+0xa4>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800b2d0:	2002      	movs	r0, #2
 800b2d2:	f7ff f843 	bl	800a35c <memp_malloc>
  if (lpcb == NULL) {
 800b2d6:	4606      	mov	r6, r0
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	d051      	beq.n	800b380 <tcp_listen_with_backlog_and_err+0xc4>
  lpcb->callback_arg = pcb->callback_arg;
 800b2dc:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 800b2de:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 800b2e0:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 800b2e2:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 800b2e4:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 800b2e6:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 800b2e8:	7d62      	ldrb	r2, [r4, #21]
 800b2ea:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 800b2ec:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800b2ee:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 800b2f0:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 800b2f2:	7ae2      	ldrb	r2, [r4, #11]
 800b2f4:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 800b2f6:	7aa2      	ldrb	r2, [r4, #10]
 800b2f8:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800b2fa:	6822      	ldr	r2, [r4, #0]
 800b2fc:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 800b2fe:	b99b      	cbnz	r3, 800b328 <tcp_listen_with_backlog_and_err+0x6c>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b300:	7d23      	ldrb	r3, [r4, #20]
 800b302:	2b01      	cmp	r3, #1
 800b304:	d020      	beq.n	800b348 <tcp_listen_with_backlog_and_err+0x8c>
  memp_free(MEMP_TCP_PCB, pcb);
 800b306:	4621      	mov	r1, r4
 800b308:	2001      	movs	r0, #1
 800b30a:	f7ff f86d 	bl	800a3e8 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800b30e:	4b23      	ldr	r3, [pc, #140]	; (800b39c <tcp_listen_with_backlog_and_err+0xe0>)
  lpcb->accept = tcp_accept_null;
 800b310:	4923      	ldr	r1, [pc, #140]	; (800b3a0 <tcp_listen_with_backlog_and_err+0xe4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800b312:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 800b314:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800b316:	60f2      	str	r2, [r6, #12]
 800b318:	601e      	str	r6, [r3, #0]
 800b31a:	f004 f8b3 	bl	800f484 <tcp_timer_needed>
  res = ERR_OK;
 800b31e:	2300      	movs	r3, #0
  if (err != NULL) {
 800b320:	b107      	cbz	r7, 800b324 <tcp_listen_with_backlog_and_err+0x68>
    *err = res;
 800b322:	703b      	strb	r3, [r7, #0]
}
 800b324:	4630      	mov	r0, r6
 800b326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800b328:	4a1e      	ldr	r2, [pc, #120]	; (800b3a4 <tcp_listen_with_backlog_and_err+0xe8>)
 800b32a:	6813      	ldr	r3, [r2, #0]
 800b32c:	42a3      	cmp	r3, r4
 800b32e:	d012      	beq.n	800b356 <tcp_listen_with_backlog_and_err+0x9a>
 800b330:	b12b      	cbz	r3, 800b33e <tcp_listen_with_backlog_and_err+0x82>
 800b332:	68d9      	ldr	r1, [r3, #12]
 800b334:	42a1      	cmp	r1, r4
 800b336:	d01e      	beq.n	800b376 <tcp_listen_with_backlog_and_err+0xba>
 800b338:	460b      	mov	r3, r1
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d1f9      	bne.n	800b332 <tcp_listen_with_backlog_and_err+0x76>
 800b33e:	2300      	movs	r3, #0
 800b340:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b342:	7d23      	ldrb	r3, [r4, #20]
 800b344:	2b01      	cmp	r3, #1
 800b346:	d1de      	bne.n	800b306 <tcp_listen_with_backlog_and_err+0x4a>
 800b348:	4b17      	ldr	r3, [pc, #92]	; (800b3a8 <tcp_listen_with_backlog_and_err+0xec>)
 800b34a:	22d4      	movs	r2, #212	; 0xd4
 800b34c:	4917      	ldr	r1, [pc, #92]	; (800b3ac <tcp_listen_with_backlog_and_err+0xf0>)
 800b34e:	4818      	ldr	r0, [pc, #96]	; (800b3b0 <tcp_listen_with_backlog_and_err+0xf4>)
 800b350:	f005 ffc2 	bl	80112d8 <iprintf>
 800b354:	e7d7      	b.n	800b306 <tcp_listen_with_backlog_and_err+0x4a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800b356:	68e3      	ldr	r3, [r4, #12]
 800b358:	6013      	str	r3, [r2, #0]
 800b35a:	2300      	movs	r3, #0
 800b35c:	60e3      	str	r3, [r4, #12]
 800b35e:	e7f0      	b.n	800b342 <tcp_listen_with_backlog_and_err+0x86>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800b360:	4b11      	ldr	r3, [pc, #68]	; (800b3a8 <tcp_listen_with_backlog_and_err+0xec>)
 800b362:	f240 325a 	movw	r2, #858	; 0x35a
 800b366:	4913      	ldr	r1, [pc, #76]	; (800b3b4 <tcp_listen_with_backlog_and_err+0xf8>)
  struct tcp_pcb_listen *lpcb = NULL;
 800b368:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800b36a:	4811      	ldr	r0, [pc, #68]	; (800b3b0 <tcp_listen_with_backlog_and_err+0xf4>)
 800b36c:	f005 ffb4 	bl	80112d8 <iprintf>
 800b370:	f06f 030e 	mvn.w	r3, #14
 800b374:	e7d4      	b.n	800b320 <tcp_listen_with_backlog_and_err+0x64>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800b376:	68e2      	ldr	r2, [r4, #12]
 800b378:	60da      	str	r2, [r3, #12]
 800b37a:	2300      	movs	r3, #0
 800b37c:	60e3      	str	r3, [r4, #12]
 800b37e:	e7e0      	b.n	800b342 <tcp_listen_with_backlog_and_err+0x86>
    res = ERR_MEM;
 800b380:	f04f 33ff 	mov.w	r3, #4294967295
 800b384:	e7cc      	b.n	800b320 <tcp_listen_with_backlog_and_err+0x64>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800b386:	4b08      	ldr	r3, [pc, #32]	; (800b3a8 <tcp_listen_with_backlog_and_err+0xec>)
 800b388:	f240 3259 	movw	r2, #857	; 0x359
 800b38c:	490a      	ldr	r1, [pc, #40]	; (800b3b8 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 800b38e:	4626      	mov	r6, r4
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800b390:	4807      	ldr	r0, [pc, #28]	; (800b3b0 <tcp_listen_with_backlog_and_err+0xf4>)
 800b392:	f005 ffa1 	bl	80112d8 <iprintf>
 800b396:	f06f 030f 	mvn.w	r3, #15
 800b39a:	e7c1      	b.n	800b320 <tcp_listen_with_backlog_and_err+0x64>
 800b39c:	24010660 	.word	0x24010660
 800b3a0:	0800c069 	.word	0x0800c069
 800b3a4:	2401065c 	.word	0x2401065c
 800b3a8:	080137bc 	.word	0x080137bc
 800b3ac:	080137f8 	.word	0x080137f8
 800b3b0:	08012578 	.word	0x08012578
 800b3b4:	0801387c 	.word	0x0801387c
 800b3b8:	0801384c 	.word	0x0801384c

0800b3bc <tcp_listen_with_backlog>:
{
 800b3bc:	b500      	push	{lr}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	e9cd 1000 	strd	r1, r0, [sp]
  LWIP_ASSERT_CORE_LOCKED();
 800b3c4:	f7fb fee4 	bl	8007190 <sys_check_core_locking>
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	e9dd 1000 	ldrd	r1, r0, [sp]
}
 800b3ce:	b003      	add	sp, #12
 800b3d0:	f85d eb04 	ldr.w	lr, [sp], #4
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800b3d4:	f7ff bf72 	b.w	800b2bc <tcp_listen_with_backlog_and_err>

0800b3d8 <tcp_update_rcv_ann_wnd>:
{
 800b3d8:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800b3da:	4604      	mov	r4, r0
 800b3dc:	b1c8      	cbz	r0, 800b412 <tcp_update_rcv_ann_wnd+0x3a>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800b3de:	8d23      	ldrh	r3, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800b3e0:	f640 3c68 	movw	ip, #2920	; 0xb68
 800b3e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b3e6:	f8b4 e032 	ldrh.w	lr, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800b3ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800b3ec:	1a58      	subs	r0, r3, r1
 800b3ee:	45e6      	cmp	lr, ip
 800b3f0:	4410      	add	r0, r2
 800b3f2:	bf94      	ite	ls
 800b3f4:	eba0 050e 	subls.w	r5, r0, lr
 800b3f8:	eba0 050c 	subhi.w	r5, r0, ip
 800b3fc:	2d00      	cmp	r5, #0
 800b3fe:	db01      	blt.n	800b404 <tcp_update_rcv_ann_wnd+0x2c>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b400:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 800b402:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800b404:	1a53      	subs	r3, r2, r1
 800b406:	2b00      	cmp	r3, #0
 800b408:	dd0b      	ble.n	800b422 <tcp_update_rcv_ann_wnd+0x4a>
 800b40a:	2300      	movs	r3, #0
    return 0;
 800b40c:	4618      	mov	r0, r3
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b40e:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 800b410:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800b412:	4b0c      	ldr	r3, [pc, #48]	; (800b444 <tcp_update_rcv_ann_wnd+0x6c>)
 800b414:	f240 32a6 	movw	r2, #934	; 0x3a6
 800b418:	490b      	ldr	r1, [pc, #44]	; (800b448 <tcp_update_rcv_ann_wnd+0x70>)
 800b41a:	480c      	ldr	r0, [pc, #48]	; (800b44c <tcp_update_rcv_ann_wnd+0x74>)
 800b41c:	f005 ff5c 	bl	80112d8 <iprintf>
 800b420:	e7dd      	b.n	800b3de <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800b422:	1a8d      	subs	r5, r1, r2
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800b424:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800b428:	d203      	bcs.n	800b432 <tcp_update_rcv_ann_wnd+0x5a>
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800b42a:	b2ab      	uxth	r3, r5
    return 0;
 800b42c:	2000      	movs	r0, #0
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b42e:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 800b430:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800b432:	4b04      	ldr	r3, [pc, #16]	; (800b444 <tcp_update_rcv_ann_wnd+0x6c>)
 800b434:	f240 32b6 	movw	r2, #950	; 0x3b6
 800b438:	4905      	ldr	r1, [pc, #20]	; (800b450 <tcp_update_rcv_ann_wnd+0x78>)
 800b43a:	4804      	ldr	r0, [pc, #16]	; (800b44c <tcp_update_rcv_ann_wnd+0x74>)
 800b43c:	f005 ff4c 	bl	80112d8 <iprintf>
 800b440:	e7f3      	b.n	800b42a <tcp_update_rcv_ann_wnd+0x52>
 800b442:	bf00      	nop
 800b444:	080137bc 	.word	0x080137bc
 800b448:	080138b4 	.word	0x080138b4
 800b44c:	08012578 	.word	0x08012578
 800b450:	080138d8 	.word	0x080138d8

0800b454 <tcp_recved>:
{
 800b454:	b570      	push	{r4, r5, r6, lr}
 800b456:	4605      	mov	r5, r0
 800b458:	460c      	mov	r4, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b45a:	f7fb fe99 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b45e:	b33d      	cbz	r5, 800b4b0 <tcp_recved+0x5c>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800b460:	7d2b      	ldrb	r3, [r5, #20]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d01c      	beq.n	800b4a0 <tcp_recved+0x4c>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800b466:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 800b468:	1919      	adds	r1, r3, r4
 800b46a:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800b46c:	428b      	cmp	r3, r1
 800b46e:	d803      	bhi.n	800b478 <tcp_recved+0x24>
 800b470:	f241 63d0 	movw	r3, #5840	; 0x16d0
 800b474:	4299      	cmp	r1, r3
 800b476:	d901      	bls.n	800b47c <tcp_recved+0x28>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800b478:	f241 61d0 	movw	r1, #5840	; 0x16d0
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800b47c:	4628      	mov	r0, r5
 800b47e:	8529      	strh	r1, [r5, #40]	; 0x28
 800b480:	f7ff ffaa 	bl	800b3d8 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800b484:	f240 53b3 	movw	r3, #1459	; 0x5b3
 800b488:	4298      	cmp	r0, r3
 800b48a:	d800      	bhi.n	800b48e <tcp_recved+0x3a>
}
 800b48c:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 800b48e:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800b490:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800b492:	f043 0302 	orr.w	r3, r3, #2
 800b496:	836b      	strh	r3, [r5, #26]
}
 800b498:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 800b49c:	f003 bcce 	b.w	800ee3c <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800b4a0:	4b08      	ldr	r3, [pc, #32]	; (800b4c4 <tcp_recved+0x70>)
 800b4a2:	f240 32d2 	movw	r2, #978	; 0x3d2
 800b4a6:	4908      	ldr	r1, [pc, #32]	; (800b4c8 <tcp_recved+0x74>)
 800b4a8:	4808      	ldr	r0, [pc, #32]	; (800b4cc <tcp_recved+0x78>)
 800b4aa:	f005 ff15 	bl	80112d8 <iprintf>
 800b4ae:	e7da      	b.n	800b466 <tcp_recved+0x12>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b4b0:	4b04      	ldr	r3, [pc, #16]	; (800b4c4 <tcp_recved+0x70>)
 800b4b2:	f240 32cf 	movw	r2, #975	; 0x3cf
 800b4b6:	4906      	ldr	r1, [pc, #24]	; (800b4d0 <tcp_recved+0x7c>)
 800b4b8:	4804      	ldr	r0, [pc, #16]	; (800b4cc <tcp_recved+0x78>)
}
 800b4ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b4be:	f005 bf0b 	b.w	80112d8 <iprintf>
 800b4c2:	bf00      	nop
 800b4c4:	080137bc 	.word	0x080137bc
 800b4c8:	0801390c 	.word	0x0801390c
 800b4cc:	08012578 	.word	0x08012578
 800b4d0:	080138f4 	.word	0x080138f4

0800b4d4 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800b4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4d6:	4604      	mov	r4, r0
 800b4d8:	460d      	mov	r5, r1
 800b4da:	4617      	mov	r7, r2
 800b4dc:	461e      	mov	r6, r3
  struct netif *netif = NULL;
  err_t ret;
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();
 800b4de:	f7fb fe57 	bl	8007190 <sys_check_core_locking>

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800b4e2:	2c00      	cmp	r4, #0
 800b4e4:	f000 8089 	beq.w	800b5fa <tcp_connect+0x126>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800b4e8:	2d00      	cmp	r5, #0
 800b4ea:	d07c      	beq.n	800b5e6 <tcp_connect+0x112>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800b4ec:	7d23      	ldrb	r3, [r4, #20]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d169      	bne.n	800b5c6 <tcp_connect+0xf2>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800b4f2:	682b      	ldr	r3, [r5, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800b4f4:	7a20      	ldrb	r0, [r4, #8]
  pcb->remote_port = port;
 800b4f6:	8327      	strh	r7, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800b4f8:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800b4fa:	2800      	cmp	r0, #0
 800b4fc:	d048      	beq.n	800b590 <tcp_connect+0xbc>
    netif = netif_get_by_index(pcb->netif_idx);
 800b4fe:	f7ff f987 	bl	800a810 <netif_get_by_index>
 800b502:	4605      	mov	r5, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 800b504:	2d00      	cmp	r5, #0
 800b506:	d06b      	beq.n	800b5e0 <tcp_connect+0x10c>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800b508:	6823      	ldr	r3, [r4, #0]
 800b50a:	b90b      	cbnz	r3, 800b510 <tcp_connect+0x3c>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800b50c:	686b      	ldr	r3, [r5, #4]
 800b50e:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800b510:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 800b512:	b927      	cbnz	r7, 800b51e <tcp_connect+0x4a>
    pcb->local_port = tcp_new_port();
 800b514:	f7ff fdd8 	bl	800b0c8 <tcp_new_port>
 800b518:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d05d      	beq.n	800b5da <tcp_connect+0x106>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800b51e:	4b3c      	ldr	r3, [pc, #240]	; (800b610 <tcp_connect+0x13c>)
 800b520:	4a3c      	ldr	r2, [pc, #240]	; (800b614 <tcp_connect+0x140>)
 800b522:	6811      	ldr	r1, [r2, #0]
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	440a      	add	r2, r1
  pcb->snd_wnd = TCP_WND;
 800b528:	f241 61d0 	movw	r1, #5840	; 0x16d0
  iss += tcp_ticks;       /* XXX */
 800b52c:	601a      	str	r2, [r3, #0]
  pcb->snd_nxt = iss;
 800b52e:	6522      	str	r2, [r4, #80]	; 0x50
  pcb->lastack = iss - 1;
 800b530:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800b532:	4b39      	ldr	r3, [pc, #228]	; (800b618 <tcp_connect+0x144>)
  pcb->lastack = iss - 1;
 800b534:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800b536:	62a3      	str	r3, [r4, #40]	; 0x28
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 800b538:	8cab      	ldrh	r3, [r5, #36]	; 0x24
  pcb->snd_wnd = TCP_WND;
 800b53a:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  pcb->snd_lbb = iss - 1;
 800b53e:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->rcv_nxt = 0;
 800b542:	2200      	movs	r2, #0
 800b544:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800b546:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d036      	beq.n	800b5ba <tcp_connect+0xe6>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800b54c:	2b28      	cmp	r3, #40	; 0x28
 800b54e:	d906      	bls.n	800b55e <tcp_connect+0x8a>
 800b550:	3b28      	subs	r3, #40	; 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800b552:	b29a      	uxth	r2, r3
 800b554:	f5b2 7f06 	cmp.w	r2, #536	; 0x218
 800b558:	bf28      	it	cs
 800b55a:	f44f 7206 	movcs.w	r2, #536	; 0x218
  pcb->cwnd = 1;
 800b55e:	2301      	movs	r3, #1
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800b560:	2102      	movs	r1, #2
 800b562:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800b564:	8662      	strh	r2, [r4, #50]	; 0x32
  pcb->connected = connected;
 800b566:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 800b56a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800b56e:	f003 fa49 	bl	800ea04 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 800b572:	4605      	mov	r5, r0
 800b574:	b9f8      	cbnz	r0, 800b5b6 <tcp_connect+0xe2>
    pcb->state = SYN_SENT;
 800b576:	2302      	movs	r3, #2
 800b578:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 800b57a:	b187      	cbz	r7, 800b59e <tcp_connect+0xca>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800b57c:	4a27      	ldr	r2, [pc, #156]	; (800b61c <tcp_connect+0x148>)
 800b57e:	6813      	ldr	r3, [r2, #0]
 800b580:	42a3      	cmp	r3, r4
 800b582:	d01d      	beq.n	800b5c0 <tcp_connect+0xec>
 800b584:	b15b      	cbz	r3, 800b59e <tcp_connect+0xca>
 800b586:	68da      	ldr	r2, [r3, #12]
 800b588:	42a2      	cmp	r2, r4
 800b58a:	d006      	beq.n	800b59a <tcp_connect+0xc6>
 800b58c:	4613      	mov	r3, r2
 800b58e:	e7f9      	b.n	800b584 <tcp_connect+0xb0>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b590:	1d20      	adds	r0, r4, #4
 800b592:	f004 fe69 	bl	8010268 <ip4_route>
 800b596:	4605      	mov	r5, r0
 800b598:	e7b4      	b.n	800b504 <tcp_connect+0x30>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800b59a:	68e2      	ldr	r2, [r4, #12]
 800b59c:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 800b59e:	4b20      	ldr	r3, [pc, #128]	; (800b620 <tcp_connect+0x14c>)
 800b5a0:	681a      	ldr	r2, [r3, #0]
 800b5a2:	601c      	str	r4, [r3, #0]
 800b5a4:	60e2      	str	r2, [r4, #12]
 800b5a6:	f003 ff6d 	bl	800f484 <tcp_timer_needed>
 800b5aa:	4b1e      	ldr	r3, [pc, #120]	; (800b624 <tcp_connect+0x150>)
 800b5ac:	2201      	movs	r2, #1
    tcp_output(pcb);
 800b5ae:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 800b5b0:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 800b5b2:	f003 fc43 	bl	800ee3c <tcp_output>
}
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5ba:	f44f 7206 	mov.w	r2, #536	; 0x218
 800b5be:	e7ce      	b.n	800b55e <tcp_connect+0x8a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800b5c0:	68e3      	ldr	r3, [r4, #12]
 800b5c2:	6013      	str	r3, [r2, #0]
 800b5c4:	e7eb      	b.n	800b59e <tcp_connect+0xca>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800b5c6:	4b18      	ldr	r3, [pc, #96]	; (800b628 <tcp_connect+0x154>)
 800b5c8:	f44f 6287 	mov.w	r2, #1080	; 0x438
 800b5cc:	4917      	ldr	r1, [pc, #92]	; (800b62c <tcp_connect+0x158>)
 800b5ce:	f06f 0509 	mvn.w	r5, #9
 800b5d2:	4817      	ldr	r0, [pc, #92]	; (800b630 <tcp_connect+0x15c>)
 800b5d4:	f005 fe80 	bl	80112d8 <iprintf>
 800b5d8:	e7ed      	b.n	800b5b6 <tcp_connect+0xe2>
      return ERR_BUF;
 800b5da:	f06f 0501 	mvn.w	r5, #1
 800b5de:	e7ea      	b.n	800b5b6 <tcp_connect+0xe2>
    return ERR_RTE;
 800b5e0:	f06f 0503 	mvn.w	r5, #3
 800b5e4:	e7e7      	b.n	800b5b6 <tcp_connect+0xe2>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800b5e6:	4b10      	ldr	r3, [pc, #64]	; (800b628 <tcp_connect+0x154>)
 800b5e8:	f240 4236 	movw	r2, #1078	; 0x436
 800b5ec:	4911      	ldr	r1, [pc, #68]	; (800b634 <tcp_connect+0x160>)
 800b5ee:	f06f 050f 	mvn.w	r5, #15
 800b5f2:	480f      	ldr	r0, [pc, #60]	; (800b630 <tcp_connect+0x15c>)
 800b5f4:	f005 fe70 	bl	80112d8 <iprintf>
 800b5f8:	e7dd      	b.n	800b5b6 <tcp_connect+0xe2>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800b5fa:	4b0b      	ldr	r3, [pc, #44]	; (800b628 <tcp_connect+0x154>)
 800b5fc:	f240 4235 	movw	r2, #1077	; 0x435
 800b600:	490d      	ldr	r1, [pc, #52]	; (800b638 <tcp_connect+0x164>)
 800b602:	f06f 050f 	mvn.w	r5, #15
 800b606:	480a      	ldr	r0, [pc, #40]	; (800b630 <tcp_connect+0x15c>)
 800b608:	f005 fe66 	bl	80112d8 <iprintf>
 800b60c:	e7d3      	b.n	800b5b6 <tcp_connect+0xe2>
 800b60e:	bf00      	nop
 800b610:	24000028 	.word	0x24000028
 800b614:	24010664 	.word	0x24010664
 800b618:	16d016d0 	.word	0x16d016d0
 800b61c:	2401065c 	.word	0x2401065c
 800b620:	24010654 	.word	0x24010654
 800b624:	24010658 	.word	0x24010658
 800b628:	080137bc 	.word	0x080137bc
 800b62c:	0801396c 	.word	0x0801396c
 800b630:	08012578 	.word	0x08012578
 800b634:	08013950 	.word	0x08013950
 800b638:	08013934 	.word	0x08013934

0800b63c <tcp_segs_free>:
  while (seg != NULL) {
 800b63c:	b170      	cbz	r0, 800b65c <tcp_segs_free+0x20>
{
 800b63e:	b538      	push	{r3, r4, r5, lr}
 800b640:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 800b642:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800b644:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800b646:	6868      	ldr	r0, [r5, #4]
 800b648:	b108      	cbz	r0, 800b64e <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 800b64a:	f7ff fa93 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800b64e:	4629      	mov	r1, r5
 800b650:	2003      	movs	r0, #3
 800b652:	f7fe fec9 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800b656:	2c00      	cmp	r4, #0
 800b658:	d1f3      	bne.n	800b642 <tcp_segs_free+0x6>
}
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop

0800b660 <tcp_seg_free>:
  if (seg != NULL) {
 800b660:	b158      	cbz	r0, 800b67a <tcp_seg_free+0x1a>
{
 800b662:	b510      	push	{r4, lr}
 800b664:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 800b666:	6840      	ldr	r0, [r0, #4]
 800b668:	b108      	cbz	r0, 800b66e <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800b66a:	f7ff fa83 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800b66e:	4621      	mov	r1, r4
 800b670:	2003      	movs	r0, #3
}
 800b672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800b676:	f7fe beb7 	b.w	800a3e8 <memp_free>
 800b67a:	4770      	bx	lr

0800b67c <tcp_seg_copy>:
{
 800b67c:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800b67e:	4605      	mov	r5, r0
 800b680:	b188      	cbz	r0, 800b6a6 <tcp_seg_copy+0x2a>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800b682:	2003      	movs	r0, #3
 800b684:	f7fe fe6a 	bl	800a35c <memp_malloc>
  if (cseg == NULL) {
 800b688:	4604      	mov	r4, r0
 800b68a:	b150      	cbz	r0, 800b6a2 <tcp_seg_copy+0x26>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800b68c:	6868      	ldr	r0, [r5, #4]
 800b68e:	6829      	ldr	r1, [r5, #0]
 800b690:	68aa      	ldr	r2, [r5, #8]
 800b692:	68eb      	ldr	r3, [r5, #12]
 800b694:	6060      	str	r0, [r4, #4]
 800b696:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 800b698:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800b69a:	60a2      	str	r2, [r4, #8]
 800b69c:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 800b69e:	f7ff fbeb 	bl	800ae78 <pbuf_ref>
}
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800b6a6:	4b04      	ldr	r3, [pc, #16]	; (800b6b8 <tcp_seg_copy+0x3c>)
 800b6a8:	f240 6282 	movw	r2, #1666	; 0x682
 800b6ac:	4903      	ldr	r1, [pc, #12]	; (800b6bc <tcp_seg_copy+0x40>)
 800b6ae:	4804      	ldr	r0, [pc, #16]	; (800b6c0 <tcp_seg_copy+0x44>)
 800b6b0:	f005 fe12 	bl	80112d8 <iprintf>
 800b6b4:	e7e5      	b.n	800b682 <tcp_seg_copy+0x6>
 800b6b6:	bf00      	nop
 800b6b8:	080137bc 	.word	0x080137bc
 800b6bc:	0801399c 	.word	0x0801399c
 800b6c0:	08012578 	.word	0x08012578

0800b6c4 <tcp_arg>:
{
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b6ca:	f7fb fd61 	bl	8007190 <sys_check_core_locking>
  if (pcb != NULL) {
 800b6ce:	b104      	cbz	r4, 800b6d2 <tcp_arg+0xe>
    pcb->callback_arg = arg;
 800b6d0:	6125      	str	r5, [r4, #16]
}
 800b6d2:	bd38      	pop	{r3, r4, r5, pc}

0800b6d4 <tcp_recv>:
{
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b6da:	f7fb fd59 	bl	8007190 <sys_check_core_locking>
  if (pcb != NULL) {
 800b6de:	b124      	cbz	r4, 800b6ea <tcp_recv+0x16>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800b6e0:	7d23      	ldrb	r3, [r4, #20]
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d002      	beq.n	800b6ec <tcp_recv+0x18>
    pcb->recv = recv;
 800b6e6:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 800b6ea:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800b6ec:	4b03      	ldr	r3, [pc, #12]	; (800b6fc <tcp_recv+0x28>)
 800b6ee:	f240 72df 	movw	r2, #2015	; 0x7df
 800b6f2:	4903      	ldr	r1, [pc, #12]	; (800b700 <tcp_recv+0x2c>)
 800b6f4:	4803      	ldr	r0, [pc, #12]	; (800b704 <tcp_recv+0x30>)
 800b6f6:	f005 fdef 	bl	80112d8 <iprintf>
 800b6fa:	e7f4      	b.n	800b6e6 <tcp_recv+0x12>
 800b6fc:	080137bc 	.word	0x080137bc
 800b700:	080139b8 	.word	0x080139b8
 800b704:	08012578 	.word	0x08012578

0800b708 <tcp_sent>:
{
 800b708:	b538      	push	{r3, r4, r5, lr}
 800b70a:	4604      	mov	r4, r0
 800b70c:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b70e:	f7fb fd3f 	bl	8007190 <sys_check_core_locking>
  if (pcb != NULL) {
 800b712:	b124      	cbz	r4, 800b71e <tcp_sent+0x16>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800b714:	7d23      	ldrb	r3, [r4, #20]
 800b716:	2b01      	cmp	r3, #1
 800b718:	d002      	beq.n	800b720 <tcp_sent+0x18>
    pcb->sent = sent;
 800b71a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 800b71e:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800b720:	4b03      	ldr	r3, [pc, #12]	; (800b730 <tcp_sent+0x28>)
 800b722:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800b726:	4903      	ldr	r1, [pc, #12]	; (800b734 <tcp_sent+0x2c>)
 800b728:	4803      	ldr	r0, [pc, #12]	; (800b738 <tcp_sent+0x30>)
 800b72a:	f005 fdd5 	bl	80112d8 <iprintf>
 800b72e:	e7f4      	b.n	800b71a <tcp_sent+0x12>
 800b730:	080137bc 	.word	0x080137bc
 800b734:	080139e0 	.word	0x080139e0
 800b738:	08012578 	.word	0x08012578

0800b73c <tcp_err>:
{
 800b73c:	b538      	push	{r3, r4, r5, lr}
 800b73e:	4604      	mov	r4, r0
 800b740:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b742:	f7fb fd25 	bl	8007190 <sys_check_core_locking>
  if (pcb != NULL) {
 800b746:	b124      	cbz	r4, 800b752 <tcp_err+0x16>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800b748:	7d23      	ldrb	r3, [r4, #20]
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d002      	beq.n	800b754 <tcp_err+0x18>
    pcb->errf = err;
 800b74e:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800b752:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800b754:	4b03      	ldr	r3, [pc, #12]	; (800b764 <tcp_err+0x28>)
 800b756:	f640 020d 	movw	r2, #2061	; 0x80d
 800b75a:	4903      	ldr	r1, [pc, #12]	; (800b768 <tcp_err+0x2c>)
 800b75c:	4803      	ldr	r0, [pc, #12]	; (800b76c <tcp_err+0x30>)
 800b75e:	f005 fdbb 	bl	80112d8 <iprintf>
 800b762:	e7f4      	b.n	800b74e <tcp_err+0x12>
 800b764:	080137bc 	.word	0x080137bc
 800b768:	08013a08 	.word	0x08013a08
 800b76c:	08012578 	.word	0x08012578

0800b770 <tcp_accept>:
{
 800b770:	b538      	push	{r3, r4, r5, lr}
 800b772:	4604      	mov	r4, r0
 800b774:	460d      	mov	r5, r1
  LWIP_ASSERT_CORE_LOCKED();
 800b776:	f7fb fd0b 	bl	8007190 <sys_check_core_locking>
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800b77a:	b11c      	cbz	r4, 800b784 <tcp_accept+0x14>
 800b77c:	7d23      	ldrb	r3, [r4, #20]
 800b77e:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 800b780:	bf08      	it	eq
 800b782:	61a5      	streq	r5, [r4, #24]
}
 800b784:	bd38      	pop	{r3, r4, r5, pc}
 800b786:	bf00      	nop

0800b788 <tcp_poll>:
{
 800b788:	b570      	push	{r4, r5, r6, lr}
 800b78a:	4604      	mov	r4, r0
 800b78c:	460e      	mov	r6, r1
 800b78e:	4615      	mov	r5, r2
  LWIP_ASSERT_CORE_LOCKED();
 800b790:	f7fb fcfe 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800b794:	b18c      	cbz	r4, 800b7ba <tcp_poll+0x32>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800b796:	7d23      	ldrb	r3, [r4, #20]
 800b798:	2b01      	cmp	r3, #1
 800b79a:	d003      	beq.n	800b7a4 <tcp_poll+0x1c>
  pcb->poll = poll;
 800b79c:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 800b7a0:	7765      	strb	r5, [r4, #29]
}
 800b7a2:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800b7a4:	4b09      	ldr	r3, [pc, #36]	; (800b7cc <tcp_poll+0x44>)
 800b7a6:	f640 023e 	movw	r2, #2110	; 0x83e
 800b7aa:	4909      	ldr	r1, [pc, #36]	; (800b7d0 <tcp_poll+0x48>)
 800b7ac:	4809      	ldr	r0, [pc, #36]	; (800b7d4 <tcp_poll+0x4c>)
 800b7ae:	f005 fd93 	bl	80112d8 <iprintf>
  pcb->poll = poll;
 800b7b2:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 800b7b6:	7765      	strb	r5, [r4, #29]
}
 800b7b8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800b7ba:	4b04      	ldr	r3, [pc, #16]	; (800b7cc <tcp_poll+0x44>)
 800b7bc:	f640 023d 	movw	r2, #2109	; 0x83d
 800b7c0:	4905      	ldr	r1, [pc, #20]	; (800b7d8 <tcp_poll+0x50>)
 800b7c2:	4804      	ldr	r0, [pc, #16]	; (800b7d4 <tcp_poll+0x4c>)
}
 800b7c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800b7c8:	f005 bd86 	b.w	80112d8 <iprintf>
 800b7cc:	080137bc 	.word	0x080137bc
 800b7d0:	08013a48 	.word	0x08013a48
 800b7d4:	08012578 	.word	0x08012578
 800b7d8:	08013a30 	.word	0x08013a30

0800b7dc <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	d041      	beq.n	800b864 <tcp_pcb_purge+0x88>
{
 800b7e0:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 800b7e2:	7d03      	ldrb	r3, [r0, #20]
 800b7e4:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 800b7e6:	2b0a      	cmp	r3, #10
 800b7e8:	d001      	beq.n	800b7ee <tcp_pcb_purge+0x12>
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d800      	bhi.n	800b7f0 <tcp_pcb_purge+0x14>
}
 800b7ee:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 800b7f0:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800b7f2:	b118      	cbz	r0, 800b7fc <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 800b7f4:	f7ff f9be 	bl	800ab74 <pbuf_free>
      pcb->refused_data = NULL;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 800b7fc:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 800b7fe:	b164      	cbz	r4, 800b81a <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 800b800:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800b802:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800b804:	6870      	ldr	r0, [r6, #4]
 800b806:	b108      	cbz	r0, 800b80c <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 800b808:	f7ff f9b4 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800b80c:	4631      	mov	r1, r6
 800b80e:	2003      	movs	r0, #3
 800b810:	f7fe fdea 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800b814:	2c00      	cmp	r4, #0
 800b816:	d1f3      	bne.n	800b800 <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 800b818:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 800b81a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 800b81e:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 800b820:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 800b822:	b15c      	cbz	r4, 800b83c <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 800b824:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800b826:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800b828:	6870      	ldr	r0, [r6, #4]
 800b82a:	b108      	cbz	r0, 800b830 <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 800b82c:	f7ff f9a2 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800b830:	4631      	mov	r1, r6
 800b832:	2003      	movs	r0, #3
 800b834:	f7fe fdd8 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800b838:	2c00      	cmp	r4, #0
 800b83a:	d1f3      	bne.n	800b824 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 800b83c:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 800b83e:	b15c      	cbz	r4, 800b858 <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 800b840:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 800b842:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800b844:	6870      	ldr	r0, [r6, #4]
 800b846:	b108      	cbz	r0, 800b84c <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 800b848:	f7ff f994 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800b84c:	4631      	mov	r1, r6
 800b84e:	2003      	movs	r0, #3
 800b850:	f7fe fdca 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800b854:	2c00      	cmp	r4, #0
 800b856:	d1f3      	bne.n	800b840 <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 800b858:	2300      	movs	r3, #0
 800b85a:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 800b85e:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 800b862:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800b864:	4b03      	ldr	r3, [pc, #12]	; (800b874 <tcp_pcb_purge+0x98>)
 800b866:	f640 0251 	movw	r2, #2129	; 0x851
 800b86a:	4903      	ldr	r1, [pc, #12]	; (800b878 <tcp_pcb_purge+0x9c>)
 800b86c:	4803      	ldr	r0, [pc, #12]	; (800b87c <tcp_pcb_purge+0xa0>)
 800b86e:	f005 bd33 	b.w	80112d8 <iprintf>
 800b872:	bf00      	nop
 800b874:	080137bc 	.word	0x080137bc
 800b878:	08013a68 	.word	0x08013a68
 800b87c:	08012578 	.word	0x08012578

0800b880 <tcp_slowtmr>:
{
 800b880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800b884:	4da9      	ldr	r5, [pc, #676]	; (800bb2c <tcp_slowtmr+0x2ac>)
{
 800b886:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 800b888:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 800bb58 <tcp_slowtmr+0x2d8>
  ++tcp_ticks;
 800b88c:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b88e:	4fa8      	ldr	r7, [pc, #672]	; (800bb30 <tcp_slowtmr+0x2b0>)
  ++tcp_ticks;
 800b890:	3301      	adds	r3, #1
 800b892:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 800b894:	f89b 3000 	ldrb.w	r3, [fp]
 800b898:	3301      	adds	r3, #1
 800b89a:	f88b 3000 	strb.w	r3, [fp]
  pcb = tcp_active_pcbs;
 800b89e:	4ba5      	ldr	r3, [pc, #660]	; (800bb34 <tcp_slowtmr+0x2b4>)
 800b8a0:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 800b8a2:	2c00      	cmp	r4, #0
 800b8a4:	f000 808a 	beq.w	800b9bc <tcp_slowtmr+0x13c>
  prev = NULL;
 800b8a8:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b8aa:	46b1      	mov	r9, r6
 800b8ac:	7d23      	ldrb	r3, [r4, #20]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f000 80fc 	beq.w	800baac <tcp_slowtmr+0x22c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	f000 8104 	beq.w	800bac2 <tcp_slowtmr+0x242>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800b8ba:	2b0a      	cmp	r3, #10
 800b8bc:	f000 810c 	beq.w	800bad8 <tcp_slowtmr+0x258>
    if (pcb->last_timer == tcp_timer_ctr) {
 800b8c0:	f89b 2000 	ldrb.w	r2, [fp]
 800b8c4:	7fa3      	ldrb	r3, [r4, #30]
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	f000 8113 	beq.w	800baf2 <tcp_slowtmr+0x272>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b8cc:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800b8ce:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b8d0:	2b02      	cmp	r3, #2
 800b8d2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800b8d6:	f000 8112 	beq.w	800bafe <tcp_slowtmr+0x27e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800b8da:	2a0b      	cmp	r2, #11
 800b8dc:	f240 80cb 	bls.w	800ba76 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 800b8e0:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 800b8e4:	2b06      	cmp	r3, #6
 800b8e6:	f000 80b7 	beq.w	800ba58 <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b8ea:	f894 a009 	ldrb.w	sl, [r4, #9]
 800b8ee:	f01a 0a08 	ands.w	sl, sl, #8
 800b8f2:	d01d      	beq.n	800b930 <tcp_slowtmr+0xb0>
 800b8f4:	2b04      	cmp	r3, #4
 800b8f6:	d007      	beq.n	800b908 <tcp_slowtmr+0x88>
 800b8f8:	f1a3 0307 	sub.w	r3, r3, #7
 800b8fc:	fab3 f383 	clz	r3, r3
 800b900:	095b      	lsrs	r3, r3, #5
 800b902:	2b00      	cmp	r3, #0
 800b904:	f000 80b4 	beq.w	800ba70 <tcp_slowtmr+0x1f0>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b908:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800b90c:	4b8a      	ldr	r3, [pc, #552]	; (800bb38 <tcp_slowtmr+0x2b8>)
 800b90e:	488b      	ldr	r0, [pc, #556]	; (800bb3c <tcp_slowtmr+0x2bc>)
 800b910:	440b      	add	r3, r1
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b912:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b914:	fba0 0303 	umull	r0, r3, r0, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b918:	6a20      	ldr	r0, [r4, #32]
 800b91a:	1a12      	subs	r2, r2, r0
 800b91c:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800b920:	f240 8160 	bls.w	800bbe4 <tcp_slowtmr+0x364>
        ++pcb_remove;
 800b924:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 800b928:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 800b92c:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 800b930:	6f66      	ldr	r6, [r4, #116]	; 0x74
 800b932:	b156      	cbz	r6, 800b94a <tcp_slowtmr+0xca>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800b934:	682b      	ldr	r3, [r5, #0]
 800b936:	6a22      	ldr	r2, [r4, #32]
 800b938:	1a9a      	subs	r2, r3, r2
 800b93a:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800b93e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 800b942:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800b946:	f080 80e1 	bcs.w	800bb0c <tcp_slowtmr+0x28c>
    if (pcb->state == SYN_RCVD) {
 800b94a:	7d23      	ldrb	r3, [r4, #20]
 800b94c:	2b03      	cmp	r3, #3
 800b94e:	d057      	beq.n	800ba00 <tcp_slowtmr+0x180>
    if (pcb->state == LAST_ACK) {
 800b950:	2b09      	cmp	r3, #9
 800b952:	d15a      	bne.n	800ba0a <tcp_slowtmr+0x18a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b954:	682b      	ldr	r3, [r5, #0]
 800b956:	6a22      	ldr	r2, [r4, #32]
 800b958:	1a9b      	subs	r3, r3, r2
 800b95a:	2bf0      	cmp	r3, #240	; 0xf0
 800b95c:	d955      	bls.n	800ba0a <tcp_slowtmr+0x18a>
      tcp_pcb_purge(pcb);
 800b95e:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800b960:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 800b964:	f7ff ff3a 	bl	800b7dc <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800b968:	4b72      	ldr	r3, [pc, #456]	; (800bb34 <tcp_slowtmr+0x2b4>)
 800b96a:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 800b96c:	f1b9 0f00 	cmp.w	r9, #0
 800b970:	f000 817e 	beq.w	800bc70 <tcp_slowtmr+0x3f0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800b974:	42a3      	cmp	r3, r4
 800b976:	f000 81da 	beq.w	800bd2e <tcp_slowtmr+0x4ae>
        prev->next = pcb->next;
 800b97a:	68e3      	ldr	r3, [r4, #12]
 800b97c:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 800b980:	f1ba 0f00 	cmp.w	sl, #0
 800b984:	f040 8147 	bne.w	800bc16 <tcp_slowtmr+0x396>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b988:	7d23      	ldrb	r3, [r4, #20]
 800b98a:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800b98c:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800b990:	f000 8153 	beq.w	800bc3a <tcp_slowtmr+0x3ba>
  memp_free(MEMP_TCP_PCB, pcb);
 800b994:	4621      	mov	r1, r4
 800b996:	2001      	movs	r0, #1
 800b998:	f7fe fd26 	bl	800a3e8 <memp_free>
      tcp_active_pcbs_changed = 0;
 800b99c:	4c68      	ldr	r4, [pc, #416]	; (800bb40 <tcp_slowtmr+0x2c0>)
 800b99e:	2300      	movs	r3, #0
 800b9a0:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800b9a2:	b13e      	cbz	r6, 800b9b4 <tcp_slowtmr+0x134>
 800b9a4:	f06f 010c 	mvn.w	r1, #12
 800b9a8:	4650      	mov	r0, sl
 800b9aa:	47b0      	blx	r6
      if (tcp_active_pcbs_changed) {
 800b9ac:	7823      	ldrb	r3, [r4, #0]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	f47f af75 	bne.w	800b89e <tcp_slowtmr+0x1e>
      pcb = pcb->next;
 800b9b4:	4644      	mov	r4, r8
  while (pcb != NULL) {
 800b9b6:	2c00      	cmp	r4, #0
 800b9b8:	f47f af78 	bne.w	800b8ac <tcp_slowtmr+0x2c>
  pcb = tcp_tw_pcbs;
 800b9bc:	f8df 919c 	ldr.w	r9, [pc, #412]	; 800bb5c <tcp_slowtmr+0x2dc>
 800b9c0:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 800b9c4:	b1cc      	cbz	r4, 800b9fa <tcp_slowtmr+0x17a>
  prev = NULL;
 800b9c6:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800b9c8:	f8df 8164 	ldr.w	r8, [pc, #356]	; 800bb30 <tcp_slowtmr+0x2b0>
 800b9cc:	f8df a190 	ldr.w	sl, [pc, #400]	; 800bb60 <tcp_slowtmr+0x2e0>
 800b9d0:	4f5c      	ldr	r7, [pc, #368]	; (800bb44 <tcp_slowtmr+0x2c4>)
 800b9d2:	7d23      	ldrb	r3, [r4, #20]
 800b9d4:	2b0a      	cmp	r3, #10
 800b9d6:	d006      	beq.n	800b9e6 <tcp_slowtmr+0x166>
 800b9d8:	4643      	mov	r3, r8
 800b9da:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800b9de:	4651      	mov	r1, sl
 800b9e0:	4638      	mov	r0, r7
 800b9e2:	f005 fc79 	bl	80112d8 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b9e6:	682b      	ldr	r3, [r5, #0]
 800b9e8:	6a22      	ldr	r2, [r4, #32]
 800b9ea:	1a9b      	subs	r3, r3, r2
 800b9ec:	2bf0      	cmp	r3, #240	; 0xf0
 800b9ee:	f200 80d4 	bhi.w	800bb9a <tcp_slowtmr+0x31a>
      pcb = pcb->next;
 800b9f2:	4626      	mov	r6, r4
 800b9f4:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800b9f6:	2c00      	cmp	r4, #0
 800b9f8:	d1eb      	bne.n	800b9d2 <tcp_slowtmr+0x152>
}
 800b9fa:	b007      	add	sp, #28
 800b9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ba00:	682b      	ldr	r3, [r5, #0]
 800ba02:	6a22      	ldr	r2, [r4, #32]
 800ba04:	1a9b      	subs	r3, r3, r2
 800ba06:	2b28      	cmp	r3, #40	; 0x28
 800ba08:	d8a9      	bhi.n	800b95e <tcp_slowtmr+0xde>
    if (pcb_remove) {
 800ba0a:	f1b8 0f00 	cmp.w	r8, #0
 800ba0e:	d1a6      	bne.n	800b95e <tcp_slowtmr+0xde>
      ++prev->polltmr;
 800ba10:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800ba12:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 800ba14:	3301      	adds	r3, #1
      pcb = pcb->next;
 800ba16:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 800ba18:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800ba1a:	429a      	cmp	r2, r3
      ++prev->polltmr;
 800ba1c:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800ba1e:	d815      	bhi.n	800ba4c <tcp_slowtmr+0x1cc>
        tcp_active_pcbs_changed = 0;
 800ba20:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800bb40 <tcp_slowtmr+0x2c0>
        TCP_EVENT_POLL(prev, err);
 800ba24:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 800ba28:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 800ba2c:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f000 80ce 	beq.w	800bbd2 <tcp_slowtmr+0x352>
 800ba36:	4621      	mov	r1, r4
 800ba38:	6920      	ldr	r0, [r4, #16]
 800ba3a:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800ba3c:	f899 3000 	ldrb.w	r3, [r9]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	f47f af2c 	bne.w	800b89e <tcp_slowtmr+0x1e>
        if (err == ERR_OK) {
 800ba46:	2800      	cmp	r0, #0
 800ba48:	f000 80c3 	beq.w	800bbd2 <tcp_slowtmr+0x352>
 800ba4c:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800ba4e:	4634      	mov	r4, r6
  while (pcb != NULL) {
 800ba50:	2c00      	cmp	r4, #0
 800ba52:	f47f af2b 	bne.w	800b8ac <tcp_slowtmr+0x2c>
 800ba56:	e7b1      	b.n	800b9bc <tcp_slowtmr+0x13c>
      if (pcb->flags & TF_RXCLOSED) {
 800ba58:	8b63      	ldrh	r3, [r4, #26]
 800ba5a:	06db      	lsls	r3, r3, #27
 800ba5c:	d508      	bpl.n	800ba70 <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ba5e:	682b      	ldr	r3, [r5, #0]
 800ba60:	6a22      	ldr	r2, [r4, #32]
 800ba62:	1a9b      	subs	r3, r3, r2
 800ba64:	2b28      	cmp	r3, #40	; 0x28
 800ba66:	d903      	bls.n	800ba70 <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 800ba68:	f108 0801 	add.w	r8, r8, #1
 800ba6c:	fa5f f888 	uxtb.w	r8, r8
    pcb_reset = 0;
 800ba70:	f04f 0a00 	mov.w	sl, #0
 800ba74:	e75c      	b.n	800b930 <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 800ba76:	f894 8099 	ldrb.w	r8, [r4, #153]	; 0x99
 800ba7a:	f1b8 0f00 	cmp.w	r8, #0
 800ba7e:	d071      	beq.n	800bb64 <tcp_slowtmr+0x2e4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800ba80:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800ba82:	b133      	cbz	r3, 800ba92 <tcp_slowtmr+0x212>
 800ba84:	463b      	mov	r3, r7
 800ba86:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800ba8a:	492f      	ldr	r1, [pc, #188]	; (800bb48 <tcp_slowtmr+0x2c8>)
 800ba8c:	482d      	ldr	r0, [pc, #180]	; (800bb44 <tcp_slowtmr+0x2c4>)
 800ba8e:	f005 fc23 	bl	80112d8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800ba92:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	f000 816c 	beq.w	800bd72 <tcp_slowtmr+0x4f2>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800ba9a:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800ba9e:	2b0b      	cmp	r3, #11
 800baa0:	f240 80d2 	bls.w	800bc48 <tcp_slowtmr+0x3c8>
    if (pcb->state == FIN_WAIT_2) {
 800baa4:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 800baa6:	f04f 0801 	mov.w	r8, #1
 800baaa:	e71b      	b.n	800b8e4 <tcp_slowtmr+0x64>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800baac:	463b      	mov	r3, r7
 800baae:	f240 42be 	movw	r2, #1214	; 0x4be
 800bab2:	4926      	ldr	r1, [pc, #152]	; (800bb4c <tcp_slowtmr+0x2cc>)
 800bab4:	4823      	ldr	r0, [pc, #140]	; (800bb44 <tcp_slowtmr+0x2c4>)
 800bab6:	f005 fc0f 	bl	80112d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800baba:	7d23      	ldrb	r3, [r4, #20]
 800babc:	2b01      	cmp	r3, #1
 800babe:	f47f aefc 	bne.w	800b8ba <tcp_slowtmr+0x3a>
 800bac2:	463b      	mov	r3, r7
 800bac4:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800bac8:	4921      	ldr	r1, [pc, #132]	; (800bb50 <tcp_slowtmr+0x2d0>)
 800baca:	481e      	ldr	r0, [pc, #120]	; (800bb44 <tcp_slowtmr+0x2c4>)
 800bacc:	f005 fc04 	bl	80112d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800bad0:	7d23      	ldrb	r3, [r4, #20]
 800bad2:	2b0a      	cmp	r3, #10
 800bad4:	f47f aef4 	bne.w	800b8c0 <tcp_slowtmr+0x40>
 800bad8:	463b      	mov	r3, r7
 800bada:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800bade:	491d      	ldr	r1, [pc, #116]	; (800bb54 <tcp_slowtmr+0x2d4>)
 800bae0:	4818      	ldr	r0, [pc, #96]	; (800bb44 <tcp_slowtmr+0x2c4>)
 800bae2:	f005 fbf9 	bl	80112d8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800bae6:	f89b 2000 	ldrb.w	r2, [fp]
 800baea:	7fa3      	ldrb	r3, [r4, #30]
 800baec:	4293      	cmp	r3, r2
 800baee:	f47f aeed 	bne.w	800b8cc <tcp_slowtmr+0x4c>
      continue;
 800baf2:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800baf4:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800baf6:	2c00      	cmp	r4, #0
 800baf8:	f47f aed8 	bne.w	800b8ac <tcp_slowtmr+0x2c>
 800bafc:	e75e      	b.n	800b9bc <tcp_slowtmr+0x13c>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800bafe:	2a05      	cmp	r2, #5
 800bb00:	d9b9      	bls.n	800ba76 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 800bb02:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 800bb06:	f04f 0801 	mov.w	r8, #1
 800bb0a:	e711      	b.n	800b930 <tcp_slowtmr+0xb0>
 800bb0c:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 800bb0e:	4634      	mov	r4, r6
    struct tcp_seg *next = seg->next;
 800bb10:	6836      	ldr	r6, [r6, #0]
    if (seg->p != NULL) {
 800bb12:	6860      	ldr	r0, [r4, #4]
 800bb14:	b108      	cbz	r0, 800bb1a <tcp_slowtmr+0x29a>
      pbuf_free(seg->p);
 800bb16:	f7ff f82d 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800bb1a:	4621      	mov	r1, r4
 800bb1c:	2003      	movs	r0, #3
 800bb1e:	f7fe fc63 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800bb22:	2e00      	cmp	r6, #0
 800bb24:	d1f3      	bne.n	800bb0e <tcp_slowtmr+0x28e>
    pcb->ooseq = NULL;
 800bb26:	9c05      	ldr	r4, [sp, #20]
 800bb28:	6766      	str	r6, [r4, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800bb2a:	e70e      	b.n	800b94a <tcp_slowtmr+0xca>
 800bb2c:	24010664 	.word	0x24010664
 800bb30:	080137bc 	.word	0x080137bc
 800bb34:	24010654 	.word	0x24010654
 800bb38:	000a4cb8 	.word	0x000a4cb8
 800bb3c:	10624dd3 	.word	0x10624dd3
 800bb40:	24010658 	.word	0x24010658
 800bb44:	08012578 	.word	0x08012578
 800bb48:	08013b0c 	.word	0x08013b0c
 800bb4c:	08013a84 	.word	0x08013a84
 800bb50:	08013ab0 	.word	0x08013ab0
 800bb54:	08013adc 	.word	0x08013adc
 800bb58:	24010669 	.word	0x24010669
 800bb5c:	2401066c 	.word	0x2401066c
 800bb60:	08013bd0 	.word	0x08013bd0
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800bb64:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 800bb68:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 800bb6c:	b291      	uxth	r1, r2
 800bb6e:	4281      	cmp	r1, r0
 800bb70:	d802      	bhi.n	800bb78 <tcp_slowtmr+0x2f8>
          ++pcb->rtime;
 800bb72:	3101      	adds	r1, #1
 800bb74:	b20a      	sxth	r2, r1
 800bb76:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 800bb78:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 800bb7c:	4291      	cmp	r1, r2
 800bb7e:	f73f aeb1 	bgt.w	800b8e4 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800bb82:	4620      	mov	r0, r4
 800bb84:	f003 f81c 	bl	800ebc0 <tcp_rexmit_rto_prepare>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	f000 809e 	beq.w	800bcca <tcp_slowtmr+0x44a>
 800bb8e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	f000 8096 	beq.w	800bcc2 <tcp_slowtmr+0x442>
    if (pcb->state == FIN_WAIT_2) {
 800bb96:	7d23      	ldrb	r3, [r4, #20]
 800bb98:	e6a4      	b.n	800b8e4 <tcp_slowtmr+0x64>
      tcp_pcb_purge(pcb);
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	f7ff fe1e 	bl	800b7dc <tcp_pcb_purge>
      if (prev != NULL) {
 800bba0:	2e00      	cmp	r6, #0
 800bba2:	f000 80cc 	beq.w	800bd3e <tcp_slowtmr+0x4be>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800bba6:	f8d9 3000 	ldr.w	r3, [r9]
 800bbaa:	42a3      	cmp	r3, r4
 800bbac:	f000 80e9 	beq.w	800bd82 <tcp_slowtmr+0x502>
        prev->next = pcb->next;
 800bbb0:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 800bbb4:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bbb8:	7d23      	ldrb	r3, [r4, #20]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	f000 80d2 	beq.w	800bd64 <tcp_slowtmr+0x4e4>
  memp_free(MEMP_TCP_PCB, pcb);
 800bbc0:	4621      	mov	r1, r4
      pcb = pcb->next;
 800bbc2:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 800bbc4:	2001      	movs	r0, #1
 800bbc6:	f7fe fc0f 	bl	800a3e8 <memp_free>
  while (pcb != NULL) {
 800bbca:	2c00      	cmp	r4, #0
 800bbcc:	f47f af01 	bne.w	800b9d2 <tcp_slowtmr+0x152>
 800bbd0:	e713      	b.n	800b9fa <tcp_slowtmr+0x17a>
          tcp_output(prev);
 800bbd2:	4620      	mov	r0, r4
 800bbd4:	46a1      	mov	r9, r4
      pcb = pcb->next;
 800bbd6:	4634      	mov	r4, r6
          tcp_output(prev);
 800bbd8:	f003 f930 	bl	800ee3c <tcp_output>
  while (pcb != NULL) {
 800bbdc:	2c00      	cmp	r4, #0
 800bbde:	f47f ae65 	bne.w	800b8ac <tcp_slowtmr+0x2c>
 800bbe2:	e6eb      	b.n	800b9bc <tcp_slowtmr+0x13c>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800bbe4:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 800bbe8:	486e      	ldr	r0, [pc, #440]	; (800bda4 <tcp_slowtmr+0x524>)
 800bbea:	fb00 1103 	mla	r1, r0, r3, r1
                 / TCP_SLOW_INTERVAL) {
 800bbee:	4b6e      	ldr	r3, [pc, #440]	; (800bda8 <tcp_slowtmr+0x528>)
 800bbf0:	fba3 3101 	umull	r3, r1, r3, r1
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800bbf4:	ebb2 1f51 	cmp.w	r2, r1, lsr #5
 800bbf8:	f67f af3a 	bls.w	800ba70 <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	f003 fb4b 	bl	800f298 <tcp_keepalive>
        if (err == ERR_OK) {
 800bc02:	2800      	cmp	r0, #0
 800bc04:	f47f af34 	bne.w	800ba70 <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 800bc08:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 800bc0c:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 800bc0e:	3301      	adds	r3, #1
 800bc10:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 800bc14:	e68c      	b.n	800b930 <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800bc16:	8b23      	ldrh	r3, [r4, #24]
 800bc18:	4620      	mov	r0, r4
 800bc1a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800bc1c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800bc1e:	9302      	str	r3, [sp, #8]
 800bc20:	8ae3      	ldrh	r3, [r4, #22]
 800bc22:	9301      	str	r3, [sp, #4]
 800bc24:	1d23      	adds	r3, r4, #4
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	4623      	mov	r3, r4
 800bc2a:	f003 f88d 	bl	800ed48 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bc2e:	7d23      	ldrb	r3, [r4, #20]
 800bc30:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 800bc32:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bc36:	f47f aead 	bne.w	800b994 <tcp_slowtmr+0x114>
 800bc3a:	463b      	mov	r3, r7
 800bc3c:	22d4      	movs	r2, #212	; 0xd4
 800bc3e:	495b      	ldr	r1, [pc, #364]	; (800bdac <tcp_slowtmr+0x52c>)
 800bc40:	485b      	ldr	r0, [pc, #364]	; (800bdb0 <tcp_slowtmr+0x530>)
 800bc42:	f005 fb49 	bl	80112d8 <iprintf>
 800bc46:	e6a5      	b.n	800b994 <tcp_slowtmr+0x114>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800bc48:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 800bc4c:	4a59      	ldr	r2, [pc, #356]	; (800bdb4 <tcp_slowtmr+0x534>)
 800bc4e:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 800bc50:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800bc54:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	d216      	bcs.n	800bc8a <tcp_slowtmr+0x40a>
            pcb->persist_cnt++;
 800bc5c:	3301      	adds	r3, #1
 800bc5e:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 800bc60:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 800bc62:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800bc66:	d210      	bcs.n	800bc8a <tcp_slowtmr+0x40a>
    if (pcb->state == FIN_WAIT_2) {
 800bc68:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 800bc6a:	f04f 0800 	mov.w	r8, #0
 800bc6e:	e639      	b.n	800b8e4 <tcp_slowtmr+0x64>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800bc70:	42a3      	cmp	r3, r4
 800bc72:	d006      	beq.n	800bc82 <tcp_slowtmr+0x402>
 800bc74:	463b      	mov	r3, r7
 800bc76:	f240 5271 	movw	r2, #1393	; 0x571
 800bc7a:	494f      	ldr	r1, [pc, #316]	; (800bdb8 <tcp_slowtmr+0x538>)
 800bc7c:	484c      	ldr	r0, [pc, #304]	; (800bdb0 <tcp_slowtmr+0x530>)
 800bc7e:	f005 fb2b 	bl	80112d8 <iprintf>
        tcp_active_pcbs = pcb->next;
 800bc82:	68e3      	ldr	r3, [r4, #12]
 800bc84:	4a4d      	ldr	r2, [pc, #308]	; (800bdbc <tcp_slowtmr+0x53c>)
 800bc86:	6013      	str	r3, [r2, #0]
 800bc88:	e67a      	b.n	800b980 <tcp_slowtmr+0x100>
            if (pcb->snd_wnd == 0) {
 800bc8a:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
 800bc8e:	b936      	cbnz	r6, 800bc9e <tcp_slowtmr+0x41e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800bc90:	4620      	mov	r0, r4
 800bc92:	f003 fb27 	bl	800f2e4 <tcp_zero_window_probe>
 800bc96:	b140      	cbz	r0, 800bcaa <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 800bc98:	46b0      	mov	r8, r6
    if (pcb->state == FIN_WAIT_2) {
 800bc9a:	7d23      	ldrb	r3, [r4, #20]
 800bc9c:	e622      	b.n	800b8e4 <tcp_slowtmr+0x64>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800bc9e:	4631      	mov	r1, r6
 800bca0:	4620      	mov	r0, r4
 800bca2:	f002 fdd9 	bl	800e858 <tcp_split_unsent_seg>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	d073      	beq.n	800bd92 <tcp_slowtmr+0x512>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800bcaa:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 800bcae:	f04f 0800 	mov.w	r8, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800bcb2:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 800bcb4:	f884 8098 	strb.w	r8, [r4, #152]	; 0x98
                pcb->persist_backoff++;
 800bcb8:	bf9c      	itt	ls
 800bcba:	3301      	addls	r3, #1
 800bcbc:	f884 3099 	strbls.w	r3, [r4, #153]	; 0x99
 800bcc0:	e769      	b.n	800bb96 <tcp_slowtmr+0x316>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800bcc2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f43f af66 	beq.w	800bb96 <tcp_slowtmr+0x316>
            if (pcb->state != SYN_SENT) {
 800bcca:	7d23      	ldrb	r3, [r4, #20]
 800bccc:	2b02      	cmp	r3, #2
 800bcce:	d014      	beq.n	800bcfa <tcp_slowtmr+0x47a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800bcd0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800bcd4:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 800bcd8:	2a0c      	cmp	r2, #12
 800bcda:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 800bcde:	bf28      	it	cs
 800bce0:	220c      	movcs	r2, #12
 800bce2:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800bce6:	4936      	ldr	r1, [pc, #216]	; (800bdc0 <tcp_slowtmr+0x540>)
 800bce8:	5c8a      	ldrb	r2, [r1, r2]
 800bcea:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800bcec:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	bfa8      	it	ge
 800bcf4:	4613      	movge	r3, r2
 800bcf6:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800bcfa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            tcp_rexmit_rto_commit(pcb);
 800bcfc:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800bcfe:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
            pcb->cwnd = pcb->mss;
 800bd02:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800bd06:	005b      	lsls	r3, r3, #1
 800bd08:	b29a      	uxth	r2, r3
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800bd0a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            pcb->ssthresh = eff_wnd >> 1;
 800bd0e:	428b      	cmp	r3, r1
 800bd10:	bf28      	it	cs
 800bd12:	460b      	movcs	r3, r1
 800bd14:	085b      	lsrs	r3, r3, #1
 800bd16:	4293      	cmp	r3, r2
 800bd18:	bf38      	it	cc
 800bd1a:	4613      	movcc	r3, r2
 800bd1c:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            pcb->rtime = 0;
 800bd20:	2300      	movs	r3, #0
 800bd22:	8623      	strh	r3, [r4, #48]	; 0x30
            pcb->bytes_acked = 0;
 800bd24:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 800bd28:	f003 fa6a 	bl	800f200 <tcp_rexmit_rto_commit>
 800bd2c:	e733      	b.n	800bb96 <tcp_slowtmr+0x316>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800bd2e:	463b      	mov	r3, r7
 800bd30:	f240 526d 	movw	r2, #1389	; 0x56d
 800bd34:	4923      	ldr	r1, [pc, #140]	; (800bdc4 <tcp_slowtmr+0x544>)
 800bd36:	481e      	ldr	r0, [pc, #120]	; (800bdb0 <tcp_slowtmr+0x530>)
 800bd38:	f005 face 	bl	80112d8 <iprintf>
 800bd3c:	e61d      	b.n	800b97a <tcp_slowtmr+0xfa>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800bd3e:	f8d9 3000 	ldr.w	r3, [r9]
 800bd42:	42a3      	cmp	r3, r4
 800bd44:	d006      	beq.n	800bd54 <tcp_slowtmr+0x4d4>
 800bd46:	4643      	mov	r3, r8
 800bd48:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800bd4c:	491e      	ldr	r1, [pc, #120]	; (800bdc8 <tcp_slowtmr+0x548>)
 800bd4e:	4638      	mov	r0, r7
 800bd50:	f005 fac2 	bl	80112d8 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bd54:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 800bd56:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bd5a:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 800bd5c:	f8c9 b000 	str.w	fp, [r9]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bd60:	f47f af2e 	bne.w	800bbc0 <tcp_slowtmr+0x340>
 800bd64:	4643      	mov	r3, r8
 800bd66:	22d4      	movs	r2, #212	; 0xd4
 800bd68:	4910      	ldr	r1, [pc, #64]	; (800bdac <tcp_slowtmr+0x52c>)
 800bd6a:	4638      	mov	r0, r7
 800bd6c:	f005 fab4 	bl	80112d8 <iprintf>
 800bd70:	e726      	b.n	800bbc0 <tcp_slowtmr+0x340>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800bd72:	463b      	mov	r3, r7
 800bd74:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800bd78:	4914      	ldr	r1, [pc, #80]	; (800bdcc <tcp_slowtmr+0x54c>)
 800bd7a:	480d      	ldr	r0, [pc, #52]	; (800bdb0 <tcp_slowtmr+0x530>)
 800bd7c:	f005 faac 	bl	80112d8 <iprintf>
 800bd80:	e68b      	b.n	800ba9a <tcp_slowtmr+0x21a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800bd82:	4643      	mov	r3, r8
 800bd84:	f240 52af 	movw	r2, #1455	; 0x5af
 800bd88:	4911      	ldr	r1, [pc, #68]	; (800bdd0 <tcp_slowtmr+0x550>)
 800bd8a:	4638      	mov	r0, r7
 800bd8c:	f005 faa4 	bl	80112d8 <iprintf>
 800bd90:	e70e      	b.n	800bbb0 <tcp_slowtmr+0x330>
                if (tcp_output(pcb) == ERR_OK) {
 800bd92:	4620      	mov	r0, r4
 800bd94:	f003 f852 	bl	800ee3c <tcp_output>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	d186      	bne.n	800bcaa <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 800bd9c:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 800bd9e:	7d23      	ldrb	r3, [r4, #20]
 800bda0:	e5a0      	b.n	800b8e4 <tcp_slowtmr+0x64>
 800bda2:	bf00      	nop
 800bda4:	000124f8 	.word	0x000124f8
 800bda8:	10624dd3 	.word	0x10624dd3
 800bdac:	080137f8 	.word	0x080137f8
 800bdb0:	08012578 	.word	0x08012578
 800bdb4:	08013e94 	.word	0x08013e94
 800bdb8:	08013ba4 	.word	0x08013ba4
 800bdbc:	24010654 	.word	0x24010654
 800bdc0:	08013e74 	.word	0x08013e74
 800bdc4:	08013b78 	.word	0x08013b78
 800bdc8:	08013c28 	.word	0x08013c28
 800bdcc:	08013b40 	.word	0x08013b40
 800bdd0:	08013c00 	.word	0x08013c00

0800bdd4 <tcp_pcb_remove>:
{
 800bdd4:	b538      	push	{r3, r4, r5, lr}
 800bdd6:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800bdd8:	460c      	mov	r4, r1
 800bdda:	2900      	cmp	r1, #0
 800bddc:	d04a      	beq.n	800be74 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800bdde:	2d00      	cmp	r5, #0
 800bde0:	d051      	beq.n	800be86 <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 800bde2:	682b      	ldr	r3, [r5, #0]
 800bde4:	42a3      	cmp	r3, r4
 800bde6:	d032      	beq.n	800be4e <tcp_pcb_remove+0x7a>
 800bde8:	b12b      	cbz	r3, 800bdf6 <tcp_pcb_remove+0x22>
 800bdea:	68da      	ldr	r2, [r3, #12]
 800bdec:	42a2      	cmp	r2, r4
 800bdee:	d03e      	beq.n	800be6e <tcp_pcb_remove+0x9a>
 800bdf0:	4613      	mov	r3, r2
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d1f9      	bne.n	800bdea <tcp_pcb_remove+0x16>
 800bdf6:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 800bdf8:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800bdfa:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800bdfc:	f7ff fcee 	bl	800b7dc <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 800be00:	7d23      	ldrb	r3, [r4, #20]
 800be02:	2b0a      	cmp	r3, #10
 800be04:	d02d      	beq.n	800be62 <tcp_pcb_remove+0x8e>
 800be06:	2b01      	cmp	r3, #1
 800be08:	d01d      	beq.n	800be46 <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 800be0a:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 800be0c:	07da      	lsls	r2, r3, #31
 800be0e:	d421      	bmi.n	800be54 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800be10:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800be12:	b133      	cbz	r3, 800be22 <tcp_pcb_remove+0x4e>
 800be14:	4b20      	ldr	r3, [pc, #128]	; (800be98 <tcp_pcb_remove+0xc4>)
 800be16:	f640 0293 	movw	r2, #2195	; 0x893
 800be1a:	4920      	ldr	r1, [pc, #128]	; (800be9c <tcp_pcb_remove+0xc8>)
 800be1c:	4820      	ldr	r0, [pc, #128]	; (800bea0 <tcp_pcb_remove+0xcc>)
 800be1e:	f005 fa5b 	bl	80112d8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800be22:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800be24:	b133      	cbz	r3, 800be34 <tcp_pcb_remove+0x60>
 800be26:	4b1c      	ldr	r3, [pc, #112]	; (800be98 <tcp_pcb_remove+0xc4>)
 800be28:	f640 0294 	movw	r2, #2196	; 0x894
 800be2c:	491d      	ldr	r1, [pc, #116]	; (800bea4 <tcp_pcb_remove+0xd0>)
 800be2e:	481c      	ldr	r0, [pc, #112]	; (800bea0 <tcp_pcb_remove+0xcc>)
 800be30:	f005 fa52 	bl	80112d8 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800be34:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800be36:	b133      	cbz	r3, 800be46 <tcp_pcb_remove+0x72>
 800be38:	4b17      	ldr	r3, [pc, #92]	; (800be98 <tcp_pcb_remove+0xc4>)
 800be3a:	f640 0296 	movw	r2, #2198	; 0x896
 800be3e:	491a      	ldr	r1, [pc, #104]	; (800bea8 <tcp_pcb_remove+0xd4>)
 800be40:	4817      	ldr	r0, [pc, #92]	; (800bea0 <tcp_pcb_remove+0xcc>)
 800be42:	f005 fa49 	bl	80112d8 <iprintf>
  pcb->state = CLOSED;
 800be46:	2300      	movs	r3, #0
 800be48:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 800be4a:	82e3      	strh	r3, [r4, #22]
}
 800be4c:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 800be4e:	68e3      	ldr	r3, [r4, #12]
 800be50:	602b      	str	r3, [r5, #0]
 800be52:	e7d0      	b.n	800bdf6 <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 800be54:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 800be58:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800be5a:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800be5c:	f002 ffee 	bl	800ee3c <tcp_output>
  if (pcb->state != LISTEN) {
 800be60:	7d23      	ldrb	r3, [r4, #20]
 800be62:	2b01      	cmp	r3, #1
 800be64:	d0ef      	beq.n	800be46 <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800be66:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d1d3      	bne.n	800be14 <tcp_pcb_remove+0x40>
 800be6c:	e7d9      	b.n	800be22 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 800be6e:	68e2      	ldr	r2, [r4, #12]
 800be70:	60da      	str	r2, [r3, #12]
 800be72:	e7c0      	b.n	800bdf6 <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800be74:	4b08      	ldr	r3, [pc, #32]	; (800be98 <tcp_pcb_remove+0xc4>)
 800be76:	f640 0283 	movw	r2, #2179	; 0x883
 800be7a:	490c      	ldr	r1, [pc, #48]	; (800beac <tcp_pcb_remove+0xd8>)
 800be7c:	4808      	ldr	r0, [pc, #32]	; (800bea0 <tcp_pcb_remove+0xcc>)
 800be7e:	f005 fa2b 	bl	80112d8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800be82:	2d00      	cmp	r5, #0
 800be84:	d1ad      	bne.n	800bde2 <tcp_pcb_remove+0xe>
 800be86:	4b04      	ldr	r3, [pc, #16]	; (800be98 <tcp_pcb_remove+0xc4>)
 800be88:	f640 0284 	movw	r2, #2180	; 0x884
 800be8c:	4908      	ldr	r1, [pc, #32]	; (800beb0 <tcp_pcb_remove+0xdc>)
 800be8e:	4804      	ldr	r0, [pc, #16]	; (800bea0 <tcp_pcb_remove+0xcc>)
 800be90:	f005 fa22 	bl	80112d8 <iprintf>
 800be94:	e7a5      	b.n	800bde2 <tcp_pcb_remove+0xe>
 800be96:	bf00      	nop
 800be98:	080137bc 	.word	0x080137bc
 800be9c:	08013c8c 	.word	0x08013c8c
 800bea0:	08012578 	.word	0x08012578
 800bea4:	08013ca4 	.word	0x08013ca4
 800bea8:	08013cc0 	.word	0x08013cc0
 800beac:	08013c50 	.word	0x08013c50
 800beb0:	08013c6c 	.word	0x08013c6c

0800beb4 <tcp_abandon>:
{
 800beb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb8:	4605      	mov	r5, r0
 800beba:	b087      	sub	sp, #28
 800bebc:	460e      	mov	r6, r1
  LWIP_ASSERT_CORE_LOCKED();
 800bebe:	f7fb f967 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800bec2:	2d00      	cmp	r5, #0
 800bec4:	f000 80a8 	beq.w	800c018 <tcp_abandon+0x164>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800bec8:	7d2b      	ldrb	r3, [r5, #20]
 800beca:	2b01      	cmp	r3, #1
 800becc:	f000 808b 	beq.w	800bfe6 <tcp_abandon+0x132>
  if (pcb->state == TIME_WAIT) {
 800bed0:	2b0a      	cmp	r3, #10
 800bed2:	f000 8093 	beq.w	800bffc <tcp_abandon+0x148>
    seqno = pcb->snd_nxt;
 800bed6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 800bed8:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 800bedc:	f8d5 8090 	ldr.w	r8, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 800bee0:	f8d5 9010 	ldr.w	r9, [r5, #16]
    seqno = pcb->snd_nxt;
 800bee4:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 800bee6:	b96b      	cbnz	r3, 800bf04 <tcp_abandon+0x50>
      if (pcb->local_port != 0) {
 800bee8:	8aef      	ldrh	r7, [r5, #22]
 800beea:	2f00      	cmp	r7, #0
 800beec:	d052      	beq.n	800bf94 <tcp_abandon+0xe0>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800beee:	4a53      	ldr	r2, [pc, #332]	; (800c03c <tcp_abandon+0x188>)
 800bef0:	6813      	ldr	r3, [r2, #0]
 800bef2:	42ab      	cmp	r3, r5
 800bef4:	d074      	beq.n	800bfe0 <tcp_abandon+0x12c>
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d050      	beq.n	800bf9c <tcp_abandon+0xe8>
 800befa:	68da      	ldr	r2, [r3, #12]
 800befc:	42aa      	cmp	r2, r5
 800befe:	d04b      	beq.n	800bf98 <tcp_abandon+0xe4>
 800bf00:	4613      	mov	r3, r2
 800bf02:	e7f8      	b.n	800bef6 <tcp_abandon+0x42>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800bf04:	4629      	mov	r1, r5
 800bf06:	484e      	ldr	r0, [pc, #312]	; (800c040 <tcp_abandon+0x18c>)
      local_port = pcb->local_port;
 800bf08:	8aef      	ldrh	r7, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800bf0a:	f7ff ff63 	bl	800bdd4 <tcp_pcb_remove>
 800bf0e:	4b4d      	ldr	r3, [pc, #308]	; (800c044 <tcp_abandon+0x190>)
 800bf10:	2201      	movs	r2, #1
 800bf12:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800bf14:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 800bf16:	b164      	cbz	r4, 800bf32 <tcp_abandon+0x7e>
      pbuf_free(seg->p);
 800bf18:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800bf1a:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800bf1c:	f8da 0004 	ldr.w	r0, [sl, #4]
 800bf20:	b108      	cbz	r0, 800bf26 <tcp_abandon+0x72>
      pbuf_free(seg->p);
 800bf22:	f7fe fe27 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800bf26:	4651      	mov	r1, sl
 800bf28:	2003      	movs	r0, #3
 800bf2a:	f7fe fa5d 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800bf2e:	2c00      	cmp	r4, #0
 800bf30:	d1f2      	bne.n	800bf18 <tcp_abandon+0x64>
    if (pcb->unsent != NULL) {
 800bf32:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 800bf34:	b164      	cbz	r4, 800bf50 <tcp_abandon+0x9c>
      pbuf_free(seg->p);
 800bf36:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800bf38:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800bf3a:	f8da 0004 	ldr.w	r0, [sl, #4]
 800bf3e:	b108      	cbz	r0, 800bf44 <tcp_abandon+0x90>
      pbuf_free(seg->p);
 800bf40:	f7fe fe18 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800bf44:	4651      	mov	r1, sl
 800bf46:	2003      	movs	r0, #3
 800bf48:	f7fe fa4e 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800bf4c:	2c00      	cmp	r4, #0
 800bf4e:	d1f2      	bne.n	800bf36 <tcp_abandon+0x82>
    if (pcb->ooseq != NULL) {
 800bf50:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 800bf52:	b164      	cbz	r4, 800bf6e <tcp_abandon+0xba>
      pbuf_free(seg->p);
 800bf54:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 800bf56:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800bf58:	f8da 0004 	ldr.w	r0, [sl, #4]
 800bf5c:	b108      	cbz	r0, 800bf62 <tcp_abandon+0xae>
      pbuf_free(seg->p);
 800bf5e:	f7fe fe09 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800bf62:	4651      	mov	r1, sl
 800bf64:	2003      	movs	r0, #3
 800bf66:	f7fe fa3f 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800bf6a:	2c00      	cmp	r4, #0
 800bf6c:	d1f2      	bne.n	800bf54 <tcp_abandon+0xa0>
    if (send_rst) {
 800bf6e:	b9ce      	cbnz	r6, 800bfa4 <tcp_abandon+0xf0>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bf70:	7d2b      	ldrb	r3, [r5, #20]
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d024      	beq.n	800bfc0 <tcp_abandon+0x10c>
  memp_free(MEMP_TCP_PCB, pcb);
 800bf76:	4629      	mov	r1, r5
 800bf78:	2001      	movs	r0, #1
 800bf7a:	f7fe fa35 	bl	800a3e8 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800bf7e:	f1b8 0f00 	cmp.w	r8, #0
 800bf82:	d02a      	beq.n	800bfda <tcp_abandon+0x126>
 800bf84:	f06f 010c 	mvn.w	r1, #12
 800bf88:	4648      	mov	r0, r9
 800bf8a:	4643      	mov	r3, r8
}
 800bf8c:	b007      	add	sp, #28
 800bf8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800bf92:	4718      	bx	r3
    int send_rst = 0;
 800bf94:	461e      	mov	r6, r3
 800bf96:	e7bd      	b.n	800bf14 <tcp_abandon+0x60>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800bf98:	68ea      	ldr	r2, [r5, #12]
 800bf9a:	60da      	str	r2, [r3, #12]
 800bf9c:	2700      	movs	r7, #0
    int send_rst = 0;
 800bf9e:	463e      	mov	r6, r7
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800bfa0:	60ef      	str	r7, [r5, #12]
 800bfa2:	e7b7      	b.n	800bf14 <tcp_abandon+0x60>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800bfa4:	9701      	str	r7, [sp, #4]
 800bfa6:	465a      	mov	r2, fp
 800bfa8:	8b2b      	ldrh	r3, [r5, #24]
 800bfaa:	4628      	mov	r0, r5
 800bfac:	9905      	ldr	r1, [sp, #20]
 800bfae:	9302      	str	r3, [sp, #8]
 800bfb0:	1d2b      	adds	r3, r5, #4
 800bfb2:	9300      	str	r3, [sp, #0]
 800bfb4:	462b      	mov	r3, r5
 800bfb6:	f002 fec7 	bl	800ed48 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bfba:	7d2b      	ldrb	r3, [r5, #20]
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	d1da      	bne.n	800bf76 <tcp_abandon+0xc2>
 800bfc0:	4921      	ldr	r1, [pc, #132]	; (800c048 <tcp_abandon+0x194>)
 800bfc2:	22d4      	movs	r2, #212	; 0xd4
 800bfc4:	4b21      	ldr	r3, [pc, #132]	; (800c04c <tcp_abandon+0x198>)
 800bfc6:	4822      	ldr	r0, [pc, #136]	; (800c050 <tcp_abandon+0x19c>)
 800bfc8:	f005 f986 	bl	80112d8 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 800bfcc:	4629      	mov	r1, r5
 800bfce:	2001      	movs	r0, #1
 800bfd0:	f7fe fa0a 	bl	800a3e8 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800bfd4:	f1b8 0f00 	cmp.w	r8, #0
 800bfd8:	d1d4      	bne.n	800bf84 <tcp_abandon+0xd0>
}
 800bfda:	b007      	add	sp, #28
 800bfdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800bfe0:	68eb      	ldr	r3, [r5, #12]
 800bfe2:	6013      	str	r3, [r2, #0]
 800bfe4:	e7da      	b.n	800bf9c <tcp_abandon+0xe8>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800bfe6:	4b19      	ldr	r3, [pc, #100]	; (800c04c <tcp_abandon+0x198>)
 800bfe8:	f44f 7210 	mov.w	r2, #576	; 0x240
 800bfec:	4919      	ldr	r1, [pc, #100]	; (800c054 <tcp_abandon+0x1a0>)
 800bfee:	4818      	ldr	r0, [pc, #96]	; (800c050 <tcp_abandon+0x19c>)
 800bff0:	f005 f972 	bl	80112d8 <iprintf>
  if (pcb->state == TIME_WAIT) {
 800bff4:	7d2b      	ldrb	r3, [r5, #20]
 800bff6:	2b0a      	cmp	r3, #10
 800bff8:	f47f af6d 	bne.w	800bed6 <tcp_abandon+0x22>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800bffc:	4629      	mov	r1, r5
 800bffe:	4816      	ldr	r0, [pc, #88]	; (800c058 <tcp_abandon+0x1a4>)
 800c000:	f7ff fee8 	bl	800bdd4 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c004:	7d2b      	ldrb	r3, [r5, #20]
 800c006:	2b01      	cmp	r3, #1
 800c008:	d010      	beq.n	800c02c <tcp_abandon+0x178>
  memp_free(MEMP_TCP_PCB, pcb);
 800c00a:	4629      	mov	r1, r5
 800c00c:	2001      	movs	r0, #1
}
 800c00e:	b007      	add	sp, #28
 800c010:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 800c014:	f7fe b9e8 	b.w	800a3e8 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c018:	4b0c      	ldr	r3, [pc, #48]	; (800c04c <tcp_abandon+0x198>)
 800c01a:	f240 223d 	movw	r2, #573	; 0x23d
 800c01e:	490f      	ldr	r1, [pc, #60]	; (800c05c <tcp_abandon+0x1a8>)
 800c020:	480b      	ldr	r0, [pc, #44]	; (800c050 <tcp_abandon+0x19c>)
}
 800c022:	b007      	add	sp, #28
 800c024:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c028:	f005 b956 	b.w	80112d8 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c02c:	4b07      	ldr	r3, [pc, #28]	; (800c04c <tcp_abandon+0x198>)
 800c02e:	22d4      	movs	r2, #212	; 0xd4
 800c030:	4905      	ldr	r1, [pc, #20]	; (800c048 <tcp_abandon+0x194>)
 800c032:	4807      	ldr	r0, [pc, #28]	; (800c050 <tcp_abandon+0x19c>)
 800c034:	f005 f950 	bl	80112d8 <iprintf>
 800c038:	e7e7      	b.n	800c00a <tcp_abandon+0x156>
 800c03a:	bf00      	nop
 800c03c:	2401065c 	.word	0x2401065c
 800c040:	24010654 	.word	0x24010654
 800c044:	24010658 	.word	0x24010658
 800c048:	080137f8 	.word	0x080137f8
 800c04c:	080137bc 	.word	0x080137bc
 800c050:	08012578 	.word	0x08012578
 800c054:	08013cf4 	.word	0x08013cf4
 800c058:	2401066c 	.word	0x2401066c
 800c05c:	08013cd8 	.word	0x08013cd8

0800c060 <tcp_abort>:
  tcp_abandon(pcb, 1);
 800c060:	2101      	movs	r1, #1
 800c062:	f7ff bf27 	b.w	800beb4 <tcp_abandon>
 800c066:	bf00      	nop

0800c068 <tcp_accept_null>:
{
 800c068:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800c06a:	460c      	mov	r4, r1
 800c06c:	b131      	cbz	r1, 800c07c <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 800c06e:	4620      	mov	r0, r4
 800c070:	2101      	movs	r1, #1
 800c072:	f7ff ff1f 	bl	800beb4 <tcp_abandon>
}
 800c076:	f06f 000c 	mvn.w	r0, #12
 800c07a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800c07c:	4b06      	ldr	r3, [pc, #24]	; (800c098 <tcp_accept_null+0x30>)
 800c07e:	f240 320f 	movw	r2, #783	; 0x30f
 800c082:	4906      	ldr	r1, [pc, #24]	; (800c09c <tcp_accept_null+0x34>)
 800c084:	4806      	ldr	r0, [pc, #24]	; (800c0a0 <tcp_accept_null+0x38>)
 800c086:	f005 f927 	bl	80112d8 <iprintf>
  tcp_abandon(pcb, 1);
 800c08a:	4620      	mov	r0, r4
 800c08c:	2101      	movs	r1, #1
 800c08e:	f7ff ff11 	bl	800beb4 <tcp_abandon>
}
 800c092:	f06f 000c 	mvn.w	r0, #12
 800c096:	bd10      	pop	{r4, pc}
 800c098:	080137bc 	.word	0x080137bc
 800c09c:	08013d28 	.word	0x08013d28
 800c0a0:	08012578 	.word	0x08012578

0800c0a4 <tcp_netif_ip_addr_changed_pcblist>:
{
 800c0a4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c0a6:	4605      	mov	r5, r0
{
 800c0a8:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c0aa:	b178      	cbz	r0, 800c0cc <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 800c0ac:	b134      	cbz	r4, 800c0bc <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800c0ae:	6822      	ldr	r2, [r4, #0]
 800c0b0:	682b      	ldr	r3, [r5, #0]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d003      	beq.n	800c0be <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 800c0b6:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800c0b8:	2c00      	cmp	r4, #0
 800c0ba:	d1f8      	bne.n	800c0ae <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 800c0bc:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 800c0be:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	2101      	movs	r1, #1
      pcb = next;
 800c0c4:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 800c0c6:	f7ff fef5 	bl	800beb4 <tcp_abandon>
      pcb = next;
 800c0ca:	e7ef      	b.n	800c0ac <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c0cc:	4b03      	ldr	r3, [pc, #12]	; (800c0dc <tcp_netif_ip_addr_changed_pcblist+0x38>)
 800c0ce:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800c0d2:	4903      	ldr	r1, [pc, #12]	; (800c0e0 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 800c0d4:	4803      	ldr	r0, [pc, #12]	; (800c0e4 <tcp_netif_ip_addr_changed_pcblist+0x40>)
 800c0d6:	f005 f8ff 	bl	80112d8 <iprintf>
 800c0da:	e7e7      	b.n	800c0ac <tcp_netif_ip_addr_changed_pcblist+0x8>
 800c0dc:	080137bc 	.word	0x080137bc
 800c0e0:	08013d48 	.word	0x08013d48
 800c0e4:	08012578 	.word	0x08012578

0800c0e8 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c0e8:	4b0f      	ldr	r3, [pc, #60]	; (800c128 <tcp_kill_state+0x40>)
 800c0ea:	6819      	ldr	r1, [r3, #0]
 800c0ec:	b1d1      	cbz	r1, 800c124 <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c0ee:	4b0f      	ldr	r3, [pc, #60]	; (800c12c <tcp_kill_state+0x44>)
  inactivity = 0;
 800c0f0:	2200      	movs	r2, #0
{
 800c0f2:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c0f4:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 800c0f6:	4614      	mov	r4, r2
 800c0f8:	e001      	b.n	800c0fe <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c0fa:	68c9      	ldr	r1, [r1, #12]
 800c0fc:	b159      	cbz	r1, 800c116 <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 800c0fe:	7d0b      	ldrb	r3, [r1, #20]
 800c100:	4283      	cmp	r3, r0
 800c102:	d1fa      	bne.n	800c0fa <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c104:	6a0b      	ldr	r3, [r1, #32]
 800c106:	1aeb      	subs	r3, r5, r3
 800c108:	4293      	cmp	r3, r2
 800c10a:	d3f6      	bcc.n	800c0fa <tcp_kill_state+0x12>
 800c10c:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c10e:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c110:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c112:	2900      	cmp	r1, #0
 800c114:	d1f3      	bne.n	800c0fe <tcp_kill_state+0x16>
  if (inactive != NULL) {
 800c116:	b11c      	cbz	r4, 800c120 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 800c118:	4620      	mov	r0, r4
}
 800c11a:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 800c11c:	f7ff beca 	b.w	800beb4 <tcp_abandon>
}
 800c120:	bc30      	pop	{r4, r5}
 800c122:	4770      	bx	lr
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop
 800c128:	24010654 	.word	0x24010654
 800c12c:	24010664 	.word	0x24010664

0800c130 <tcp_alloc>:
{
 800c130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c132:	4605      	mov	r5, r0
  LWIP_ASSERT_CORE_LOCKED();
 800c134:	f7fb f82c 	bl	8007190 <sys_check_core_locking>
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c138:	2001      	movs	r0, #1
 800c13a:	f7fe f90f 	bl	800a35c <memp_malloc>
  if (pcb == NULL) {
 800c13e:	4603      	mov	r3, r0
 800c140:	b320      	cbz	r0, 800c18c <tcp_alloc+0x5c>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800c142:	229c      	movs	r2, #156	; 0x9c
 800c144:	2100      	movs	r1, #0
 800c146:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 800c148:	f241 64d0 	movw	r4, #5840	; 0x16d0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800c14c:	f005 f963 	bl	8011416 <memset>
    pcb->last_timer = tcp_timer_ctr;
 800c150:	4943      	ldr	r1, [pc, #268]	; (800c260 <tcp_alloc+0x130>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800c152:	4603      	mov	r3, r0
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800c154:	2206      	movs	r2, #6
    pcb->last_timer = tcp_timer_ctr;
 800c156:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 800c158:	4842      	ldr	r0, [pc, #264]	; (800c264 <tcp_alloc+0x134>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800c15a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->tmr = tcp_ticks;
 800c15e:	6800      	ldr	r0, [r0, #0]
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800c160:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->last_timer = tcp_timer_ctr;
 800c162:	7799      	strb	r1, [r3, #30]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800c164:	4a40      	ldr	r2, [pc, #256]	; (800c268 <tcp_alloc+0x138>)
    pcb->recv = tcp_recv_null;
 800c166:	4941      	ldr	r1, [pc, #260]	; (800c26c <tcp_alloc+0x13c>)
    pcb->snd_buf = TCP_SND_BUF;
 800c168:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->tmr = tcp_ticks;
 800c16c:	6218      	str	r0, [r3, #32]
    pcb->rtime = -1;
 800c16e:	4c40      	ldr	r4, [pc, #256]	; (800c270 <tcp_alloc+0x140>)
    pcb->cwnd = 1;
 800c170:	4840      	ldr	r0, [pc, #256]	; (800c274 <tcp_alloc+0x144>)
    pcb->recv = tcp_recv_null;
 800c172:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800c176:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    pcb->ttl = TCP_TTL;
 800c17a:	22ff      	movs	r2, #255	; 0xff
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800c17c:	493e      	ldr	r1, [pc, #248]	; (800c278 <tcp_alloc+0x148>)
    pcb->cwnd = 1;
 800c17e:	6498      	str	r0, [r3, #72]	; 0x48
}
 800c180:	4618      	mov	r0, r3
    pcb->prio = prio;
 800c182:	755d      	strb	r5, [r3, #21]
    pcb->rtime = -1;
 800c184:	631c      	str	r4, [r3, #48]	; 0x30
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800c186:	6299      	str	r1, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800c188:	72da      	strb	r2, [r3, #11]
}
 800c18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800c18c:	4e3b      	ldr	r6, [pc, #236]	; (800c27c <tcp_alloc+0x14c>)
 800c18e:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 800c190:	b15c      	cbz	r4, 800c1aa <tcp_alloc+0x7a>
    struct tcp_pcb *next = pcb->next;
 800c192:	4620      	mov	r0, r4
 800c194:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 800c196:	8b43      	ldrh	r3, [r0, #26]
 800c198:	0719      	lsls	r1, r3, #28
 800c19a:	d5f9      	bpl.n	800c190 <tcp_alloc+0x60>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800c19c:	f023 0308 	bic.w	r3, r3, #8
 800c1a0:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 800c1a2:	f7fe ffc3 	bl	800b12c <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 800c1a6:	2c00      	cmp	r4, #0
 800c1a8:	d1f3      	bne.n	800c192 <tcp_alloc+0x62>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1aa:	4b35      	ldr	r3, [pc, #212]	; (800c280 <tcp_alloc+0x150>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	b193      	cbz	r3, 800c1d6 <tcp_alloc+0xa6>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c1b0:	4a2c      	ldr	r2, [pc, #176]	; (800c264 <tcp_alloc+0x134>)
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	6a19      	ldr	r1, [r3, #32]
 800c1b6:	6814      	ldr	r4, [r2, #0]
 800c1b8:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1ba:	68db      	ldr	r3, [r3, #12]
 800c1bc:	b143      	cbz	r3, 800c1d0 <tcp_alloc+0xa0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c1be:	6a1a      	ldr	r2, [r3, #32]
 800c1c0:	1aa2      	subs	r2, r4, r2
 800c1c2:	428a      	cmp	r2, r1
 800c1c4:	d3f9      	bcc.n	800c1ba <tcp_alloc+0x8a>
 800c1c6:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1c8:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800c1ca:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d1f6      	bne.n	800c1be <tcp_alloc+0x8e>
  tcp_abandon(pcb, 1);
 800c1d0:	2101      	movs	r1, #1
 800c1d2:	f7ff fe6f 	bl	800beb4 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	f7fe f8c0 	bl	800a35c <memp_malloc>
    if (pcb == NULL) {
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	d1af      	bne.n	800c142 <tcp_alloc+0x12>
      tcp_kill_state(LAST_ACK);
 800c1e2:	2009      	movs	r0, #9
 800c1e4:	f7ff ff80 	bl	800c0e8 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c1e8:	2001      	movs	r0, #1
 800c1ea:	f7fe f8b7 	bl	800a35c <memp_malloc>
      if (pcb == NULL) {
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d1a6      	bne.n	800c142 <tcp_alloc+0x12>
        tcp_kill_state(CLOSING);
 800c1f4:	2008      	movs	r0, #8
 800c1f6:	f7ff ff77 	bl	800c0e8 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c1fa:	2001      	movs	r0, #1
 800c1fc:	f7fe f8ae 	bl	800a35c <memp_malloc>
        if (pcb == NULL) {
 800c200:	4603      	mov	r3, r0
 800c202:	2800      	cmp	r0, #0
 800c204:	d19d      	bne.n	800c142 <tcp_alloc+0x12>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800c206:	062a      	lsls	r2, r5, #24
 800c208:	d427      	bmi.n	800c25a <tcp_alloc+0x12a>
  if (mprio == 0) {
 800c20a:	b1ed      	cbz	r5, 800c248 <tcp_alloc+0x118>
 800c20c:	462a      	mov	r2, r5
  mprio--;
 800c20e:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c210:	6832      	ldr	r2, [r6, #0]
  mprio--;
 800c212:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c214:	b1c2      	cbz	r2, 800c248 <tcp_alloc+0x118>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800c216:	4813      	ldr	r0, [pc, #76]	; (800c264 <tcp_alloc+0x134>)
  inactivity = 0;
 800c218:	2600      	movs	r6, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800c21a:	6807      	ldr	r7, [r0, #0]
 800c21c:	e005      	b.n	800c22a <tcp_alloc+0xfa>
 800c21e:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 800c220:	1b3e      	subs	r6, r7, r4
    if ((pcb->prio < mprio) ||
 800c222:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 800c224:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c226:	68d2      	ldr	r2, [r2, #12]
 800c228:	b14a      	cbz	r2, 800c23e <tcp_alloc+0x10e>
    if ((pcb->prio < mprio) ||
 800c22a:	7d50      	ldrb	r0, [r2, #21]
 800c22c:	4288      	cmp	r0, r1
 800c22e:	d3f6      	bcc.n	800c21e <tcp_alloc+0xee>
 800c230:	d1f9      	bne.n	800c226 <tcp_alloc+0xf6>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800c232:	6a14      	ldr	r4, [r2, #32]
 800c234:	eba7 0e04 	sub.w	lr, r7, r4
 800c238:	45b6      	cmp	lr, r6
 800c23a:	d3f4      	bcc.n	800c226 <tcp_alloc+0xf6>
 800c23c:	e7f0      	b.n	800c220 <tcp_alloc+0xf0>
  if (inactive != NULL) {
 800c23e:	b11b      	cbz	r3, 800c248 <tcp_alloc+0x118>
  tcp_abandon(pcb, 1);
 800c240:	2101      	movs	r1, #1
 800c242:	4618      	mov	r0, r3
 800c244:	f7ff fe36 	bl	800beb4 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c248:	2001      	movs	r0, #1
 800c24a:	f7fe f887 	bl	800a35c <memp_malloc>
  if (pcb != NULL) {
 800c24e:	4603      	mov	r3, r0
 800c250:	2800      	cmp	r0, #0
 800c252:	f47f af76 	bne.w	800c142 <tcp_alloc+0x12>
}
 800c256:	4618      	mov	r0, r3
 800c258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800c25a:	227f      	movs	r2, #127	; 0x7f
 800c25c:	e7d7      	b.n	800c20e <tcp_alloc+0xde>
 800c25e:	bf00      	nop
 800c260:	24010669 	.word	0x24010669
 800c264:	24010664 	.word	0x24010664
 800c268:	006ddd00 	.word	0x006ddd00
 800c26c:	0800c471 	.word	0x0800c471
 800c270:	0218ffff 	.word	0x0218ffff
 800c274:	16d00001 	.word	0x16d00001
 800c278:	16d016d0 	.word	0x16d016d0
 800c27c:	24010654 	.word	0x24010654
 800c280:	2401066c 	.word	0x2401066c

0800c284 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800c284:	2040      	movs	r0, #64	; 0x40
 800c286:	f7ff bf53 	b.w	800c130 <tcp_alloc>
 800c28a:	bf00      	nop

0800c28c <tcp_close_shutdown>:
{
 800c28c:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c28e:	4604      	mov	r4, r0
{
 800c290:	b085      	sub	sp, #20
 800c292:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c294:	2800      	cmp	r0, #0
 800c296:	d06b      	beq.n	800c370 <tcp_close_shutdown+0xe4>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c298:	7d23      	ldrb	r3, [r4, #20]
 800c29a:	b11d      	cbz	r5, 800c2a4 <tcp_close_shutdown+0x18>
 800c29c:	2b04      	cmp	r3, #4
 800c29e:	d00c      	beq.n	800c2ba <tcp_close_shutdown+0x2e>
 800c2a0:	2b07      	cmp	r3, #7
 800c2a2:	d00a      	beq.n	800c2ba <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d06b      	beq.n	800c380 <tcp_close_shutdown+0xf4>
 800c2a8:	2b02      	cmp	r3, #2
 800c2aa:	d030      	beq.n	800c30e <tcp_close_shutdown+0x82>
 800c2ac:	b333      	cbz	r3, 800c2fc <tcp_close_shutdown+0x70>
      return tcp_close_shutdown_fin(pcb);
 800c2ae:	4620      	mov	r0, r4
}
 800c2b0:	b005      	add	sp, #20
 800c2b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 800c2b6:	f7fe bf39 	b.w	800b12c <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c2ba:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800c2bc:	2a00      	cmp	r2, #0
 800c2be:	d037      	beq.n	800c330 <tcp_close_shutdown+0xa4>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c2c0:	8b63      	ldrh	r3, [r4, #26]
 800c2c2:	06db      	lsls	r3, r3, #27
 800c2c4:	f140 8085 	bpl.w	800c3d2 <tcp_close_shutdown+0x146>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c2c8:	8b21      	ldrh	r1, [r4, #24]
 800c2ca:	1d20      	adds	r0, r4, #4
 800c2cc:	8ae2      	ldrh	r2, [r4, #22]
 800c2ce:	4623      	mov	r3, r4
 800c2d0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c2d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800c2d6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800c2d8:	9000      	str	r0, [sp, #0]
 800c2da:	4620      	mov	r0, r4
 800c2dc:	f002 fd34 	bl	800ed48 <tcp_rst>
      tcp_pcb_purge(pcb);
 800c2e0:	4620      	mov	r0, r4
 800c2e2:	f7ff fa7b 	bl	800b7dc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c2e6:	4a45      	ldr	r2, [pc, #276]	; (800c3fc <tcp_close_shutdown+0x170>)
 800c2e8:	6813      	ldr	r3, [r2, #0]
 800c2ea:	42a3      	cmp	r3, r4
 800c2ec:	d031      	beq.n	800c352 <tcp_close_shutdown+0xc6>
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d031      	beq.n	800c356 <tcp_close_shutdown+0xca>
 800c2f2:	68da      	ldr	r2, [r3, #12]
 800c2f4:	42a2      	cmp	r2, r4
 800c2f6:	d069      	beq.n	800c3cc <tcp_close_shutdown+0x140>
 800c2f8:	4613      	mov	r3, r2
 800c2fa:	e7f8      	b.n	800c2ee <tcp_close_shutdown+0x62>
      if (pcb->local_port != 0) {
 800c2fc:	8ae3      	ldrh	r3, [r4, #22]
 800c2fe:	b9eb      	cbnz	r3, 800c33c <tcp_close_shutdown+0xb0>
  memp_free(MEMP_TCP_PCB, pcb);
 800c300:	4621      	mov	r1, r4
 800c302:	2001      	movs	r0, #1
 800c304:	f7fe f870 	bl	800a3e8 <memp_free>
}
 800c308:	2000      	movs	r0, #0
 800c30a:	b005      	add	sp, #20
 800c30c:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c30e:	4621      	mov	r1, r4
 800c310:	483a      	ldr	r0, [pc, #232]	; (800c3fc <tcp_close_shutdown+0x170>)
 800c312:	f7ff fd5f 	bl	800bdd4 <tcp_pcb_remove>
 800c316:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c318:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c31a:	4a39      	ldr	r2, [pc, #228]	; (800c400 <tcp_close_shutdown+0x174>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c31c:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c31e:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c320:	d1ee      	bne.n	800c300 <tcp_close_shutdown+0x74>
 800c322:	4b38      	ldr	r3, [pc, #224]	; (800c404 <tcp_close_shutdown+0x178>)
 800c324:	22d4      	movs	r2, #212	; 0xd4
 800c326:	4938      	ldr	r1, [pc, #224]	; (800c408 <tcp_close_shutdown+0x17c>)
 800c328:	4838      	ldr	r0, [pc, #224]	; (800c40c <tcp_close_shutdown+0x180>)
 800c32a:	f004 ffd5 	bl	80112d8 <iprintf>
 800c32e:	e7e7      	b.n	800c300 <tcp_close_shutdown+0x74>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c330:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800c332:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800c336:	4291      	cmp	r1, r2
 800c338:	d0b4      	beq.n	800c2a4 <tcp_close_shutdown+0x18>
 800c33a:	e7c1      	b.n	800c2c0 <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c33c:	4a34      	ldr	r2, [pc, #208]	; (800c410 <tcp_close_shutdown+0x184>)
 800c33e:	6813      	ldr	r3, [r2, #0]
 800c340:	42a3      	cmp	r3, r4
 800c342:	d051      	beq.n	800c3e8 <tcp_close_shutdown+0x15c>
 800c344:	2b00      	cmp	r3, #0
 800c346:	d03e      	beq.n	800c3c6 <tcp_close_shutdown+0x13a>
 800c348:	68da      	ldr	r2, [r3, #12]
 800c34a:	42a2      	cmp	r2, r4
 800c34c:	d039      	beq.n	800c3c2 <tcp_close_shutdown+0x136>
 800c34e:	4613      	mov	r3, r2
 800c350:	e7f8      	b.n	800c344 <tcp_close_shutdown+0xb8>
      TCP_RMV_ACTIVE(pcb);
 800c352:	68e3      	ldr	r3, [r4, #12]
 800c354:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800c356:	4b2f      	ldr	r3, [pc, #188]	; (800c414 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 800c358:	2000      	movs	r0, #0
 800c35a:	4a29      	ldr	r2, [pc, #164]	; (800c400 <tcp_close_shutdown+0x174>)
 800c35c:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 800c35e:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 800c360:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 800c362:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 800c364:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 800c366:	d03c      	beq.n	800c3e2 <tcp_close_shutdown+0x156>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c368:	7d23      	ldrb	r3, [r4, #20]
 800c36a:	2b01      	cmp	r3, #1
 800c36c:	d1c8      	bne.n	800c300 <tcp_close_shutdown+0x74>
 800c36e:	e7d8      	b.n	800c322 <tcp_close_shutdown+0x96>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c370:	4b24      	ldr	r3, [pc, #144]	; (800c404 <tcp_close_shutdown+0x178>)
 800c372:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c376:	4928      	ldr	r1, [pc, #160]	; (800c418 <tcp_close_shutdown+0x18c>)
 800c378:	4824      	ldr	r0, [pc, #144]	; (800c40c <tcp_close_shutdown+0x180>)
 800c37a:	f004 ffad 	bl	80112d8 <iprintf>
 800c37e:	e78b      	b.n	800c298 <tcp_close_shutdown+0xc>
 800c380:	4926      	ldr	r1, [pc, #152]	; (800c41c <tcp_close_shutdown+0x190>)
      pcb->listener = NULL;
 800c382:	2000      	movs	r0, #0
  switch (pcb->state) {
 800c384:	4b22      	ldr	r3, [pc, #136]	; (800c410 <tcp_close_shutdown+0x184>)
 800c386:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c38a:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c38c:	b133      	cbz	r3, 800c39c <tcp_close_shutdown+0x110>
    if (pcb->listener == lpcb) {
 800c38e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800c390:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 800c392:	bf08      	it	eq
 800c394:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d1f8      	bne.n	800c38e <tcp_close_shutdown+0x102>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c39c:	42a9      	cmp	r1, r5
 800c39e:	d002      	beq.n	800c3a6 <tcp_close_shutdown+0x11a>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c3a0:	f851 3f04 	ldr.w	r3, [r1, #4]!
 800c3a4:	e7f1      	b.n	800c38a <tcp_close_shutdown+0xfe>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800c3a6:	4621      	mov	r1, r4
 800c3a8:	481d      	ldr	r0, [pc, #116]	; (800c420 <tcp_close_shutdown+0x194>)
 800c3aa:	f7ff fd13 	bl	800bdd4 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800c3ae:	7d23      	ldrb	r3, [r4, #20]
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	d01c      	beq.n	800c3ee <tcp_close_shutdown+0x162>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800c3b4:	4621      	mov	r1, r4
 800c3b6:	2002      	movs	r0, #2
 800c3b8:	f7fe f816 	bl	800a3e8 <memp_free>
}
 800c3bc:	2000      	movs	r0, #0
 800c3be:	b005      	add	sp, #20
 800c3c0:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c3c2:	68e2      	ldr	r2, [r4, #12]
 800c3c4:	60da      	str	r2, [r3, #12]
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	60e3      	str	r3, [r4, #12]
 800c3ca:	e799      	b.n	800c300 <tcp_close_shutdown+0x74>
      TCP_RMV_ACTIVE(pcb);
 800c3cc:	68e2      	ldr	r2, [r4, #12]
 800c3ce:	60da      	str	r2, [r3, #12]
 800c3d0:	e7c1      	b.n	800c356 <tcp_close_shutdown+0xca>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c3d2:	4b0c      	ldr	r3, [pc, #48]	; (800c404 <tcp_close_shutdown+0x178>)
 800c3d4:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800c3d8:	4912      	ldr	r1, [pc, #72]	; (800c424 <tcp_close_shutdown+0x198>)
 800c3da:	480c      	ldr	r0, [pc, #48]	; (800c40c <tcp_close_shutdown+0x180>)
 800c3dc:	f004 ff7c 	bl	80112d8 <iprintf>
 800c3e0:	e772      	b.n	800c2c8 <tcp_close_shutdown+0x3c>
        tcp_trigger_input_pcb_close();
 800c3e2:	f001 fd8b 	bl	800defc <tcp_trigger_input_pcb_close>
 800c3e6:	e78f      	b.n	800c308 <tcp_close_shutdown+0x7c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c3e8:	68e3      	ldr	r3, [r4, #12]
 800c3ea:	6013      	str	r3, [r2, #0]
 800c3ec:	e7eb      	b.n	800c3c6 <tcp_close_shutdown+0x13a>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800c3ee:	4b05      	ldr	r3, [pc, #20]	; (800c404 <tcp_close_shutdown+0x178>)
 800c3f0:	22df      	movs	r2, #223	; 0xdf
 800c3f2:	490d      	ldr	r1, [pc, #52]	; (800c428 <tcp_close_shutdown+0x19c>)
 800c3f4:	4805      	ldr	r0, [pc, #20]	; (800c40c <tcp_close_shutdown+0x180>)
 800c3f6:	f004 ff6f 	bl	80112d8 <iprintf>
 800c3fa:	e7db      	b.n	800c3b4 <tcp_close_shutdown+0x128>
 800c3fc:	24010654 	.word	0x24010654
 800c400:	24010658 	.word	0x24010658
 800c404:	080137bc 	.word	0x080137bc
 800c408:	080137f8 	.word	0x080137f8
 800c40c:	08012578 	.word	0x08012578
 800c410:	2401065c 	.word	0x2401065c
 800c414:	24010698 	.word	0x24010698
 800c418:	08013d7c 	.word	0x08013d7c
 800c41c:	08013e88 	.word	0x08013e88
 800c420:	24010660 	.word	0x24010660
 800c424:	08013d9c 	.word	0x08013d9c
 800c428:	08013db8 	.word	0x08013db8

0800c42c <tcp_close>:
{
 800c42c:	b510      	push	{r4, lr}
 800c42e:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800c430:	f7fa feae 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c434:	b164      	cbz	r4, 800c450 <tcp_close+0x24>
  if (pcb->state != LISTEN) {
 800c436:	7d23      	ldrb	r3, [r4, #20]
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d003      	beq.n	800c444 <tcp_close+0x18>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c43c:	8b63      	ldrh	r3, [r4, #26]
 800c43e:	f043 0310 	orr.w	r3, r3, #16
 800c442:	8363      	strh	r3, [r4, #26]
  return tcp_close_shutdown(pcb, 1);
 800c444:	4620      	mov	r0, r4
 800c446:	2101      	movs	r1, #1
}
 800c448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800c44c:	f7ff bf1e 	b.w	800c28c <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c450:	4b04      	ldr	r3, [pc, #16]	; (800c464 <tcp_close+0x38>)
 800c452:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800c456:	4904      	ldr	r1, [pc, #16]	; (800c468 <tcp_close+0x3c>)
 800c458:	4804      	ldr	r0, [pc, #16]	; (800c46c <tcp_close+0x40>)
 800c45a:	f004 ff3d 	bl	80112d8 <iprintf>
}
 800c45e:	f06f 000f 	mvn.w	r0, #15
 800c462:	bd10      	pop	{r4, pc}
 800c464:	080137bc 	.word	0x080137bc
 800c468:	08013dd4 	.word	0x08013dd4
 800c46c:	08012578 	.word	0x08012578

0800c470 <tcp_recv_null>:
{
 800c470:	b510      	push	{r4, lr}
 800c472:	b082      	sub	sp, #8
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800c474:	b301      	cbz	r1, 800c4b8 <tcp_recv_null+0x48>
  if (p != NULL) {
 800c476:	4614      	mov	r4, r2
 800c478:	4608      	mov	r0, r1
 800c47a:	b142      	cbz	r2, 800c48e <tcp_recv_null+0x1e>
    tcp_recved(pcb, p->tot_len);
 800c47c:	8911      	ldrh	r1, [r2, #8]
 800c47e:	f7fe ffe9 	bl	800b454 <tcp_recved>
    pbuf_free(p);
 800c482:	4620      	mov	r0, r4
 800c484:	f7fe fb76 	bl	800ab74 <pbuf_free>
  return ERR_OK;
 800c488:	2000      	movs	r0, #0
}
 800c48a:	b002      	add	sp, #8
 800c48c:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 800c48e:	b113      	cbz	r3, 800c496 <tcp_recv_null+0x26>
  return ERR_OK;
 800c490:	4610      	mov	r0, r2
}
 800c492:	b002      	add	sp, #8
 800c494:	bd10      	pop	{r4, pc}
 800c496:	9101      	str	r1, [sp, #4]
  LWIP_ASSERT_CORE_LOCKED();
 800c498:	f7fa fe7a 	bl	8007190 <sys_check_core_locking>
  if (pcb->state != LISTEN) {
 800c49c:	9801      	ldr	r0, [sp, #4]
 800c49e:	7d03      	ldrb	r3, [r0, #20]
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d003      	beq.n	800c4ac <tcp_recv_null+0x3c>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c4a4:	8b43      	ldrh	r3, [r0, #26]
 800c4a6:	f043 0310 	orr.w	r3, r3, #16
 800c4aa:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800c4ac:	2101      	movs	r1, #1
}
 800c4ae:	b002      	add	sp, #8
 800c4b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 800c4b4:	f7ff beea 	b.w	800c28c <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800c4b8:	4b04      	ldr	r3, [pc, #16]	; (800c4cc <tcp_recv_null+0x5c>)
 800c4ba:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800c4be:	4904      	ldr	r1, [pc, #16]	; (800c4d0 <tcp_recv_null+0x60>)
 800c4c0:	4804      	ldr	r0, [pc, #16]	; (800c4d4 <tcp_recv_null+0x64>)
 800c4c2:	f004 ff09 	bl	80112d8 <iprintf>
 800c4c6:	f06f 000f 	mvn.w	r0, #15
 800c4ca:	e7de      	b.n	800c48a <tcp_recv_null+0x1a>
 800c4cc:	080137bc 	.word	0x080137bc
 800c4d0:	08013dec 	.word	0x08013dec
 800c4d4:	08012578 	.word	0x08012578

0800c4d8 <tcp_process_refused_data>:
{
 800c4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800c4da:	b380      	cbz	r0, 800c53e <tcp_process_refused_data+0x66>
    u8_t refused_flags = pcb->refused_data->flags;
 800c4dc:	6f85      	ldr	r5, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 800c4de:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800c4e0:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 800c4e4:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800c4e6:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 800c4e8:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800c4ea:	b156      	cbz	r6, 800c502 <tcp_process_refused_data+0x2a>
 800c4ec:	4601      	mov	r1, r0
 800c4ee:	462a      	mov	r2, r5
 800c4f0:	6900      	ldr	r0, [r0, #16]
 800c4f2:	47b0      	blx	r6
    if (err == ERR_OK) {
 800c4f4:	b158      	cbz	r0, 800c50e <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 800c4f6:	300d      	adds	r0, #13
 800c4f8:	d01e      	beq.n	800c538 <tcp_process_refused_data+0x60>
      return ERR_INPROGRESS;
 800c4fa:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 800c4fe:	67a5      	str	r5, [r4, #120]	; 0x78
}
 800c500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 800c502:	8929      	ldrh	r1, [r5, #8]
 800c504:	f7fe ffa6 	bl	800b454 <tcp_recved>
    pbuf_free(p);
 800c508:	4628      	mov	r0, r5
 800c50a:	f7fe fb33 	bl	800ab74 <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800c50e:	06bb      	lsls	r3, r7, #26
 800c510:	d510      	bpl.n	800c534 <tcp_process_refused_data+0x5c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800c512:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800c514:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800c518:	4293      	cmp	r3, r2
 800c51a:	d001      	beq.n	800c520 <tcp_process_refused_data+0x48>
          pcb->rcv_wnd++;
 800c51c:	3301      	adds	r3, #1
 800c51e:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800c520:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 800c524:	b135      	cbz	r5, 800c534 <tcp_process_refused_data+0x5c>
 800c526:	2300      	movs	r3, #0
 800c528:	4621      	mov	r1, r4
 800c52a:	6920      	ldr	r0, [r4, #16]
 800c52c:	461a      	mov	r2, r3
 800c52e:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 800c530:	300d      	adds	r0, #13
 800c532:	d001      	beq.n	800c538 <tcp_process_refused_data+0x60>
  return ERR_OK;
 800c534:	2000      	movs	r0, #0
}
 800c536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 800c538:	f06f 000c 	mvn.w	r0, #12
}
 800c53c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800c53e:	4b05      	ldr	r3, [pc, #20]	; (800c554 <tcp_process_refused_data+0x7c>)
 800c540:	f240 6209 	movw	r2, #1545	; 0x609
 800c544:	4904      	ldr	r1, [pc, #16]	; (800c558 <tcp_process_refused_data+0x80>)
 800c546:	4805      	ldr	r0, [pc, #20]	; (800c55c <tcp_process_refused_data+0x84>)
 800c548:	f004 fec6 	bl	80112d8 <iprintf>
 800c54c:	f06f 000f 	mvn.w	r0, #15
}
 800c550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c552:	bf00      	nop
 800c554:	080137bc 	.word	0x080137bc
 800c558:	08013e08 	.word	0x08013e08
 800c55c:	08012578 	.word	0x08012578

0800c560 <tcp_fasttmr>:
{
 800c560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 800c564:	4d1c      	ldr	r5, [pc, #112]	; (800c5d8 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 800c566:	2700      	movs	r7, #0
 800c568:	f8df 8074 	ldr.w	r8, [pc, #116]	; 800c5e0 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 800c56c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800c56e:	4e1b      	ldr	r6, [pc, #108]	; (800c5dc <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 800c570:	3301      	adds	r3, #1
 800c572:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 800c574:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 800c578:	b1bc      	cbz	r4, 800c5aa <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 800c57a:	782a      	ldrb	r2, [r5, #0]
 800c57c:	7fa3      	ldrb	r3, [r4, #30]
 800c57e:	4293      	cmp	r3, r2
 800c580:	d015      	beq.n	800c5ae <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 800c582:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 800c584:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 800c586:	07d9      	lsls	r1, r3, #31
 800c588:	d41a      	bmi.n	800c5c0 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 800c58a:	071a      	lsls	r2, r3, #28
 800c58c:	d411      	bmi.n	800c5b2 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 800c58e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 800c590:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 800c594:	b133      	cbz	r3, 800c5a4 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 800c596:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 800c598:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 800c59a:	f7ff ff9d 	bl	800c4d8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800c59e:	7833      	ldrb	r3, [r6, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d1e7      	bne.n	800c574 <tcp_fasttmr+0x14>
      pcb = next;
 800c5a4:	464c      	mov	r4, r9
  while (pcb != NULL) {
 800c5a6:	2c00      	cmp	r4, #0
 800c5a8:	d1e7      	bne.n	800c57a <tcp_fasttmr+0x1a>
}
 800c5aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 800c5ae:	68e4      	ldr	r4, [r4, #12]
 800c5b0:	e7e2      	b.n	800c578 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800c5b2:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 800c5b6:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800c5b8:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800c5ba:	f7fe fdb7 	bl	800b12c <tcp_close_shutdown_fin>
 800c5be:	e7e6      	b.n	800c58e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 800c5c0:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 800c5c4:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 800c5c6:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 800c5c8:	f002 fc38 	bl	800ee3c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800c5cc:	8b63      	ldrh	r3, [r4, #26]
 800c5ce:	f023 0303 	bic.w	r3, r3, #3
 800c5d2:	b29b      	uxth	r3, r3
 800c5d4:	8363      	strh	r3, [r4, #26]
 800c5d6:	e7d8      	b.n	800c58a <tcp_fasttmr+0x2a>
 800c5d8:	24010669 	.word	0x24010669
 800c5dc:	24010658 	.word	0x24010658
 800c5e0:	24010654 	.word	0x24010654

0800c5e4 <tcp_tmr>:
{
 800c5e4:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800c5e6:	f7ff ffbb 	bl	800c560 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800c5ea:	4a06      	ldr	r2, [pc, #24]	; (800c604 <tcp_tmr+0x20>)
 800c5ec:	7813      	ldrb	r3, [r2, #0]
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	b2db      	uxtb	r3, r3
 800c5f2:	7013      	strb	r3, [r2, #0]
 800c5f4:	07db      	lsls	r3, r3, #31
 800c5f6:	d400      	bmi.n	800c5fa <tcp_tmr+0x16>
}
 800c5f8:	bd08      	pop	{r3, pc}
 800c5fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 800c5fe:	f7ff b93f 	b.w	800b880 <tcp_slowtmr>
 800c602:	bf00      	nop
 800c604:	24010668 	.word	0x24010668

0800c608 <tcp_next_iss>:
{
 800c608:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c60a:	b130      	cbz	r0, 800c61a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 800c60c:	4b07      	ldr	r3, [pc, #28]	; (800c62c <tcp_next_iss+0x24>)
 800c60e:	4a08      	ldr	r2, [pc, #32]	; (800c630 <tcp_next_iss+0x28>)
 800c610:	6818      	ldr	r0, [r3, #0]
 800c612:	6812      	ldr	r2, [r2, #0]
 800c614:	4410      	add	r0, r2
 800c616:	6018      	str	r0, [r3, #0]
}
 800c618:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c61a:	4b06      	ldr	r3, [pc, #24]	; (800c634 <tcp_next_iss+0x2c>)
 800c61c:	f640 02af 	movw	r2, #2223	; 0x8af
 800c620:	4905      	ldr	r1, [pc, #20]	; (800c638 <tcp_next_iss+0x30>)
 800c622:	4806      	ldr	r0, [pc, #24]	; (800c63c <tcp_next_iss+0x34>)
 800c624:	f004 fe58 	bl	80112d8 <iprintf>
 800c628:	e7f0      	b.n	800c60c <tcp_next_iss+0x4>
 800c62a:	bf00      	nop
 800c62c:	24000028 	.word	0x24000028
 800c630:	24010664 	.word	0x24010664
 800c634:	080137bc 	.word	0x080137bc
 800c638:	08013e30 	.word	0x08013e30
 800c63c:	08012578 	.word	0x08012578

0800c640 <tcp_eff_send_mss_netif>:
{
 800c640:	b538      	push	{r3, r4, r5, lr}
 800c642:	4605      	mov	r5, r0
 800c644:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c646:	b172      	cbz	r2, 800c666 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 800c648:	b144      	cbz	r4, 800c65c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 800c64a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
  if (mtu != 0) {
 800c64c:	b133      	cbz	r3, 800c65c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c64e:	2b28      	cmp	r3, #40	; 0x28
 800c650:	d906      	bls.n	800c660 <tcp_eff_send_mss_netif+0x20>
 800c652:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 800c654:	b29b      	uxth	r3, r3
 800c656:	429d      	cmp	r5, r3
 800c658:	bf28      	it	cs
 800c65a:	461d      	movcs	r5, r3
}
 800c65c:	4628      	mov	r0, r5
 800c65e:	bd38      	pop	{r3, r4, r5, pc}
 800c660:	2500      	movs	r5, #0
 800c662:	4628      	mov	r0, r5
 800c664:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c666:	4b04      	ldr	r3, [pc, #16]	; (800c678 <tcp_eff_send_mss_netif+0x38>)
 800c668:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800c66c:	4903      	ldr	r1, [pc, #12]	; (800c67c <tcp_eff_send_mss_netif+0x3c>)
 800c66e:	4804      	ldr	r0, [pc, #16]	; (800c680 <tcp_eff_send_mss_netif+0x40>)
 800c670:	f004 fe32 	bl	80112d8 <iprintf>
 800c674:	e7e8      	b.n	800c648 <tcp_eff_send_mss_netif+0x8>
 800c676:	bf00      	nop
 800c678:	080137bc 	.word	0x080137bc
 800c67c:	08013e4c 	.word	0x08013e4c
 800c680:	08012578 	.word	0x08012578

0800c684 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 800c684:	b308      	cbz	r0, 800c6ca <tcp_netif_ip_addr_changed+0x46>
{
 800c686:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 800c688:	6803      	ldr	r3, [r0, #0]
 800c68a:	4604      	mov	r4, r0
 800c68c:	b903      	cbnz	r3, 800c690 <tcp_netif_ip_addr_changed+0xc>
}
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800c690:	4b0e      	ldr	r3, [pc, #56]	; (800c6cc <tcp_netif_ip_addr_changed+0x48>)
 800c692:	460d      	mov	r5, r1
 800c694:	6819      	ldr	r1, [r3, #0]
 800c696:	f7ff fd05 	bl	800c0a4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800c69a:	4b0d      	ldr	r3, [pc, #52]	; (800c6d0 <tcp_netif_ip_addr_changed+0x4c>)
 800c69c:	4620      	mov	r0, r4
 800c69e:	6819      	ldr	r1, [r3, #0]
 800c6a0:	f7ff fd00 	bl	800c0a4 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 800c6a4:	2d00      	cmp	r5, #0
 800c6a6:	d0f2      	beq.n	800c68e <tcp_netif_ip_addr_changed+0xa>
 800c6a8:	682b      	ldr	r3, [r5, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d0ef      	beq.n	800c68e <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c6ae:	4b09      	ldr	r3, [pc, #36]	; (800c6d4 <tcp_netif_ip_addr_changed+0x50>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d0eb      	beq.n	800c68e <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800c6b6:	6819      	ldr	r1, [r3, #0]
 800c6b8:	6822      	ldr	r2, [r4, #0]
 800c6ba:	4291      	cmp	r1, r2
 800c6bc:	d101      	bne.n	800c6c2 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800c6be:	682a      	ldr	r2, [r5, #0]
 800c6c0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c6c2:	68db      	ldr	r3, [r3, #12]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d1f6      	bne.n	800c6b6 <tcp_netif_ip_addr_changed+0x32>
}
 800c6c8:	bd38      	pop	{r3, r4, r5, pc}
 800c6ca:	4770      	bx	lr
 800c6cc:	24010654 	.word	0x24010654
 800c6d0:	2401065c 	.word	0x2401065c
 800c6d4:	24010660 	.word	0x24010660

0800c6d8 <tcp_free_ooseq>:
{
 800c6d8:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 800c6da:	6f44      	ldr	r4, [r0, #116]	; 0x74
 800c6dc:	b16c      	cbz	r4, 800c6fa <tcp_free_ooseq+0x22>
 800c6de:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 800c6e0:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 800c6e2:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 800c6e4:	6868      	ldr	r0, [r5, #4]
 800c6e6:	b108      	cbz	r0, 800c6ec <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 800c6e8:	f7fe fa44 	bl	800ab74 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 800c6ec:	4629      	mov	r1, r5
 800c6ee:	2003      	movs	r0, #3
 800c6f0:	f7fd fe7a 	bl	800a3e8 <memp_free>
  while (seg != NULL) {
 800c6f4:	2c00      	cmp	r4, #0
 800c6f6:	d1f3      	bne.n	800c6e0 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 800c6f8:	6774      	str	r4, [r6, #116]	; 0x74
}
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}

0800c6fc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800c6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800c6fe:	4605      	mov	r5, r0
{
 800c700:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800c702:	2800      	cmp	r0, #0
 800c704:	d03e      	beq.n	800c784 <tcp_oos_insert_segment+0x88>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800c706:	68eb      	ldr	r3, [r5, #12]
 800c708:	8998      	ldrh	r0, [r3, #12]
 800c70a:	f7fd fa79 	bl	8009c00 <lwip_htons>
 800c70e:	07c2      	lsls	r2, r0, #31
 800c710:	d432      	bmi.n	800c778 <tcp_oos_insert_segment+0x7c>
 800c712:	4e20      	ldr	r6, [pc, #128]	; (800c794 <tcp_oos_insert_segment+0x98>)
 800c714:	e005      	b.n	800c722 <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 800c716:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800c718:	4620      	mov	r0, r4
 800c71a:	f7fe ffa1 	bl	800b660 <tcp_seg_free>
    while (next &&
 800c71e:	463c      	mov	r4, r7
 800c720:	b1ef      	cbz	r7, 800c75e <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800c722:	68e1      	ldr	r1, [r4, #12]
 800c724:	8923      	ldrh	r3, [r4, #8]
 800c726:	6837      	ldr	r7, [r6, #0]
 800c728:	892a      	ldrh	r2, [r5, #8]
 800c72a:	6848      	ldr	r0, [r1, #4]
 800c72c:	443a      	add	r2, r7
 800c72e:	4403      	add	r3, r0
 800c730:	1ad3      	subs	r3, r2, r3
    while (next &&
 800c732:	2b00      	cmp	r3, #0
 800c734:	db15      	blt.n	800c762 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800c736:	8988      	ldrh	r0, [r1, #12]
 800c738:	f7fd fa62 	bl	8009c00 <lwip_htons>
 800c73c:	07c3      	lsls	r3, r0, #31
 800c73e:	d5ea      	bpl.n	800c716 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800c740:	68eb      	ldr	r3, [r5, #12]
 800c742:	2001      	movs	r0, #1
 800c744:	899f      	ldrh	r7, [r3, #12]
 800c746:	f7fd fa5b 	bl	8009c00 <lwip_htons>
 800c74a:	68eb      	ldr	r3, [r5, #12]
 800c74c:	4338      	orrs	r0, r7
      next = next->next;
 800c74e:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800c750:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 800c752:	4620      	mov	r0, r4
 800c754:	f7fe ff84 	bl	800b660 <tcp_seg_free>
    while (next &&
 800c758:	463c      	mov	r4, r7
 800c75a:	2f00      	cmp	r7, #0
 800c75c:	d1e1      	bne.n	800c722 <tcp_oos_insert_segment+0x26>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
      pbuf_realloc(cseg->p, cseg->len);
    }
  }
  cseg->next = next;
 800c75e:	602c      	str	r4, [r5, #0]
}
 800c760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800c762:	1a12      	subs	r2, r2, r0
    if (next &&
 800c764:	2a00      	cmp	r2, #0
 800c766:	ddfa      	ble.n	800c75e <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800c768:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 800c76a:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800c76c:	b289      	uxth	r1, r1
 800c76e:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800c770:	f7fe fb1e 	bl	800adb0 <pbuf_realloc>
  cseg->next = next;
 800c774:	602c      	str	r4, [r5, #0]
}
 800c776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 800c778:	4620      	mov	r0, r4
    next = NULL;
 800c77a:	2400      	movs	r4, #0
    tcp_segs_free(next);
 800c77c:	f7fe ff5e 	bl	800b63c <tcp_segs_free>
  cseg->next = next;
 800c780:	602c      	str	r4, [r5, #0]
}
 800c782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800c784:	4b04      	ldr	r3, [pc, #16]	; (800c798 <tcp_oos_insert_segment+0x9c>)
 800c786:	f240 421f 	movw	r2, #1055	; 0x41f
 800c78a:	4904      	ldr	r1, [pc, #16]	; (800c79c <tcp_oos_insert_segment+0xa0>)
 800c78c:	4804      	ldr	r0, [pc, #16]	; (800c7a0 <tcp_oos_insert_segment+0xa4>)
 800c78e:	f004 fda3 	bl	80112d8 <iprintf>
 800c792:	e7b8      	b.n	800c706 <tcp_oos_insert_segment+0xa>
 800c794:	24010694 	.word	0x24010694
 800c798:	08013e9c 	.word	0x08013e9c
 800c79c:	08013ed0 	.word	0x08013ed0
 800c7a0:	08012578 	.word	0x08012578

0800c7a4 <tcp_input_delayed_close>:
{
 800c7a4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	b1c8      	cbz	r0, 800c7de <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 800c7aa:	4b11      	ldr	r3, [pc, #68]	; (800c7f0 <tcp_input_delayed_close+0x4c>)
 800c7ac:	781b      	ldrb	r3, [r3, #0]
 800c7ae:	f013 0310 	ands.w	r3, r3, #16
 800c7b2:	d101      	bne.n	800c7b8 <tcp_input_delayed_close+0x14>
  return 0;
 800c7b4:	4618      	mov	r0, r3
}
 800c7b6:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 800c7b8:	8b63      	ldrh	r3, [r4, #26]
 800c7ba:	06db      	lsls	r3, r3, #27
 800c7bc:	d406      	bmi.n	800c7cc <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800c7be:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800c7c2:	b11b      	cbz	r3, 800c7cc <tcp_input_delayed_close+0x28>
 800c7c4:	f06f 010e 	mvn.w	r1, #14
 800c7c8:	6920      	ldr	r0, [r4, #16]
 800c7ca:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800c7cc:	4621      	mov	r1, r4
 800c7ce:	4809      	ldr	r0, [pc, #36]	; (800c7f4 <tcp_input_delayed_close+0x50>)
 800c7d0:	f7ff fb00 	bl	800bdd4 <tcp_pcb_remove>
    tcp_free(pcb);
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	f7fe fce9 	bl	800b1ac <tcp_free>
 800c7da:	2001      	movs	r0, #1
}
 800c7dc:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800c7de:	4b06      	ldr	r3, [pc, #24]	; (800c7f8 <tcp_input_delayed_close+0x54>)
 800c7e0:	f240 225a 	movw	r2, #602	; 0x25a
 800c7e4:	4905      	ldr	r1, [pc, #20]	; (800c7fc <tcp_input_delayed_close+0x58>)
 800c7e6:	4806      	ldr	r0, [pc, #24]	; (800c800 <tcp_input_delayed_close+0x5c>)
 800c7e8:	f004 fd76 	bl	80112d8 <iprintf>
 800c7ec:	e7dd      	b.n	800c7aa <tcp_input_delayed_close+0x6>
 800c7ee:	bf00      	nop
 800c7f0:	24010690 	.word	0x24010690
 800c7f4:	24010654 	.word	0x24010654
 800c7f8:	08013e9c 	.word	0x08013e9c
 800c7fc:	08013ef8 	.word	0x08013ef8
 800c800:	08012578 	.word	0x08012578

0800c804 <tcp_free_acked_segments.constprop.0>:
#endif /* TCP_QUEUE_OOSEQ */

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 800c804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c808:	b083      	sub	sp, #12
 800c80a:	9201      	str	r2, [sp, #4]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800c80c:	2900      	cmp	r1, #0
 800c80e:	d03d      	beq.n	800c88c <tcp_free_acked_segments.constprop.0+0x88>
 800c810:	4607      	mov	r7, r0
 800c812:	460c      	mov	r4, r1
 800c814:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 800c8d8 <tcp_free_acked_segments.constprop.0+0xd4>
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800c818:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800c8cc <tcp_free_acked_segments.constprop.0+0xc8>
 800c81c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800c8dc <tcp_free_acked_segments.constprop.0+0xd8>
 800c820:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800c8d4 <tcp_free_acked_segments.constprop.0+0xd0>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800c824:	68e3      	ldr	r3, [r4, #12]
 800c826:	6858      	ldr	r0, [r3, #4]
 800c828:	f7fd f9ee 	bl	8009c08 <lwip_htonl>
 800c82c:	68e3      	ldr	r3, [r4, #12]
 800c82e:	4605      	mov	r5, r0
 800c830:	8926      	ldrh	r6, [r4, #8]
 800c832:	8998      	ldrh	r0, [r3, #12]
 800c834:	f7fd f9e4 	bl	8009c00 <lwip_htons>
 800c838:	f8d8 3000 	ldr.w	r3, [r8]
 800c83c:	f010 0003 	ands.w	r0, r0, #3
 800c840:	eba5 0503 	sub.w	r5, r5, r3
 800c844:	bf18      	it	ne
 800c846:	2001      	movne	r0, #1
 800c848:	4435      	add	r5, r6
 800c84a:	4405      	add	r5, r0
  while (seg_list != NULL &&
 800c84c:	2d00      	cmp	r5, #0
 800c84e:	dc36      	bgt.n	800c8be <tcp_free_acked_segments.constprop.0+0xba>
    seg_list = seg_list->next;
 800c850:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 800c854:	f7fe fb04 	bl	800ae60 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800c858:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
    clen = pbuf_clen(next->p);
 800c85c:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800c85e:	4298      	cmp	r0, r3
 800c860:	d823      	bhi.n	800c8aa <tcp_free_acked_segments.constprop.0+0xa6>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800c862:	4919      	ldr	r1, [pc, #100]	; (800c8c8 <tcp_free_acked_segments.constprop.0+0xc4>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800c864:	1b5b      	subs	r3, r3, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800c866:	8922      	ldrh	r2, [r4, #8]
    tcp_seg_free(next);
 800c868:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800c86a:	880d      	ldrh	r5, [r1, #0]
 800c86c:	4634      	mov	r4, r6
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800c86e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800c872:	1953      	adds	r3, r2, r5
 800c874:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 800c876:	f7fe fef3 	bl	800b660 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800c87a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800c87e:	b11b      	cbz	r3, 800c888 <tcp_free_acked_segments.constprop.0+0x84>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800c880:	9b01      	ldr	r3, [sp, #4]
 800c882:	ea53 0506 	orrs.w	r5, r3, r6
 800c886:	d005      	beq.n	800c894 <tcp_free_acked_segments.constprop.0+0x90>
  while (seg_list != NULL &&
 800c888:	2e00      	cmp	r6, #0
 800c88a:	d1cb      	bne.n	800c824 <tcp_free_acked_segments.constprop.0+0x20>
 800c88c:	2000      	movs	r0, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 800c88e:	b003      	add	sp, #12
 800c890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 800c894:	4b0d      	ldr	r3, [pc, #52]	; (800c8cc <tcp_free_acked_segments.constprop.0+0xc8>)
 800c896:	f240 4261 	movw	r2, #1121	; 0x461
 800c89a:	490d      	ldr	r1, [pc, #52]	; (800c8d0 <tcp_free_acked_segments.constprop.0+0xcc>)
 800c89c:	480d      	ldr	r0, [pc, #52]	; (800c8d4 <tcp_free_acked_segments.constprop.0+0xd0>)
 800c89e:	f004 fd1b 	bl	80112d8 <iprintf>
 800c8a2:	4628      	mov	r0, r5
}
 800c8a4:	b003      	add	sp, #12
 800c8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800c8aa:	465b      	mov	r3, fp
 800c8ac:	f240 4257 	movw	r2, #1111	; 0x457
 800c8b0:	4651      	mov	r1, sl
 800c8b2:	4648      	mov	r0, r9
 800c8b4:	f004 fd10 	bl	80112d8 <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800c8b8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800c8bc:	e7d1      	b.n	800c862 <tcp_free_acked_segments.constprop.0+0x5e>
 800c8be:	4620      	mov	r0, r4
}
 800c8c0:	b003      	add	sp, #12
 800c8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c6:	bf00      	nop
 800c8c8:	24010688 	.word	0x24010688
 800c8cc:	08013e9c 	.word	0x08013e9c
 800c8d0:	08013f48 	.word	0x08013f48
 800c8d4:	08012578 	.word	0x08012578
 800c8d8:	24010670 	.word	0x24010670
 800c8dc:	08013f20 	.word	0x08013f20

0800c8e0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800c8e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	2800      	cmp	r0, #0
 800c8e8:	f000 81e2 	beq.w	800ccb0 <tcp_receive+0x3d0>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800c8ec:	7d23      	ldrb	r3, [r4, #20]
 800c8ee:	2b03      	cmp	r3, #3
 800c8f0:	f240 80f5 	bls.w	800cade <tcp_receive+0x1fe>

  if (flags & TCP_ACK) {
 800c8f4:	4baf      	ldr	r3, [pc, #700]	; (800cbb4 <tcp_receive+0x2d4>)
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c8f6:	4eb0      	ldr	r6, [pc, #704]	; (800cbb8 <tcp_receive+0x2d8>)
  if (flags & TCP_ACK) {
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	06d8      	lsls	r0, r3, #27
 800c8fc:	d470      	bmi.n	800c9e0 <tcp_receive+0x100>
 800c8fe:	4faf      	ldr	r7, [pc, #700]	; (800cbbc <tcp_receive+0x2dc>)

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800c900:	883b      	ldrh	r3, [r7, #0]
 800c902:	b113      	cbz	r3, 800c90a <tcp_receive+0x2a>
 800c904:	7d22      	ldrb	r2, [r4, #20]
 800c906:	2a06      	cmp	r2, #6
 800c908:	d911      	bls.n	800c92e <tcp_receive+0x4e>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800c90a:	6832      	ldr	r2, [r6, #0]
      tcp_send_empty_ack(pcb);
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800c90c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c90e:	1ad1      	subs	r1, r2, r3
 800c910:	2900      	cmp	r1, #0
 800c912:	db06      	blt.n	800c922 <tcp_receive+0x42>
 800c914:	f1c3 0301 	rsb	r3, r3, #1
 800c918:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800c91a:	1a5b      	subs	r3, r3, r1
 800c91c:	4413      	add	r3, r2
 800c91e:	2b00      	cmp	r3, #0
 800c920:	dd03      	ble.n	800c92a <tcp_receive+0x4a>
      tcp_ack_now(pcb);
 800c922:	8b63      	ldrh	r3, [r4, #26]
 800c924:	f043 0302 	orr.w	r3, r3, #2
 800c928:	8363      	strh	r3, [r4, #26]
    }
  }
}
 800c92a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800c92e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c930:	6832      	ldr	r2, [r6, #0]
 800c932:	eba1 0802 	sub.w	r8, r1, r2
 800c936:	f1b8 0f01 	cmp.w	r8, #1
 800c93a:	d406      	bmi.n	800c94a <tcp_receive+0x6a>
 800c93c:	f1c2 0001 	rsb	r0, r2, #1
 800c940:	1ac3      	subs	r3, r0, r3
 800c942:	440b      	add	r3, r1
 800c944:	2b00      	cmp	r3, #0
 800c946:	f340 81c2 	ble.w	800ccce <tcp_receive+0x3ee>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800c94a:	1a53      	subs	r3, r2, r1
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	f2c0 81b9 	blt.w	800ccc4 <tcp_receive+0x3e4>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800c952:	f102 0c01 	add.w	ip, r2, #1
 800c956:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 800c958:	ebac 0301 	sub.w	r3, ip, r1
 800c95c:	1a1b      	subs	r3, r3, r0
 800c95e:	2b00      	cmp	r3, #0
 800c960:	dc39      	bgt.n	800c9d6 <tcp_receive+0xf6>
      if (pcb->rcv_nxt == seqno) {
 800c962:	4291      	cmp	r1, r2
 800c964:	f000 8452 	beq.w	800d20c <tcp_receive+0x92c>
        if (pcb->ooseq == NULL) {
 800c968:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800c96a:	2d00      	cmp	r5, #0
 800c96c:	f000 835d 	beq.w	800d02a <tcp_receive+0x74a>
            if (seqno == next->tcphdr->seqno) {
 800c970:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 800c972:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800c976:	f102 3eff 	add.w	lr, r2, #4294967295
            if (seqno == next->tcphdr->seqno) {
 800c97a:	6843      	ldr	r3, [r0, #4]
 800c97c:	429a      	cmp	r2, r3
 800c97e:	d019      	beq.n	800c9b4 <tcp_receive+0xd4>
              if (prev == NULL) {
 800c980:	f1b8 0f00 	cmp.w	r8, #0
 800c984:	f000 812c 	beq.w	800cbe0 <tcp_receive+0x300>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800c988:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800c98c:	6849      	ldr	r1, [r1, #4]
 800c98e:	ebae 0101 	sub.w	r1, lr, r1
 800c992:	2900      	cmp	r1, #0
 800c994:	db04      	blt.n	800c9a0 <tcp_receive+0xc0>
 800c996:	ebac 0103 	sub.w	r1, ip, r3
 800c99a:	2900      	cmp	r1, #0
 800c99c:	f340 834e 	ble.w	800d03c <tcp_receive+0x75c>
              if (next->next == NULL &&
 800c9a0:	6829      	ldr	r1, [r5, #0]
 800c9a2:	46a8      	mov	r8, r5
 800c9a4:	2900      	cmp	r1, #0
 800c9a6:	f000 812a 	beq.w	800cbfe <tcp_receive+0x31e>
 800c9aa:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 800c9ac:	68e8      	ldr	r0, [r5, #12]
 800c9ae:	6843      	ldr	r3, [r0, #4]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d1e5      	bne.n	800c980 <tcp_receive+0xa0>
              if (inseg.len > next->len) {
 800c9b4:	4882      	ldr	r0, [pc, #520]	; (800cbc0 <tcp_receive+0x2e0>)
 800c9b6:	892b      	ldrh	r3, [r5, #8]
 800c9b8:	8902      	ldrh	r2, [r0, #8]
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d90b      	bls.n	800c9d6 <tcp_receive+0xf6>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800c9be:	f7fe fe5d 	bl	800b67c <tcp_seg_copy>
                if (cseg != NULL) {
 800c9c2:	b140      	cbz	r0, 800c9d6 <tcp_receive+0xf6>
                  if (prev != NULL) {
 800c9c4:	f1b8 0f00 	cmp.w	r8, #0
 800c9c8:	f000 83f7 	beq.w	800d1ba <tcp_receive+0x8da>
                    prev->next = cseg;
 800c9cc:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 800c9d0:	4629      	mov	r1, r5
 800c9d2:	f7ff fe93 	bl	800c6fc <tcp_oos_insert_segment>
        tcp_send_empty_ack(pcb);
 800c9d6:	4620      	mov	r0, r4
}
 800c9d8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 800c9dc:	f002 b9fc 	b.w	800edd8 <tcp_send_empty_ack>
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c9e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c9e2:	6832      	ldr	r2, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800c9e4:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c9e8:	1a99      	subs	r1, r3, r2
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800c9ea:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c9ee:	2900      	cmp	r1, #0
 800c9f0:	db7d      	blt.n	800caee <tcp_receive+0x20e>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800c9f2:	4d74      	ldr	r5, [pc, #464]	; (800cbc4 <tcp_receive+0x2e4>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c9f4:	4293      	cmp	r3, r2
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800c9f6:	682b      	ldr	r3, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800c9f8:	f000 80cb 	beq.w	800cb92 <tcp_receive+0x2b2>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800c9fc:	459c      	cmp	ip, r3
 800c9fe:	f000 80d1 	beq.w	800cba4 <tcp_receive+0x2c4>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800ca02:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ca04:	1a19      	subs	r1, r3, r0
 800ca06:	2900      	cmp	r1, #0
 800ca08:	f340 8085 	ble.w	800cb16 <tcp_receive+0x236>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ca0c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ca0e:	1a9a      	subs	r2, r3, r2
 800ca10:	2a00      	cmp	r2, #0
 800ca12:	f300 808f 	bgt.w	800cb34 <tcp_receive+0x254>
      if (pcb->flags & TF_INFR) {
 800ca16:	8b62      	ldrh	r2, [r4, #26]
 800ca18:	0750      	lsls	r0, r2, #29
 800ca1a:	d509      	bpl.n	800ca30 <tcp_receive+0x150>
        tcp_clear_flags(pcb, TF_INFR);
 800ca1c:	f022 0204 	bic.w	r2, r2, #4
 800ca20:	8362      	strh	r2, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800ca22:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800ca26:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ca30:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      pcb->lastack = ackno;
 800ca34:	6463      	str	r3, [r4, #68]	; 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ca36:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if (pcb->state >= ESTABLISHED) {
 800ca38:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ca3a:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 800ca3e:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ca40:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->nrtx = 0;
 800ca44:	f04f 0300 	mov.w	r3, #0
 800ca48:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 800ca4c:	d913      	bls.n	800ca76 <tcp_receive+0x196>
        if (pcb->cwnd < pcb->ssthresh) {
 800ca4e:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800ca52:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 800ca54:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	f200 81d1 	bhi.w	800ce00 <tcp_receive+0x520>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800ca5e:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 800ca62:	4411      	add	r1, r2
 800ca64:	b289      	uxth	r1, r1
 800ca66:	428a      	cmp	r2, r1
 800ca68:	f200 82c6 	bhi.w	800cff8 <tcp_receive+0x718>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800ca6c:	428b      	cmp	r3, r1
 800ca6e:	f240 82c5 	bls.w	800cffc <tcp_receive+0x71c>
 800ca72:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ca76:	4620      	mov	r0, r4
 800ca78:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 800ca7c:	f7ff fec2 	bl	800c804 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ca80:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800ca82:	4602      	mov	r2, r0
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ca84:	6720      	str	r0, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ca86:	4620      	mov	r0, r4
 800ca88:	f7ff febc 	bl	800c804 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 800ca8c:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ca8e:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 800ca90:	fab2 f382 	clz	r3, r2
 800ca94:	095b      	lsrs	r3, r3, #5
 800ca96:	425b      	negs	r3, r3
 800ca98:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 800ca9e:	2800      	cmp	r0, #0
 800caa0:	f000 81ab 	beq.w	800cdfa <tcp_receive+0x51a>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800caa4:	4b48      	ldr	r3, [pc, #288]	; (800cbc8 <tcp_receive+0x2e8>)
 800caa6:	8819      	ldrh	r1, [r3, #0]
 800caa8:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 800caac:	440b      	add	r3, r1
 800caae:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 800cab2:	8b63      	ldrh	r3, [r4, #26]
 800cab4:	0519      	lsls	r1, r3, #20
 800cab6:	f140 8103 	bpl.w	800ccc0 <tcp_receive+0x3e0>
        if (pcb->unacked == NULL) {
 800caba:	2a00      	cmp	r2, #0
 800cabc:	f000 81b7 	beq.w	800ce2e <tcp_receive+0x54e>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800cac0:	68d3      	ldr	r3, [r2, #12]
 800cac2:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 800cac4:	6858      	ldr	r0, [r3, #4]
 800cac6:	f7fd f89f 	bl	8009c08 <lwip_htonl>
 800caca:	1a38      	subs	r0, r7, r0
 800cacc:	2800      	cmp	r0, #0
 800cace:	f300 80f7 	bgt.w	800ccc0 <tcp_receive+0x3e0>
          tcp_clear_flags(pcb, TF_RTO);
 800cad2:	8b63      	ldrh	r3, [r4, #26]
 800cad4:	4f39      	ldr	r7, [pc, #228]	; (800cbbc <tcp_receive+0x2dc>)
 800cad6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cada:	8363      	strh	r3, [r4, #26]
 800cadc:	e02e      	b.n	800cb3c <tcp_receive+0x25c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800cade:	4b3b      	ldr	r3, [pc, #236]	; (800cbcc <tcp_receive+0x2ec>)
 800cae0:	f240 427c 	movw	r2, #1148	; 0x47c
 800cae4:	493a      	ldr	r1, [pc, #232]	; (800cbd0 <tcp_receive+0x2f0>)
 800cae6:	483b      	ldr	r0, [pc, #236]	; (800cbd4 <tcp_receive+0x2f4>)
 800cae8:	f004 fbf6 	bl	80112d8 <iprintf>
 800caec:	e702      	b.n	800c8f4 <tcp_receive+0x14>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800caee:	4b3a      	ldr	r3, [pc, #232]	; (800cbd8 <tcp_receive+0x2f8>)
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800caf0:	4d34      	ldr	r5, [pc, #208]	; (800cbc4 <tcp_receive+0x2e4>)
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	89d9      	ldrh	r1, [r3, #14]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800caf6:	682b      	ldr	r3, [r5, #0]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800caf8:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800cafc:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800cb00:	4288      	cmp	r0, r1
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800cb02:	6c60      	ldr	r0, [r4, #68]	; 0x44
        pcb->snd_wnd_max = pcb->snd_wnd;
 800cb04:	bf38      	it	cc
 800cb06:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800cb0a:	1a19      	subs	r1, r3, r0
 800cb0c:	2900      	cmp	r1, #0
      pcb->snd_wl2 = ackno;
 800cb0e:	e9c4 2315 	strd	r2, r3, [r4, #84]	; 0x54
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800cb12:	f73f af7b 	bgt.w	800ca0c <tcp_receive+0x12c>
      if (tcplen == 0) {
 800cb16:	4f29      	ldr	r7, [pc, #164]	; (800cbbc <tcp_receive+0x2dc>)
 800cb18:	8839      	ldrh	r1, [r7, #0]
 800cb1a:	b939      	cbnz	r1, 800cb2c <tcp_receive+0x24c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800cb1c:	44e6      	add	lr, ip
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800cb1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800cb20:	f8b4 c060 	ldrh.w	ip, [r4, #96]	; 0x60
 800cb24:	4461      	add	r1, ip
 800cb26:	4571      	cmp	r1, lr
 800cb28:	f000 8191 	beq.w	800ce4e <tcp_receive+0x56e>
        pcb->dupacks = 0;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb32:	e003      	b.n	800cb3c <tcp_receive+0x25c>
      tcp_send_empty_ack(pcb);
 800cb34:	4620      	mov	r0, r4
 800cb36:	4f21      	ldr	r7, [pc, #132]	; (800cbbc <tcp_receive+0x2dc>)
 800cb38:	f002 f94e 	bl	800edd8 <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800cb3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb3e:	2900      	cmp	r1, #0
 800cb40:	f43f aede 	beq.w	800c900 <tcp_receive+0x20>
 800cb44:	682b      	ldr	r3, [r5, #0]
 800cb46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800cb48:	1ad2      	subs	r2, r2, r3
 800cb4a:	2a00      	cmp	r2, #0
 800cb4c:	f6bf aed8 	bge.w	800c900 <tcp_receive+0x20>
      m = (s16_t)(m - (pcb->sa >> 3));
 800cb50:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800cb54:	b289      	uxth	r1, r1
 800cb56:	4b21      	ldr	r3, [pc, #132]	; (800cbdc <tcp_receive+0x2fc>)
      m = (s16_t)(m - (pcb->sa >> 3));
 800cb58:	f3c2 00cf 	ubfx	r0, r2, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800cb5c:	881d      	ldrh	r5, [r3, #0]
      m = (s16_t)(m - (pcb->sa >> 3));
 800cb5e:	1a2b      	subs	r3, r5, r0
 800cb60:	1a5b      	subs	r3, r3, r1
 800cb62:	b29b      	uxth	r3, r3
      pcb->sa = (s16_t)(pcb->sa + m);
 800cb64:	441a      	add	r2, r3
      if (m < 0) {
 800cb66:	f413 4f00 	tst.w	r3, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 800cb6a:	b212      	sxth	r2, r2
 800cb6c:	87a2      	strh	r2, [r4, #60]	; 0x3c
      if (m < 0) {
 800cb6e:	d002      	beq.n	800cb76 <tcp_receive+0x296>
        m = (s16_t) - m;
 800cb70:	1b40      	subs	r0, r0, r5
 800cb72:	4401      	add	r1, r0
 800cb74:	b28b      	uxth	r3, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 800cb76:	f9b4 103e 	ldrsh.w	r1, [r4, #62]	; 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 800cb7a:	eba1 01a1 	sub.w	r1, r1, r1, asr #2
 800cb7e:	440b      	add	r3, r1
 800cb80:	b29b      	uxth	r3, r3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800cb82:	eb03 02e2 	add.w	r2, r3, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 800cb86:	87e3      	strh	r3, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 800cb88:	2300      	movs	r3, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800cb8a:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->rttest = 0;
 800cb8e:	6363      	str	r3, [r4, #52]	; 0x34
 800cb90:	e6b6      	b.n	800c900 <tcp_receive+0x20>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800cb92:	ebac 0103 	sub.w	r1, ip, r3
 800cb96:	2900      	cmp	r1, #0
 800cb98:	f6bf af30 	bge.w	800c9fc <tcp_receive+0x11c>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800cb9c:	490e      	ldr	r1, [pc, #56]	; (800cbd8 <tcp_receive+0x2f8>)
 800cb9e:	6809      	ldr	r1, [r1, #0]
 800cba0:	89c9      	ldrh	r1, [r1, #14]
 800cba2:	e7a9      	b.n	800caf8 <tcp_receive+0x218>
 800cba4:	490c      	ldr	r1, [pc, #48]	; (800cbd8 <tcp_receive+0x2f8>)
 800cba6:	6809      	ldr	r1, [r1, #0]
 800cba8:	89c9      	ldrh	r1, [r1, #14]
 800cbaa:	458e      	cmp	lr, r1
 800cbac:	f4bf af29 	bcs.w	800ca02 <tcp_receive+0x122>
 800cbb0:	e7a2      	b.n	800caf8 <tcp_receive+0x218>
 800cbb2:	bf00      	nop
 800cbb4:	24010674 	.word	0x24010674
 800cbb8:	24010694 	.word	0x24010694
 800cbbc:	240106ae 	.word	0x240106ae
 800cbc0:	24010678 	.word	0x24010678
 800cbc4:	24010670 	.word	0x24010670
 800cbc8:	24010688 	.word	0x24010688
 800cbcc:	08013e9c 	.word	0x08013e9c
 800cbd0:	08013f84 	.word	0x08013f84
 800cbd4:	08012578 	.word	0x08012578
 800cbd8:	240106a0 	.word	0x240106a0
 800cbdc:	24010664 	.word	0x24010664
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800cbe0:	1ad1      	subs	r1, r2, r3
 800cbe2:	2900      	cmp	r1, #0
 800cbe4:	f6bf aedc 	bge.w	800c9a0 <tcp_receive+0xc0>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800cbe8:	48af      	ldr	r0, [pc, #700]	; (800cea8 <tcp_receive+0x5c8>)
 800cbea:	f7fe fd47 	bl	800b67c <tcp_seg_copy>
                  if (cseg != NULL) {
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	f43f aef1 	beq.w	800c9d6 <tcp_receive+0xf6>
                    tcp_oos_insert_segment(cseg, next);
 800cbf4:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 800cbf6:	6760      	str	r0, [r4, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800cbf8:	f7ff fd80 	bl	800c6fc <tcp_oos_insert_segment>
 800cbfc:	e6eb      	b.n	800c9d6 <tcp_receive+0xf6>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800cbfe:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	f77f aee8 	ble.w	800c9d6 <tcp_receive+0xf6>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800cc06:	8980      	ldrh	r0, [r0, #12]
 800cc08:	f7fc fffa 	bl	8009c00 <lwip_htons>
 800cc0c:	07c1      	lsls	r1, r0, #31
 800cc0e:	f53f aee2 	bmi.w	800c9d6 <tcp_receive+0xf6>
                next->next = tcp_seg_copy(&inseg);
 800cc12:	48a5      	ldr	r0, [pc, #660]	; (800cea8 <tcp_receive+0x5c8>)
 800cc14:	f7fe fd32 	bl	800b67c <tcp_seg_copy>
 800cc18:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	f43f aedb 	beq.w	800c9d6 <tcp_receive+0xf6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800cc20:	68eb      	ldr	r3, [r5, #12]
 800cc22:	892a      	ldrh	r2, [r5, #8]
 800cc24:	6859      	ldr	r1, [r3, #4]
 800cc26:	6833      	ldr	r3, [r6, #0]
 800cc28:	440a      	add	r2, r1
 800cc2a:	1ad2      	subs	r2, r2, r3
 800cc2c:	2a00      	cmp	r2, #0
 800cc2e:	dd05      	ble.n	800cc3c <tcp_receive+0x35c>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800cc30:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 800cc32:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800cc34:	b299      	uxth	r1, r3
 800cc36:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 800cc38:	f7fe f8ba 	bl	800adb0 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800cc3c:	6832      	ldr	r2, [r6, #0]
 800cc3e:	883b      	ldrh	r3, [r7, #0]
 800cc40:	4413      	add	r3, r2
 800cc42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800cc44:	1a9b      	subs	r3, r3, r2
 800cc46:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800cc48:	1a9b      	subs	r3, r3, r2
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	f77f aec3 	ble.w	800c9d6 <tcp_receive+0xf6>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800cc50:	682b      	ldr	r3, [r5, #0]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	8998      	ldrh	r0, [r3, #12]
 800cc56:	f7fc ffd3 	bl	8009c00 <lwip_htons>
 800cc5a:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800cc5c:	682b      	ldr	r3, [r5, #0]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800cc5e:	f100 82c3 	bmi.w	800d1e8 <tcp_receive+0x908>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800cc62:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800cc64:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 800cc66:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800cc68:	1a89      	subs	r1, r1, r2
 800cc6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800cc6c:	4411      	add	r1, r2
 800cc6e:	b289      	uxth	r1, r1
 800cc70:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800cc72:	f7fe f89d 	bl	800adb0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800cc76:	682b      	ldr	r3, [r5, #0]
 800cc78:	891d      	ldrh	r5, [r3, #8]
 800cc7a:	68db      	ldr	r3, [r3, #12]
 800cc7c:	8998      	ldrh	r0, [r3, #12]
 800cc7e:	f7fc ffbf 	bl	8009c00 <lwip_htons>
 800cc82:	f010 0003 	ands.w	r0, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800cc86:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 800cc88:	bf18      	it	ne
 800cc8a:	2001      	movne	r0, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800cc8c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
                    tcplen = TCP_TCPLEN(next->next);
 800cc8e:	182b      	adds	r3, r5, r0
 800cc90:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800cc92:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 800cc94:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800cc96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc98:	4413      	add	r3, r2
 800cc9a:	4299      	cmp	r1, r3
 800cc9c:	f43f ae9b 	beq.w	800c9d6 <tcp_receive+0xf6>
 800cca0:	4b82      	ldr	r3, [pc, #520]	; (800ceac <tcp_receive+0x5cc>)
 800cca2:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800cca6:	4982      	ldr	r1, [pc, #520]	; (800ceb0 <tcp_receive+0x5d0>)
 800cca8:	4882      	ldr	r0, [pc, #520]	; (800ceb4 <tcp_receive+0x5d4>)
 800ccaa:	f004 fb15 	bl	80112d8 <iprintf>
 800ccae:	e692      	b.n	800c9d6 <tcp_receive+0xf6>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800ccb0:	4b7e      	ldr	r3, [pc, #504]	; (800ceac <tcp_receive+0x5cc>)
 800ccb2:	f240 427b 	movw	r2, #1147	; 0x47b
 800ccb6:	4980      	ldr	r1, [pc, #512]	; (800ceb8 <tcp_receive+0x5d8>)
 800ccb8:	487e      	ldr	r0, [pc, #504]	; (800ceb4 <tcp_receive+0x5d4>)
 800ccba:	f004 fb0d 	bl	80112d8 <iprintf>
 800ccbe:	e615      	b.n	800c8ec <tcp_receive+0xc>
 800ccc0:	4f7e      	ldr	r7, [pc, #504]	; (800cebc <tcp_receive+0x5dc>)
 800ccc2:	e73b      	b.n	800cb3c <tcp_receive+0x25c>
        tcp_ack_now(pcb);
 800ccc4:	8b63      	ldrh	r3, [r4, #26]
 800ccc6:	f043 0302 	orr.w	r3, r3, #2
 800ccca:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800cccc:	e683      	b.n	800c9d6 <tcp_receive+0xf6>
      struct pbuf *p = inseg.p;
 800ccce:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 800cea8 <tcp_receive+0x5c8>
 800ccd2:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800ccd6:	2d00      	cmp	r5, #0
 800ccd8:	f000 8186 	beq.w	800cfe8 <tcp_receive+0x708>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ccdc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800cce0:	4598      	cmp	r8, r3
 800cce2:	f200 80d9 	bhi.w	800ce98 <tcp_receive+0x5b8>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800cce6:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 800ccea:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ccee:	891a      	ldrh	r2, [r3, #8]
 800ccf0:	4542      	cmp	r2, r8
 800ccf2:	f0c0 80c6 	bcc.w	800ce82 <tcp_receive+0x5a2>
      inseg.len -= off;
 800ccf6:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ccfa:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 800ccfe:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800cd02:	b292      	uxth	r2, r2
      inseg.len -= off;
 800cd04:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 800cd08:	896b      	ldrh	r3, [r5, #10]
 800cd0a:	4543      	cmp	r3, r8
 800cd0c:	d20a      	bcs.n	800cd24 <tcp_receive+0x444>
        p->len = 0;
 800cd0e:	2100      	movs	r1, #0
        off -= p->len;
 800cd10:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 800cd14:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 800cd16:	812a      	strh	r2, [r5, #8]
        p = p->next;
 800cd18:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 800cd1a:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 800cd1e:	896b      	ldrh	r3, [r5, #10]
 800cd20:	4543      	cmp	r3, r8
 800cd22:	d3f5      	bcc.n	800cd10 <tcp_receive+0x430>
      pbuf_remove_header(p, off);
 800cd24:	4641      	mov	r1, r8
 800cd26:	4628      	mov	r0, r5
 800cd28:	f7fd feb8 	bl	800aa9c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800cd2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd2e:	f8d9 200c 	ldr.w	r2, [r9, #12]
 800cd32:	6033      	str	r3, [r6, #0]
 800cd34:	6053      	str	r3, [r2, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800cd36:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	f43f ae4c 	beq.w	800c9d6 <tcp_receive+0xf6>
        tcplen = TCP_TCPLEN(&inseg);
 800cd3e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cd42:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800cd46:	8998      	ldrh	r0, [r3, #12]
 800cd48:	f7fc ff5a 	bl	8009c00 <lwip_htons>
 800cd4c:	f010 0003 	ands.w	r0, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 800cd50:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 800cd52:	bf18      	it	ne
 800cd54:	2001      	movne	r0, #1
 800cd56:	182b      	adds	r3, r5, r0
 800cd58:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 800cd5a:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 800cd5c:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 800cd5e:	f0c0 8197 	bcc.w	800d090 <tcp_receive+0x7b0>
        if (pcb->ooseq != NULL) {
 800cd62:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f000 80b6 	beq.w	800ced6 <tcp_receive+0x5f6>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800cd6a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cd6e:	8998      	ldrh	r0, [r3, #12]
 800cd70:	f7fc ff46 	bl	8009c00 <lwip_htons>
 800cd74:	07c2      	lsls	r2, r0, #31
 800cd76:	f100 80ab 	bmi.w	800ced0 <tcp_receive+0x5f0>
            struct tcp_seg *next = pcb->ooseq;
 800cd7a:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 800cd7c:	b955      	cbnz	r5, 800cd94 <tcp_receive+0x4b4>
 800cd7e:	e208      	b.n	800d192 <tcp_receive+0x8b2>
              next = next->next;
 800cd80:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 800cd84:	4628      	mov	r0, r5
 800cd86:	f7fe fc6b 	bl	800b660 <tcp_seg_free>
            while (next &&
 800cd8a:	4645      	mov	r5, r8
 800cd8c:	f1b8 0f00 	cmp.w	r8, #0
 800cd90:	f000 81ff 	beq.w	800d192 <tcp_receive+0x8b2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800cd94:	68e8      	ldr	r0, [r5, #12]
 800cd96:	883a      	ldrh	r2, [r7, #0]
 800cd98:	f8d6 e000 	ldr.w	lr, [r6]
 800cd9c:	892b      	ldrh	r3, [r5, #8]
 800cd9e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800cda2:	eb02 010e 	add.w	r1, r2, lr
 800cda6:	4463      	add	r3, ip
 800cda8:	1acb      	subs	r3, r1, r3
            while (next &&
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	f2c0 81b9 	blt.w	800d122 <tcp_receive+0x842>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800cdb0:	8980      	ldrh	r0, [r0, #12]
 800cdb2:	f7fc ff25 	bl	8009c00 <lwip_htons>
 800cdb6:	07c3      	lsls	r3, r0, #31
 800cdb8:	d5e2      	bpl.n	800cd80 <tcp_receive+0x4a0>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800cdba:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cdbe:	8998      	ldrh	r0, [r3, #12]
 800cdc0:	f7fc ff1e 	bl	8009c00 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800cdc4:	0780      	lsls	r0, r0, #30
 800cdc6:	d4db      	bmi.n	800cd80 <tcp_receive+0x4a0>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800cdc8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cdcc:	2001      	movs	r0, #1
 800cdce:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800cdd2:	f7fc ff15 	bl	8009c00 <lwip_htons>
 800cdd6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cdda:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 800cdde:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800cde2:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800cde4:	b280      	uxth	r0, r0
 800cde6:	f7fc ff0b 	bl	8009c00 <lwip_htons>
 800cdea:	f010 0003 	ands.w	r0, r0, #3
 800cdee:	bf18      	it	ne
 800cdf0:	2001      	movne	r0, #1
 800cdf2:	4480      	add	r8, r0
 800cdf4:	f8a7 8000 	strh.w	r8, [r7]
 800cdf8:	e7c2      	b.n	800cd80 <tcp_receive+0x4a0>
        pcb->unsent_oversize = 0;
 800cdfa:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 800cdfe:	e651      	b.n	800caa4 <tcp_receive+0x1c4>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800ce00:	8b62      	ldrh	r2, [r4, #26]
 800ce02:	f412 6f00 	tst.w	r2, #2048	; 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800ce06:	8e62      	ldrh	r2, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800ce08:	bf14      	ite	ne
 800ce0a:	2001      	movne	r0, #1
 800ce0c:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800ce0e:	fb12 f200 	smulbb	r2, r2, r0
 800ce12:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 800ce14:	428a      	cmp	r2, r1
 800ce16:	bf94      	ite	ls
 800ce18:	1898      	addls	r0, r3, r2
 800ce1a:	1858      	addhi	r0, r3, r1
 800ce1c:	b282      	uxth	r2, r0
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	f240 80f5 	bls.w	800d00e <tcp_receive+0x72e>
 800ce24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ce28:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 800ce2c:	e623      	b.n	800ca76 <tcp_receive+0x196>
          if ((pcb->unsent == NULL) ||
 800ce2e:	b148      	cbz	r0, 800ce44 <tcp_receive+0x564>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800ce30:	68c3      	ldr	r3, [r0, #12]
 800ce32:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 800ce34:	6858      	ldr	r0, [r3, #4]
 800ce36:	f7fc fee7 	bl	8009c08 <lwip_htonl>
 800ce3a:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	f73f af3f 	bgt.w	800ccc0 <tcp_receive+0x3e0>
            tcp_clear_flags(pcb, TF_RTO);
 800ce42:	8b63      	ldrh	r3, [r4, #26]
 800ce44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce48:	4f1c      	ldr	r7, [pc, #112]	; (800cebc <tcp_receive+0x5dc>)
 800ce4a:	8363      	strh	r3, [r4, #26]
 800ce4c:	e676      	b.n	800cb3c <tcp_receive+0x25c>
          if (pcb->rtime >= 0) {
 800ce4e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 800ce50:	0409      	lsls	r1, r1, #16
 800ce52:	f53f ae6b 	bmi.w	800cb2c <tcp_receive+0x24c>
 800ce56:	4298      	cmp	r0, r3
 800ce58:	f47f ae68 	bne.w	800cb2c <tcp_receive+0x24c>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800ce5c:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 800ce60:	29ff      	cmp	r1, #255	; 0xff
 800ce62:	f000 814e 	beq.w	800d102 <tcp_receive+0x822>
                ++pcb->dupacks;
 800ce66:	3101      	adds	r1, #1
 800ce68:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 800ce6a:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 800ce6c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 800ce70:	f200 8147 	bhi.w	800d102 <tcp_receive+0x822>
              if (pcb->dupacks >= 3) {
 800ce74:	f000 8151 	beq.w	800d11a <tcp_receive+0x83a>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800ce78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce7a:	2900      	cmp	r1, #0
 800ce7c:	f47f ae63 	bne.w	800cb46 <tcp_receive+0x266>
 800ce80:	e544      	b.n	800c90c <tcp_receive+0x2c>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ce82:	4b0a      	ldr	r3, [pc, #40]	; (800ceac <tcp_receive+0x5cc>)
 800ce84:	f240 5297 	movw	r2, #1431	; 0x597
 800ce88:	490d      	ldr	r1, [pc, #52]	; (800cec0 <tcp_receive+0x5e0>)
 800ce8a:	480a      	ldr	r0, [pc, #40]	; (800ceb4 <tcp_receive+0x5d4>)
 800ce8c:	f004 fa24 	bl	80112d8 <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ce90:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ce94:	891a      	ldrh	r2, [r3, #8]
 800ce96:	e72e      	b.n	800ccf6 <tcp_receive+0x416>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ce98:	4b04      	ldr	r3, [pc, #16]	; (800ceac <tcp_receive+0x5cc>)
 800ce9a:	f240 5295 	movw	r2, #1429	; 0x595
 800ce9e:	4909      	ldr	r1, [pc, #36]	; (800cec4 <tcp_receive+0x5e4>)
 800cea0:	4804      	ldr	r0, [pc, #16]	; (800ceb4 <tcp_receive+0x5d4>)
 800cea2:	f004 fa19 	bl	80112d8 <iprintf>
 800cea6:	e71e      	b.n	800cce6 <tcp_receive+0x406>
 800cea8:	24010678 	.word	0x24010678
 800ceac:	08013e9c 	.word	0x08013e9c
 800ceb0:	08013fd0 	.word	0x08013fd0
 800ceb4:	08012578 	.word	0x08012578
 800ceb8:	08013f68 	.word	0x08013f68
 800cebc:	240106ae 	.word	0x240106ae
 800cec0:	08013fc0 	.word	0x08013fc0
 800cec4:	08013fb0 	.word	0x08013fb0
              pcb->ooseq = pcb->ooseq->next;
 800cec8:	6803      	ldr	r3, [r0, #0]
 800ceca:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800cecc:	f7fe fbc8 	bl	800b660 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800ced0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d1f8      	bne.n	800cec8 <tcp_receive+0x5e8>
        pcb->rcv_nxt = seqno + tcplen;
 800ced6:	883a      	ldrh	r2, [r7, #0]
 800ced8:	6831      	ldr	r1, [r6, #0]
 800ceda:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800cedc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 800cede:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800cee0:	4293      	cmp	r3, r2
 800cee2:	f0c0 80cb 	bcc.w	800d07c <tcp_receive+0x79c>
        pcb->rcv_wnd -= tcplen;
 800cee6:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 800cee8:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 800ceea:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800ceec:	f7fe fa74 	bl	800b3d8 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 800cef0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cef4:	891a      	ldrh	r2, [r3, #8]
 800cef6:	b122      	cbz	r2, 800cf02 <tcp_receive+0x622>
          recv_data = inseg.p;
 800cef8:	4ab1      	ldr	r2, [pc, #708]	; (800d1c0 <tcp_receive+0x8e0>)
 800cefa:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 800cefc:	2300      	movs	r3, #0
 800cefe:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800cf02:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cf06:	8998      	ldrh	r0, [r3, #12]
 800cf08:	f7fc fe7a 	bl	8009c00 <lwip_htons>
 800cf0c:	07c2      	lsls	r2, r0, #31
 800cf0e:	d504      	bpl.n	800cf1a <tcp_receive+0x63a>
          recv_flags |= TF_GOT_FIN;
 800cf10:	4aac      	ldr	r2, [pc, #688]	; (800d1c4 <tcp_receive+0x8e4>)
 800cf12:	7813      	ldrb	r3, [r2, #0]
 800cf14:	f043 0320 	orr.w	r3, r3, #32
 800cf18:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800cf1a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800cf1c:	2d00      	cmp	r5, #0
 800cf1e:	d07b      	beq.n	800d018 <tcp_receive+0x738>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800cf20:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 800d1cc <tcp_receive+0x8ec>
 800cf24:	f8df 82bc 	ldr.w	r8, [pc, #700]	; 800d1e4 <tcp_receive+0x904>
 800cf28:	4fa7      	ldr	r7, [pc, #668]	; (800d1c8 <tcp_receive+0x8e8>)
 800cf2a:	e033      	b.n	800cf94 <tcp_receive+0x6b4>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800cf2c:	68eb      	ldr	r3, [r5, #12]
 800cf2e:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800cf32:	8998      	ldrh	r0, [r3, #12]
 800cf34:	f7fc fe64 	bl	8009c00 <lwip_htons>
 800cf38:	f010 0003 	ands.w	r0, r0, #3
 800cf3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800cf3e:	bf18      	it	ne
 800cf40:	2001      	movne	r0, #1
 800cf42:	4450      	add	r0, sl
 800cf44:	1a1b      	subs	r3, r3, r0
          tcp_update_rcv_ann_wnd(pcb);
 800cf46:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800cf48:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800cf4a:	f7fe fa45 	bl	800b3d8 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800cf4e:	6869      	ldr	r1, [r5, #4]
 800cf50:	890b      	ldrh	r3, [r1, #8]
 800cf52:	b13b      	cbz	r3, 800cf64 <tcp_receive+0x684>
            if (recv_data) {
 800cf54:	4b9a      	ldr	r3, [pc, #616]	; (800d1c0 <tcp_receive+0x8e0>)
 800cf56:	6818      	ldr	r0, [r3, #0]
 800cf58:	2800      	cmp	r0, #0
 800cf5a:	d05b      	beq.n	800d014 <tcp_receive+0x734>
              pbuf_cat(recv_data, cseg->p);
 800cf5c:	f7fd ffaa 	bl	800aeb4 <pbuf_cat>
            cseg->p = NULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800cf64:	68eb      	ldr	r3, [r5, #12]
 800cf66:	8998      	ldrh	r0, [r3, #12]
 800cf68:	f7fc fe4a 	bl	8009c00 <lwip_htons>
 800cf6c:	07c3      	lsls	r3, r0, #31
 800cf6e:	d509      	bpl.n	800cf84 <tcp_receive+0x6a4>
            recv_flags |= TF_GOT_FIN;
 800cf70:	4a94      	ldr	r2, [pc, #592]	; (800d1c4 <tcp_receive+0x8e4>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800cf72:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 800cf74:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800cf76:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 800cf78:	f043 0320 	orr.w	r3, r3, #32
 800cf7c:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800cf7e:	d101      	bne.n	800cf84 <tcp_receive+0x6a4>
              pcb->state = CLOSE_WAIT;
 800cf80:	2307      	movs	r3, #7
 800cf82:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 800cf84:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 800cf86:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 800cf88:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 800cf8a:	f7fe fb69 	bl	800b660 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800cf8e:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800cf90:	2d00      	cmp	r5, #0
 800cf92:	d041      	beq.n	800d018 <tcp_receive+0x738>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800cf94:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 800cf96:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800cf98:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 800cf9a:	428b      	cmp	r3, r1
 800cf9c:	d13c      	bne.n	800d018 <tcp_receive+0x738>
          seqno = pcb->ooseq->tcphdr->seqno;
 800cf9e:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800cfa0:	8990      	ldrh	r0, [r2, #12]
 800cfa2:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800cfa6:	f7fc fe2b 	bl	8009c00 <lwip_htons>
 800cfaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfac:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800cfb0:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800cfb4:	bf18      	it	ne
 800cfb6:	2001      	movne	r0, #1
 800cfb8:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800cfba:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800cfbc:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800cfbe:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800cfc2:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800cfc4:	8998      	ldrh	r0, [r3, #12]
 800cfc6:	f7fc fe1b 	bl	8009c00 <lwip_htons>
 800cfca:	f010 0003 	ands.w	r0, r0, #3
 800cfce:	bf18      	it	ne
 800cfd0:	2001      	movne	r0, #1
 800cfd2:	4458      	add	r0, fp
 800cfd4:	4582      	cmp	sl, r0
 800cfd6:	d2a9      	bcs.n	800cf2c <tcp_receive+0x64c>
 800cfd8:	464b      	mov	r3, r9
 800cfda:	f240 622b 	movw	r2, #1579	; 0x62b
 800cfde:	4641      	mov	r1, r8
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	f004 f979 	bl	80112d8 <iprintf>
 800cfe6:	e7a1      	b.n	800cf2c <tcp_receive+0x64c>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800cfe8:	4b78      	ldr	r3, [pc, #480]	; (800d1cc <tcp_receive+0x8ec>)
 800cfea:	f240 5294 	movw	r2, #1428	; 0x594
 800cfee:	4978      	ldr	r1, [pc, #480]	; (800d1d0 <tcp_receive+0x8f0>)
 800cff0:	4875      	ldr	r0, [pc, #468]	; (800d1c8 <tcp_receive+0x8e8>)
 800cff2:	f004 f971 	bl	80112d8 <iprintf>
 800cff6:	e671      	b.n	800ccdc <tcp_receive+0x3fc>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800cff8:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800cffc:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800cffe:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d000:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800d002:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d006:	b292      	uxth	r2, r2
 800d008:	4293      	cmp	r3, r2
 800d00a:	f63f af0b 	bhi.w	800ce24 <tcp_receive+0x544>
 800d00e:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
 800d012:	e530      	b.n	800ca76 <tcp_receive+0x196>
              recv_data = cseg->p;
 800d014:	6019      	str	r1, [r3, #0]
 800d016:	e7a3      	b.n	800cf60 <tcp_receive+0x680>
        tcp_ack(pcb);
 800d018:	8b63      	ldrh	r3, [r4, #26]
 800d01a:	07d8      	lsls	r0, r3, #31
 800d01c:	d50a      	bpl.n	800d034 <tcp_receive+0x754>
 800d01e:	f023 0301 	bic.w	r3, r3, #1
 800d022:	f043 0302 	orr.w	r3, r3, #2
 800d026:	8363      	strh	r3, [r4, #26]
 800d028:	e47f      	b.n	800c92a <tcp_receive+0x4a>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800d02a:	486a      	ldr	r0, [pc, #424]	; (800d1d4 <tcp_receive+0x8f4>)
 800d02c:	f7fe fb26 	bl	800b67c <tcp_seg_copy>
 800d030:	6760      	str	r0, [r4, #116]	; 0x74
 800d032:	e4d0      	b.n	800c9d6 <tcp_receive+0xf6>
        tcp_ack(pcb);
 800d034:	f043 0301 	orr.w	r3, r3, #1
 800d038:	8363      	strh	r3, [r4, #26]
 800d03a:	e476      	b.n	800c92a <tcp_receive+0x4a>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800d03c:	4865      	ldr	r0, [pc, #404]	; (800d1d4 <tcp_receive+0x8f4>)
 800d03e:	f7fe fb1d 	bl	800b67c <tcp_seg_copy>
                  if (cseg != NULL) {
 800d042:	4607      	mov	r7, r0
 800d044:	2800      	cmp	r0, #0
 800d046:	f43f acc6 	beq.w	800c9d6 <tcp_receive+0xf6>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800d04a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d04e:	6832      	ldr	r2, [r6, #0]
 800d050:	6859      	ldr	r1, [r3, #4]
 800d052:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800d056:	440b      	add	r3, r1
 800d058:	1a9b      	subs	r3, r3, r2
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	dd07      	ble.n	800d06e <tcp_receive+0x78e>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d05e:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 800d060:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d064:	b291      	uxth	r1, r2
 800d066:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 800d06a:	f7fd fea1 	bl	800adb0 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 800d06e:	4629      	mov	r1, r5
 800d070:	4638      	mov	r0, r7
                    prev->next = cseg;
 800d072:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800d076:	f7ff fb41 	bl	800c6fc <tcp_oos_insert_segment>
 800d07a:	e4ac      	b.n	800c9d6 <tcp_receive+0xf6>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d07c:	4b53      	ldr	r3, [pc, #332]	; (800d1cc <tcp_receive+0x8ec>)
 800d07e:	f240 6207 	movw	r2, #1543	; 0x607
 800d082:	4955      	ldr	r1, [pc, #340]	; (800d1d8 <tcp_receive+0x8f8>)
 800d084:	4850      	ldr	r0, [pc, #320]	; (800d1c8 <tcp_receive+0x8e8>)
 800d086:	f004 f927 	bl	80112d8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800d08a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d08c:	883a      	ldrh	r2, [r7, #0]
 800d08e:	e72a      	b.n	800cee6 <tcp_receive+0x606>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d090:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d094:	8998      	ldrh	r0, [r3, #12]
 800d096:	f7fc fdb3 	bl	8009c00 <lwip_htons>
 800d09a:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d09c:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d0a0:	d47b      	bmi.n	800d19a <tcp_receive+0x8ba>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d0a2:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 800d0a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d0a6:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d0aa:	f7fc fda9 	bl	8009c00 <lwip_htons>
 800d0ae:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 800d0b0:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d0b4:	d503      	bpl.n	800d0be <tcp_receive+0x7de>
            inseg.len -= 1;
 800d0b6:	3901      	subs	r1, #1
 800d0b8:	b289      	uxth	r1, r1
 800d0ba:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800d0be:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800d0c2:	f7fd fe75 	bl	800adb0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800d0c6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d0ca:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 800d0ce:	8998      	ldrh	r0, [r3, #12]
 800d0d0:	f7fc fd96 	bl	8009c00 <lwip_htons>
 800d0d4:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d0d8:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 800d0da:	bf18      	it	ne
 800d0dc:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d0de:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 800d0e0:	182b      	adds	r3, r5, r0
 800d0e2:	b29b      	uxth	r3, r3
 800d0e4:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d0e6:	4413      	add	r3, r2
 800d0e8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800d0ea:	440a      	add	r2, r1
 800d0ec:	4293      	cmp	r3, r2
 800d0ee:	f43f ae38 	beq.w	800cd62 <tcp_receive+0x482>
 800d0f2:	4b36      	ldr	r3, [pc, #216]	; (800d1cc <tcp_receive+0x8ec>)
 800d0f4:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800d0f8:	4938      	ldr	r1, [pc, #224]	; (800d1dc <tcp_receive+0x8fc>)
 800d0fa:	4833      	ldr	r0, [pc, #204]	; (800d1c8 <tcp_receive+0x8e8>)
 800d0fc:	f004 f8ec 	bl	80112d8 <iprintf>
 800d100:	e62f      	b.n	800cd62 <tcp_receive+0x482>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800d102:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800d106:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d10a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800d10c:	4413      	add	r3, r2
 800d10e:	b29b      	uxth	r3, r3
 800d110:	429a      	cmp	r2, r3
 800d112:	bf88      	it	hi
 800d114:	460b      	movhi	r3, r1
 800d116:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 800d11a:	4620      	mov	r0, r4
 800d11c:	f001 fdda 	bl	800ecd4 <tcp_rexmit_fast>
      if (!found_dupack) {
 800d120:	e50c      	b.n	800cb3c <tcp_receive+0x25c>
                TCP_SEQ_GT(seqno + tcplen,
 800d122:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 800d126:	2b00      	cmp	r3, #0
 800d128:	dc01      	bgt.n	800d12e <tcp_receive+0x84e>
            pcb->ooseq = next;
 800d12a:	6765      	str	r5, [r4, #116]	; 0x74
 800d12c:	e6d6      	b.n	800cedc <tcp_receive+0x5fc>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800d12e:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d132:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800d136:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d13a:	8998      	ldrh	r0, [r3, #12]
 800d13c:	f7fc fd60 	bl	8009c00 <lwip_htons>
 800d140:	0781      	lsls	r1, r0, #30
 800d142:	d504      	bpl.n	800d14e <tcp_receive+0x86e>
                inseg.len -= 1;
 800d144:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800d148:	3b01      	subs	r3, #1
 800d14a:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800d14e:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 800d152:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800d156:	f7fd fe2b 	bl	800adb0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800d15a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d15e:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 800d162:	8998      	ldrh	r0, [r3, #12]
 800d164:	f7fc fd4c 	bl	8009c00 <lwip_htons>
 800d168:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800d16c:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 800d16e:	bf18      	it	ne
 800d170:	2001      	movne	r0, #1
 800d172:	eb08 0200 	add.w	r2, r8, r0
 800d176:	b292      	uxth	r2, r2
 800d178:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800d17a:	6859      	ldr	r1, [r3, #4]
 800d17c:	6833      	ldr	r3, [r6, #0]
 800d17e:	4413      	add	r3, r2
 800d180:	428b      	cmp	r3, r1
 800d182:	d0d2      	beq.n	800d12a <tcp_receive+0x84a>
 800d184:	4b11      	ldr	r3, [pc, #68]	; (800d1cc <tcp_receive+0x8ec>)
 800d186:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800d18a:	4915      	ldr	r1, [pc, #84]	; (800d1e0 <tcp_receive+0x900>)
 800d18c:	480e      	ldr	r0, [pc, #56]	; (800d1c8 <tcp_receive+0x8e8>)
 800d18e:	f004 f8a3 	bl	80112d8 <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 800d192:	883a      	ldrh	r2, [r7, #0]
 800d194:	6831      	ldr	r1, [r6, #0]
 800d196:	4411      	add	r1, r2
 800d198:	e7c7      	b.n	800d12a <tcp_receive+0x84a>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d19a:	899d      	ldrh	r5, [r3, #12]
 800d19c:	4628      	mov	r0, r5
 800d19e:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 800d1a2:	f7fc fd2d 	bl	8009c00 <lwip_htons>
 800d1a6:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800d1aa:	f7fc fd29 	bl	8009c00 <lwip_htons>
 800d1ae:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800d1b2:	4328      	orrs	r0, r5
 800d1b4:	8198      	strh	r0, [r3, #12]
 800d1b6:	b280      	uxth	r0, r0
 800d1b8:	e774      	b.n	800d0a4 <tcp_receive+0x7c4>
                    pcb->ooseq = cseg;
 800d1ba:	6760      	str	r0, [r4, #116]	; 0x74
 800d1bc:	e408      	b.n	800c9d0 <tcp_receive+0xf0>
 800d1be:	bf00      	nop
 800d1c0:	2401068c 	.word	0x2401068c
 800d1c4:	24010690 	.word	0x24010690
 800d1c8:	08012578 	.word	0x08012578
 800d1cc:	08013e9c 	.word	0x08013e9c
 800d1d0:	08013fa0 	.word	0x08013fa0
 800d1d4:	24010678 	.word	0x24010678
 800d1d8:	08014044 	.word	0x08014044
 800d1dc:	08013fd0 	.word	0x08013fd0
 800d1e0:	08014008 	.word	0x08014008
 800d1e4:	08014064 	.word	0x08014064
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800d1e8:	68db      	ldr	r3, [r3, #12]
 800d1ea:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800d1ee:	4640      	mov	r0, r8
 800d1f0:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 800d1f4:	f7fc fd04 	bl	8009c00 <lwip_htons>
 800d1f8:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800d1fc:	f7fc fd00 	bl	8009c00 <lwip_htons>
 800d200:	682b      	ldr	r3, [r5, #0]
 800d202:	ea40 0008 	orr.w	r0, r0, r8
 800d206:	68da      	ldr	r2, [r3, #12]
 800d208:	8190      	strh	r0, [r2, #12]
 800d20a:	e52a      	b.n	800cc62 <tcp_receive+0x382>
 800d20c:	f8df 9004 	ldr.w	r9, [pc, #4]	; 800d214 <tcp_receive+0x934>
 800d210:	e595      	b.n	800cd3e <tcp_receive+0x45e>
 800d212:	bf00      	nop
 800d214:	24010678 	.word	0x24010678

0800d218 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800d218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800d21c:	4605      	mov	r5, r0
 800d21e:	2800      	cmp	r0, #0
 800d220:	d07b      	beq.n	800d31a <tcp_parseopt+0x102>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800d222:	4b4b      	ldr	r3, [pc, #300]	; (800d350 <tcp_parseopt+0x138>)
 800d224:	8818      	ldrh	r0, [r3, #0]
 800d226:	2800      	cmp	r0, #0
 800d228:	d03c      	beq.n	800d2a4 <tcp_parseopt+0x8c>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d22a:	4b4a      	ldr	r3, [pc, #296]	; (800d354 <tcp_parseopt+0x13c>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d22c:	2200      	movs	r2, #0
 800d22e:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800d36c <tcp_parseopt+0x154>
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
          mss |= tcp_get_next_optbyte();
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d232:	f240 5ab3 	movw	sl, #1459	; 0x5b3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d236:	f8b3 e000 	ldrh.w	lr, [r3]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800d23a:	4611      	mov	r1, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d23c:	4b46      	ldr	r3, [pc, #280]	; (800d358 <tcp_parseopt+0x140>)
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d23e:	f240 59b4 	movw	r9, #1460	; 0x5b4
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d242:	fa5f f78e 	uxtb.w	r7, lr
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d246:	f8a8 2000 	strh.w	r2, [r8]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d24a:	681c      	ldr	r4, [r3, #0]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800d24c:	4b43      	ldr	r3, [pc, #268]	; (800d35c <tcp_parseopt+0x144>)
 800d24e:	681e      	ldr	r6, [r3, #0]
 800d250:	f101 0c14 	add.w	ip, r1, #20
 800d254:	44b4      	add	ip, r6
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d256:	4288      	cmp	r0, r1
  u16_t optidx = tcp_optidx++;
 800d258:	f101 0301 	add.w	r3, r1, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d25c:	d96b      	bls.n	800d336 <tcp_parseopt+0x11e>
  u16_t optidx = tcp_optidx++;
 800d25e:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d260:	b1b4      	cbz	r4, 800d290 <tcp_parseopt+0x78>
 800d262:	458e      	cmp	lr, r1
    return tcphdr_opt2[idx];
 800d264:	eba3 0207 	sub.w	r2, r3, r7
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d268:	d812      	bhi.n	800d290 <tcp_parseopt+0x78>
    return tcphdr_opt2[idx];
 800d26a:	3a01      	subs	r2, #1
 800d26c:	b2d2      	uxtb	r2, r2
 800d26e:	5ca2      	ldrb	r2, [r4, r2]
      switch (opt) {
 800d270:	2a01      	cmp	r2, #1
 800d272:	d011      	beq.n	800d298 <tcp_parseopt+0x80>
 800d274:	2a02      	cmp	r2, #2
 800d276:	d017      	beq.n	800d2a8 <tcp_parseopt+0x90>
 800d278:	b192      	cbz	r2, 800d2a0 <tcp_parseopt+0x88>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d27a:	b10c      	cbz	r4, 800d280 <tcp_parseopt+0x68>
 800d27c:	4573      	cmp	r3, lr
 800d27e:	d23d      	bcs.n	800d2fc <tcp_parseopt+0xe4>
    return opts[optidx];
 800d280:	4433      	add	r3, r6
 800d282:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 800d284:	2b01      	cmp	r3, #1
 800d286:	d95e      	bls.n	800d346 <tcp_parseopt+0x12e>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800d288:	440b      	add	r3, r1
 800d28a:	b299      	uxth	r1, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d28c:	2201      	movs	r2, #1
 800d28e:	e7df      	b.n	800d250 <tcp_parseopt+0x38>
    return opts[optidx];
 800d290:	f89c 2000 	ldrb.w	r2, [ip]
      switch (opt) {
 800d294:	2a01      	cmp	r2, #1
 800d296:	d1ed      	bne.n	800d274 <tcp_parseopt+0x5c>
 800d298:	f10c 0c01 	add.w	ip, ip, #1
  u16_t optidx = tcp_optidx++;
 800d29c:	4619      	mov	r1, r3
 800d29e:	e7da      	b.n	800d256 <tcp_parseopt+0x3e>
 800d2a0:	f8a8 3000 	strh.w	r3, [r8]
      }
    }
  }
}
 800d2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  u16_t optidx = tcp_optidx++;
 800d2a8:	1c8a      	adds	r2, r1, #2
 800d2aa:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d2ac:	b10c      	cbz	r4, 800d2b2 <tcp_parseopt+0x9a>
 800d2ae:	4573      	cmp	r3, lr
 800d2b0:	d220      	bcs.n	800d2f4 <tcp_parseopt+0xdc>
    return opts[optidx];
 800d2b2:	4433      	add	r3, r6
 800d2b4:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800d2b6:	2b04      	cmp	r3, #4
 800d2b8:	d142      	bne.n	800d340 <tcp_parseopt+0x128>
 800d2ba:	1c53      	adds	r3, r2, #1
 800d2bc:	4283      	cmp	r3, r0
 800d2be:	da3f      	bge.n	800d340 <tcp_parseopt+0x128>
  u16_t optidx = tcp_optidx++;
 800d2c0:	1ccb      	adds	r3, r1, #3
 800d2c2:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d2c4:	2c00      	cmp	r4, #0
 800d2c6:	d030      	beq.n	800d32a <tcp_parseopt+0x112>
 800d2c8:	4596      	cmp	lr, r2
 800d2ca:	d81b      	bhi.n	800d304 <tcp_parseopt+0xec>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d2cc:	1bd2      	subs	r2, r2, r7
  u16_t optidx = tcp_optidx++;
 800d2ce:	3104      	adds	r1, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d2d0:	459e      	cmp	lr, r3
    return tcphdr_opt2[idx];
 800d2d2:	b2d2      	uxtb	r2, r2
  u16_t optidx = tcp_optidx++;
 800d2d4:	b289      	uxth	r1, r1
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d2d6:	5ca2      	ldrb	r2, [r4, r2]
 800d2d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d2dc:	d81a      	bhi.n	800d314 <tcp_parseopt+0xfc>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d2de:	1bdb      	subs	r3, r3, r7
    return tcphdr_opt2[idx];
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	5ce3      	ldrb	r3, [r4, r3]
          mss |= tcp_get_next_optbyte();
 800d2e4:	4313      	orrs	r3, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d2e6:	1e5a      	subs	r2, r3, #1
 800d2e8:	b292      	uxth	r2, r2
 800d2ea:	4552      	cmp	r2, sl
 800d2ec:	bf88      	it	hi
 800d2ee:	464b      	movhi	r3, r9
 800d2f0:	866b      	strh	r3, [r5, #50]	; 0x32
          break;
 800d2f2:	e7cb      	b.n	800d28c <tcp_parseopt+0x74>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d2f4:	1bdb      	subs	r3, r3, r7
    return tcphdr_opt2[idx];
 800d2f6:	b2db      	uxtb	r3, r3
 800d2f8:	5ce3      	ldrb	r3, [r4, r3]
 800d2fa:	e7dc      	b.n	800d2b6 <tcp_parseopt+0x9e>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d2fc:	1bdb      	subs	r3, r3, r7
    return tcphdr_opt2[idx];
 800d2fe:	b2db      	uxtb	r3, r3
 800d300:	5ce3      	ldrb	r3, [r4, r3]
 800d302:	e7bf      	b.n	800d284 <tcp_parseopt+0x6c>
    return opts[optidx];
 800d304:	4432      	add	r2, r6
  u16_t optidx = tcp_optidx++;
 800d306:	3104      	adds	r1, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d308:	459e      	cmp	lr, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d30a:	7d12      	ldrb	r2, [r2, #20]
  u16_t optidx = tcp_optidx++;
 800d30c:	b289      	uxth	r1, r1
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d30e:	ea4f 2202 	mov.w	r2, r2, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d312:	d9e4      	bls.n	800d2de <tcp_parseopt+0xc6>
    return opts[optidx];
 800d314:	4433      	add	r3, r6
 800d316:	7d1b      	ldrb	r3, [r3, #20]
 800d318:	e7e4      	b.n	800d2e4 <tcp_parseopt+0xcc>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800d31a:	4b11      	ldr	r3, [pc, #68]	; (800d360 <tcp_parseopt+0x148>)
 800d31c:	f240 727d 	movw	r2, #1917	; 0x77d
 800d320:	4910      	ldr	r1, [pc, #64]	; (800d364 <tcp_parseopt+0x14c>)
 800d322:	4811      	ldr	r0, [pc, #68]	; (800d368 <tcp_parseopt+0x150>)
 800d324:	f003 ffd8 	bl	80112d8 <iprintf>
 800d328:	e77b      	b.n	800d222 <tcp_parseopt+0xa>
    return opts[optidx];
 800d32a:	4432      	add	r2, r6
  u16_t optidx = tcp_optidx++;
 800d32c:	3104      	adds	r1, #4
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d32e:	7d12      	ldrb	r2, [r2, #20]
  u16_t optidx = tcp_optidx++;
 800d330:	b289      	uxth	r1, r1
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d332:	0212      	lsls	r2, r2, #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d334:	e7ee      	b.n	800d314 <tcp_parseopt+0xfc>
 800d336:	2a00      	cmp	r2, #0
 800d338:	d0b4      	beq.n	800d2a4 <tcp_parseopt+0x8c>
 800d33a:	f8a8 1000 	strh.w	r1, [r8]
 800d33e:	e7b1      	b.n	800d2a4 <tcp_parseopt+0x8c>
 800d340:	f8a8 2000 	strh.w	r2, [r8]
 800d344:	e7ae      	b.n	800d2a4 <tcp_parseopt+0x8c>
  u16_t optidx = tcp_optidx++;
 800d346:	3102      	adds	r1, #2
 800d348:	f8a8 1000 	strh.w	r1, [r8]
 800d34c:	e7aa      	b.n	800d2a4 <tcp_parseopt+0x8c>
 800d34e:	bf00      	nop
 800d350:	240106ac 	.word	0x240106ac
 800d354:	240106a4 	.word	0x240106a4
 800d358:	240106a8 	.word	0x240106a8
 800d35c:	240106a0 	.word	0x240106a0
 800d360:	08013e9c 	.word	0x08013e9c
 800d364:	0801408c 	.word	0x0801408c
 800d368:	08012578 	.word	0x08012578
 800d36c:	2401069c 	.word	0x2401069c

0800d370 <tcp_input>:
{
 800d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	4604      	mov	r4, r0
 800d376:	b087      	sub	sp, #28
  LWIP_ASSERT_CORE_LOCKED();
 800d378:	f7f9 ff0a 	bl	8007190 <sys_check_core_locking>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800d37c:	2c00      	cmp	r4, #0
 800d37e:	f000 80d6 	beq.w	800d52e <tcp_input+0x1be>
  if (p->len < TCP_HLEN) {
 800d382:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 800d384:	4e6d      	ldr	r6, [pc, #436]	; (800d53c <tcp_input+0x1cc>)
 800d386:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 800d388:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 800d38a:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 800d38c:	d805      	bhi.n	800d39a <tcp_input+0x2a>
  pbuf_free(p);
 800d38e:	4620      	mov	r0, r4
}
 800d390:	b007      	add	sp, #28
 800d392:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800d396:	f7fd bbed 	b.w	800ab74 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800d39a:	4f69      	ldr	r7, [pc, #420]	; (800d540 <tcp_input+0x1d0>)
 800d39c:	6839      	ldr	r1, [r7, #0]
 800d39e:	6978      	ldr	r0, [r7, #20]
 800d3a0:	f003 f90a 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	2800      	cmp	r0, #0
 800d3a8:	d1f1      	bne.n	800d38e <tcp_input+0x1e>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800d3b0:	2be0      	cmp	r3, #224	; 0xe0
 800d3b2:	d0ec      	beq.n	800d38e <tcp_input+0x1e>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800d3b4:	6833      	ldr	r3, [r6, #0]
 800d3b6:	8998      	ldrh	r0, [r3, #12]
 800d3b8:	f7fc fc22 	bl	8009c00 <lwip_htons>
 800d3bc:	0a80      	lsrs	r0, r0, #10
 800d3be:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800d3c2:	2913      	cmp	r1, #19
 800d3c4:	d9e3      	bls.n	800d38e <tcp_input+0x1e>
 800d3c6:	8923      	ldrh	r3, [r4, #8]
 800d3c8:	b28a      	uxth	r2, r1
 800d3ca:	428b      	cmp	r3, r1
 800d3cc:	d3df      	bcc.n	800d38e <tcp_input+0x1e>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800d3ce:	f1a2 0314 	sub.w	r3, r2, #20
  if (p->len >= hdrlen_bytes) {
 800d3d2:	8960      	ldrh	r0, [r4, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800d3d4:	f8df 919c 	ldr.w	r9, [pc, #412]	; 800d574 <tcp_input+0x204>
 800d3d8:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 800d3da:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800d578 <tcp_input+0x208>
  if (p->len >= hdrlen_bytes) {
 800d3de:	4290      	cmp	r0, r2
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800d3e0:	f8a9 3000 	strh.w	r3, [r9]
  tcphdr_opt2 = NULL;
 800d3e4:	f8c8 5000 	str.w	r5, [r8]
  if (p->len >= hdrlen_bytes) {
 800d3e8:	f080 819a 	bcs.w	800d720 <tcp_input+0x3b0>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800d3ec:	6823      	ldr	r3, [r4, #0]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	f000 836e 	beq.w	800dad0 <tcp_input+0x760>
    pbuf_remove_header(p, TCP_HLEN);
 800d3f4:	2114      	movs	r1, #20
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	f7fd fb50 	bl	800aa9c <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 800d3fc:	8965      	ldrh	r5, [r4, #10]
 800d3fe:	4b51      	ldr	r3, [pc, #324]	; (800d544 <tcp_input+0x1d4>)
    pbuf_remove_header(p, tcphdr_opt1len);
 800d400:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800d402:	f8b9 a000 	ldrh.w	sl, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 800d406:	4629      	mov	r1, r5
    tcphdr_opt1len = p->len;
 800d408:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 800d40a:	f7fd fb47 	bl	800aa9c <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800d40e:	ebaa 0905 	sub.w	r9, sl, r5
    if (opt2len > p->next->len) {
 800d412:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800d414:	fa1f f989 	uxth.w	r9, r9
    if (opt2len > p->next->len) {
 800d418:	8943      	ldrh	r3, [r0, #10]
 800d41a:	454b      	cmp	r3, r9
 800d41c:	d3b7      	bcc.n	800d38e <tcp_input+0x1e>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800d41e:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 800d420:	4649      	mov	r1, r9
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800d422:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 800d426:	f7fd fb39 	bl	800aa9c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800d42a:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800d42c:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800d42e:	442b      	add	r3, r5
 800d430:	eba3 030a 	sub.w	r3, r3, sl
 800d434:	b29b      	uxth	r3, r3
 800d436:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800d438:	2a00      	cmp	r2, #0
 800d43a:	f040 8350 	bne.w	800dade <tcp_input+0x76e>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800d43e:	6822      	ldr	r2, [r4, #0]
 800d440:	8912      	ldrh	r2, [r2, #8]
 800d442:	429a      	cmp	r2, r3
 800d444:	d005      	beq.n	800d452 <tcp_input+0xe2>
 800d446:	4b40      	ldr	r3, [pc, #256]	; (800d548 <tcp_input+0x1d8>)
 800d448:	22e0      	movs	r2, #224	; 0xe0
 800d44a:	4940      	ldr	r1, [pc, #256]	; (800d54c <tcp_input+0x1dc>)
 800d44c:	4840      	ldr	r0, [pc, #256]	; (800d550 <tcp_input+0x1e0>)
 800d44e:	f003 ff43 	bl	80112d8 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800d452:	6835      	ldr	r5, [r6, #0]
 800d454:	8828      	ldrh	r0, [r5, #0]
 800d456:	f7fc fbd3 	bl	8009c00 <lwip_htons>
 800d45a:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800d45c:	6835      	ldr	r5, [r6, #0]
 800d45e:	8868      	ldrh	r0, [r5, #2]
 800d460:	f7fc fbce 	bl	8009c00 <lwip_htons>
 800d464:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800d466:	6835      	ldr	r5, [r6, #0]
 800d468:	6868      	ldr	r0, [r5, #4]
 800d46a:	f7fc fbcd 	bl	8009c08 <lwip_htonl>
 800d46e:	4b39      	ldr	r3, [pc, #228]	; (800d554 <tcp_input+0x1e4>)
 800d470:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800d472:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800d474:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800d476:	68a8      	ldr	r0, [r5, #8]
 800d478:	f7fc fbc6 	bl	8009c08 <lwip_htonl>
 800d47c:	4b36      	ldr	r3, [pc, #216]	; (800d558 <tcp_input+0x1e8>)
 800d47e:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800d480:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800d482:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800d484:	89e8      	ldrh	r0, [r5, #14]
 800d486:	f7fc fbbb 	bl	8009c00 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800d48a:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800d48c:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 800d48e:	8998      	ldrh	r0, [r3, #12]
 800d490:	f7fc fbb6 	bl	8009c00 <lwip_htons>
 800d494:	4931      	ldr	r1, [pc, #196]	; (800d55c <tcp_input+0x1ec>)
 800d496:	f000 033f 	and.w	r3, r0, #63	; 0x3f
  tcplen = p->tot_len;
 800d49a:	8922      	ldrh	r2, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 800d49c:	700b      	strb	r3, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800d49e:	0783      	lsls	r3, r0, #30
 800d4a0:	f040 8144 	bne.w	800d72c <tcp_input+0x3bc>
  tcplen = p->tot_len;
 800d4a4:	4b2e      	ldr	r3, [pc, #184]	; (800d560 <tcp_input+0x1f0>)
 800d4a6:	9305      	str	r3, [sp, #20]
 800d4a8:	801a      	strh	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d4aa:	4b2e      	ldr	r3, [pc, #184]	; (800d564 <tcp_input+0x1f4>)
 800d4ac:	681d      	ldr	r5, [r3, #0]
 800d4ae:	2d00      	cmp	r5, #0
 800d4b0:	f000 80e5 	beq.w	800d67e <tcp_input+0x30e>
  prev = NULL;
 800d4b4:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800d4b8:	f8df a08c 	ldr.w	sl, [pc, #140]	; 800d548 <tcp_input+0x1d8>
 800d4bc:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 800d57c <tcp_input+0x20c>
 800d4c0:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d550 <tcp_input+0x1e0>
 800d4c4:	e017      	b.n	800d4f6 <tcp_input+0x186>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800d4c6:	2b0a      	cmp	r3, #10
 800d4c8:	d021      	beq.n	800d50e <tcp_input+0x19e>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800d4ca:	2b01      	cmp	r3, #1
 800d4cc:	d028      	beq.n	800d520 <tcp_input+0x1b0>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d4ce:	7a2a      	ldrb	r2, [r5, #8]
 800d4d0:	b132      	cbz	r2, 800d4e0 <tcp_input+0x170>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d4d8:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d4da:	b2db      	uxtb	r3, r3
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	d104      	bne.n	800d4ea <tcp_input+0x17a>
    if (pcb->remote_port == tcphdr->src &&
 800d4e0:	6833      	ldr	r3, [r6, #0]
 800d4e2:	8b29      	ldrh	r1, [r5, #24]
 800d4e4:	881a      	ldrh	r2, [r3, #0]
 800d4e6:	4291      	cmp	r1, r2
 800d4e8:	d04a      	beq.n	800d580 <tcp_input+0x210>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d4ea:	68eb      	ldr	r3, [r5, #12]
 800d4ec:	46a8      	mov	r8, r5
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	f000 80c5 	beq.w	800d67e <tcp_input+0x30e>
 800d4f4:	461d      	mov	r5, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800d4f6:	7d2b      	ldrb	r3, [r5, #20]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d1e4      	bne.n	800d4c6 <tcp_input+0x156>
 800d4fc:	4653      	mov	r3, sl
 800d4fe:	22fb      	movs	r2, #251	; 0xfb
 800d500:	4659      	mov	r1, fp
 800d502:	4648      	mov	r0, r9
 800d504:	f003 fee8 	bl	80112d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800d508:	7d2b      	ldrb	r3, [r5, #20]
 800d50a:	2b0a      	cmp	r3, #10
 800d50c:	d1dd      	bne.n	800d4ca <tcp_input+0x15a>
 800d50e:	4653      	mov	r3, sl
 800d510:	22fc      	movs	r2, #252	; 0xfc
 800d512:	4915      	ldr	r1, [pc, #84]	; (800d568 <tcp_input+0x1f8>)
 800d514:	4648      	mov	r0, r9
 800d516:	f003 fedf 	bl	80112d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800d51a:	7d2b      	ldrb	r3, [r5, #20]
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d1d6      	bne.n	800d4ce <tcp_input+0x15e>
 800d520:	4653      	mov	r3, sl
 800d522:	22fd      	movs	r2, #253	; 0xfd
 800d524:	4911      	ldr	r1, [pc, #68]	; (800d56c <tcp_input+0x1fc>)
 800d526:	4648      	mov	r0, r9
 800d528:	f003 fed6 	bl	80112d8 <iprintf>
 800d52c:	e7cf      	b.n	800d4ce <tcp_input+0x15e>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800d52e:	4b06      	ldr	r3, [pc, #24]	; (800d548 <tcp_input+0x1d8>)
 800d530:	2283      	movs	r2, #131	; 0x83
 800d532:	490f      	ldr	r1, [pc, #60]	; (800d570 <tcp_input+0x200>)
 800d534:	4806      	ldr	r0, [pc, #24]	; (800d550 <tcp_input+0x1e0>)
 800d536:	f003 fecf 	bl	80112d8 <iprintf>
 800d53a:	e722      	b.n	800d382 <tcp_input+0x12>
 800d53c:	240106a0 	.word	0x240106a0
 800d540:	24009b94 	.word	0x24009b94
 800d544:	240106a4 	.word	0x240106a4
 800d548:	08013e9c 	.word	0x08013e9c
 800d54c:	080140dc 	.word	0x080140dc
 800d550:	08012578 	.word	0x08012578
 800d554:	24010694 	.word	0x24010694
 800d558:	24010670 	.word	0x24010670
 800d55c:	24010674 	.word	0x24010674
 800d560:	240106ae 	.word	0x240106ae
 800d564:	24010654 	.word	0x24010654
 800d568:	08014124 	.word	0x08014124
 800d56c:	08014150 	.word	0x08014150
 800d570:	080140a8 	.word	0x080140a8
 800d574:	240106ac 	.word	0x240106ac
 800d578:	240106a8 	.word	0x240106a8
 800d57c:	080140fc 	.word	0x080140fc
    if (pcb->remote_port == tcphdr->src &&
 800d580:	885b      	ldrh	r3, [r3, #2]
 800d582:	8aea      	ldrh	r2, [r5, #22]
 800d584:	429a      	cmp	r2, r3
 800d586:	d1b0      	bne.n	800d4ea <tcp_input+0x17a>
        pcb->local_port == tcphdr->dest &&
 800d588:	686a      	ldr	r2, [r5, #4]
 800d58a:	693b      	ldr	r3, [r7, #16]
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d1ac      	bne.n	800d4ea <tcp_input+0x17a>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d590:	682a      	ldr	r2, [r5, #0]
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	429a      	cmp	r2, r3
 800d596:	d1a8      	bne.n	800d4ea <tcp_input+0x17a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800d598:	68eb      	ldr	r3, [r5, #12]
 800d59a:	42ab      	cmp	r3, r5
 800d59c:	f000 8405 	beq.w	800ddaa <tcp_input+0xa3a>
      if (prev != NULL) {
 800d5a0:	f1b8 0f00 	cmp.w	r8, #0
 800d5a4:	d009      	beq.n	800d5ba <tcp_input+0x24a>
        pcb->next = tcp_active_pcbs;
 800d5a6:	4a6e      	ldr	r2, [pc, #440]	; (800d760 <tcp_input+0x3f0>)
        prev->next = pcb->next;
 800d5a8:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 800d5ac:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 800d5ae:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 800d5b0:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800d5b2:	68eb      	ldr	r3, [r5, #12]
 800d5b4:	42ab      	cmp	r3, r5
 800d5b6:	f000 8432 	beq.w	800de1e <tcp_input+0xaae>
    inseg.next = NULL;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	4f69      	ldr	r7, [pc, #420]	; (800d764 <tcp_input+0x3f4>)
    recv_data = NULL;
 800d5be:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d780 <tcp_input+0x410>
    recv_flags = 0;
 800d5c2:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 800d784 <tcp_input+0x414>
    recv_acked = 0;
 800d5c6:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 800d788 <tcp_input+0x418>
    inseg.len = p->tot_len;
 800d5ca:	8922      	ldrh	r2, [r4, #8]
    inseg.next = NULL;
 800d5cc:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 800d5ce:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 800d5d2:	f889 3000 	strb.w	r3, [r9]
    recv_acked = 0;
 800d5d6:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 800d5da:	4b63      	ldr	r3, [pc, #396]	; (800d768 <tcp_input+0x3f8>)
    inseg.len = p->tot_len;
 800d5dc:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 800d5de:	781b      	ldrb	r3, [r3, #0]
    inseg.tcphdr = tcphdr;
 800d5e0:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 800d5e2:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 800d5e4:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 800d5e6:	071a      	lsls	r2, r3, #28
 800d5e8:	d503      	bpl.n	800d5f2 <tcp_input+0x282>
      p->flags |= PBUF_FLAG_PUSH;
 800d5ea:	7b62      	ldrb	r2, [r4, #13]
 800d5ec:	f042 0201 	orr.w	r2, r2, #1
 800d5f0:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 800d5f2:	6faa      	ldr	r2, [r5, #120]	; 0x78
 800d5f4:	b172      	cbz	r2, 800d614 <tcp_input+0x2a4>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800d5f6:	4628      	mov	r0, r5
 800d5f8:	f7fe ff6e 	bl	800c4d8 <tcp_process_refused_data>
 800d5fc:	300d      	adds	r0, #13
 800d5fe:	f000 8276 	beq.w	800daee <tcp_input+0x77e>
 800d602:	6fab      	ldr	r3, [r5, #120]	; 0x78
 800d604:	b123      	cbz	r3, 800d610 <tcp_input+0x2a0>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800d606:	9b05      	ldr	r3, [sp, #20]
 800d608:	881b      	ldrh	r3, [r3, #0]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	f040 826f 	bne.w	800daee <tcp_input+0x77e>
  if (flags & TCP_RST) {
 800d610:	4b55      	ldr	r3, [pc, #340]	; (800d768 <tcp_input+0x3f8>)
 800d612:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 800d614:	4c55      	ldr	r4, [pc, #340]	; (800d76c <tcp_input+0x3fc>)
  if (flags & TCP_RST) {
 800d616:	0759      	lsls	r1, r3, #29
    tcp_input_pcb = pcb;
 800d618:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 800d61a:	f140 814a 	bpl.w	800d8b2 <tcp_input+0x542>
    if (pcb->state == SYN_SENT) {
 800d61e:	7d29      	ldrb	r1, [r5, #20]
 800d620:	2902      	cmp	r1, #2
 800d622:	f000 8331 	beq.w	800dc88 <tcp_input+0x918>
      if (seqno == pcb->rcv_nxt) {
 800d626:	4b52      	ldr	r3, [pc, #328]	; (800d770 <tcp_input+0x400>)
 800d628:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	f000 8415 	beq.w	800de5c <tcp_input+0xaec>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d632:	1a9b      	subs	r3, r3, r2
 800d634:	d404      	bmi.n	800d640 <tcp_input+0x2d0>
 800d636:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 800d638:	1a9b      	subs	r3, r3, r2
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f340 831f 	ble.w	800dc7e <tcp_input+0x90e>
      if (recv_flags & TF_RESET) {
 800d640:	f899 3000 	ldrb.w	r3, [r9]
 800d644:	0718      	lsls	r0, r3, #28
 800d646:	f140 8258 	bpl.w	800dafa <tcp_input+0x78a>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800d64a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800d64e:	b11b      	cbz	r3, 800d658 <tcp_input+0x2e8>
 800d650:	f06f 010d 	mvn.w	r1, #13
 800d654:	6928      	ldr	r0, [r5, #16]
 800d656:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800d658:	4841      	ldr	r0, [pc, #260]	; (800d760 <tcp_input+0x3f0>)
 800d65a:	4629      	mov	r1, r5
 800d65c:	f7fe fbba 	bl	800bdd4 <tcp_pcb_remove>
        tcp_free(pcb);
 800d660:	4628      	mov	r0, r5
 800d662:	f7fd fda3 	bl	800b1ac <tcp_free>
    tcp_input_pcb = NULL;
 800d666:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 800d668:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 800d66a:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 800d66c:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 800d670:	b110      	cbz	r0, 800d678 <tcp_input+0x308>
      pbuf_free(inseg.p);
 800d672:	f7fd fa7f 	bl	800ab74 <pbuf_free>
      inseg.p = NULL;
 800d676:	607d      	str	r5, [r7, #4]
}
 800d678:	b007      	add	sp, #28
 800d67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d67e:	4b3d      	ldr	r3, [pc, #244]	; (800d774 <tcp_input+0x404>)
 800d680:	681d      	ldr	r5, [r3, #0]
 800d682:	2d00      	cmp	r5, #0
 800d684:	d05b      	beq.n	800d73e <tcp_input+0x3ce>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d686:	f8df 8104 	ldr.w	r8, [pc, #260]	; 800d78c <tcp_input+0x41c>
 800d68a:	f8df b104 	ldr.w	fp, [pc, #260]	; 800d790 <tcp_input+0x420>
 800d68e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800d794 <tcp_input+0x424>
 800d692:	e002      	b.n	800d69a <tcp_input+0x32a>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d694:	68ed      	ldr	r5, [r5, #12]
 800d696:	2d00      	cmp	r5, #0
 800d698:	d051      	beq.n	800d73e <tcp_input+0x3ce>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d69a:	7d2b      	ldrb	r3, [r5, #20]
 800d69c:	2b0a      	cmp	r3, #10
 800d69e:	4643      	mov	r3, r8
 800d6a0:	d005      	beq.n	800d6ae <tcp_input+0x33e>
 800d6a2:	f240 121f 	movw	r2, #287	; 0x11f
 800d6a6:	4659      	mov	r1, fp
 800d6a8:	4648      	mov	r0, r9
 800d6aa:	f003 fe15 	bl	80112d8 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d6ae:	7a2a      	ldrb	r2, [r5, #8]
 800d6b0:	b132      	cbz	r2, 800d6c0 <tcp_input+0x350>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d6b8:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d6ba:	b2db      	uxtb	r3, r3
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d1e9      	bne.n	800d694 <tcp_input+0x324>
      if (pcb->remote_port == tcphdr->src &&
 800d6c0:	6832      	ldr	r2, [r6, #0]
 800d6c2:	8b2b      	ldrh	r3, [r5, #24]
 800d6c4:	8811      	ldrh	r1, [r2, #0]
 800d6c6:	428b      	cmp	r3, r1
 800d6c8:	d1e4      	bne.n	800d694 <tcp_input+0x324>
          pcb->local_port == tcphdr->dest &&
 800d6ca:	8852      	ldrh	r2, [r2, #2]
      if (pcb->remote_port == tcphdr->src &&
 800d6cc:	8ae8      	ldrh	r0, [r5, #22]
 800d6ce:	4290      	cmp	r0, r2
 800d6d0:	d1e0      	bne.n	800d694 <tcp_input+0x324>
          pcb->local_port == tcphdr->dest &&
 800d6d2:	6869      	ldr	r1, [r5, #4]
 800d6d4:	693a      	ldr	r2, [r7, #16]
 800d6d6:	4291      	cmp	r1, r2
 800d6d8:	d1dc      	bne.n	800d694 <tcp_input+0x324>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d6da:	6829      	ldr	r1, [r5, #0]
 800d6dc:	697a      	ldr	r2, [r7, #20]
 800d6de:	4291      	cmp	r1, r2
 800d6e0:	d1d8      	bne.n	800d694 <tcp_input+0x324>
  if (flags & TCP_RST) {
 800d6e2:	4a21      	ldr	r2, [pc, #132]	; (800d768 <tcp_input+0x3f8>)
 800d6e4:	7812      	ldrb	r2, [r2, #0]
 800d6e6:	0757      	lsls	r7, r2, #29
 800d6e8:	f53f ae51 	bmi.w	800d38e <tcp_input+0x1e>
  if (flags & TCP_SYN) {
 800d6ec:	0796      	lsls	r6, r2, #30
 800d6ee:	f140 83aa 	bpl.w	800de46 <tcp_input+0xad6>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800d6f2:	4a1f      	ldr	r2, [pc, #124]	; (800d770 <tcp_input+0x400>)
 800d6f4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800d6f6:	6812      	ldr	r2, [r2, #0]
 800d6f8:	1a51      	subs	r1, r2, r1
 800d6fa:	d404      	bmi.n	800d706 <tcp_input+0x396>
 800d6fc:	8d2e      	ldrh	r6, [r5, #40]	; 0x28
 800d6fe:	1b89      	subs	r1, r1, r6
 800d700:	2900      	cmp	r1, #0
 800d702:	f340 83b6 	ble.w	800de72 <tcp_input+0xb02>
  if ((tcplen > 0)) {
 800d706:	9b05      	ldr	r3, [sp, #20]
 800d708:	881b      	ldrh	r3, [r3, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	f43f ae3f 	beq.w	800d38e <tcp_input+0x1e>
    tcp_ack_now(pcb);
 800d710:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 800d712:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 800d714:	f043 0302 	orr.w	r3, r3, #2
 800d718:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 800d71a:	f001 fb8f 	bl	800ee3c <tcp_output>
        pbuf_free(p);
 800d71e:	e636      	b.n	800d38e <tcp_input+0x1e>
    tcphdr_opt1len = tcphdr_optlen;
 800d720:	4a15      	ldr	r2, [pc, #84]	; (800d778 <tcp_input+0x408>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800d722:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 800d724:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800d726:	f7fd f9b9 	bl	800aa9c <pbuf_remove_header>
 800d72a:	e692      	b.n	800d452 <tcp_input+0xe2>
    tcplen++;
 800d72c:	1c53      	adds	r3, r2, #1
 800d72e:	4913      	ldr	r1, [pc, #76]	; (800d77c <tcp_input+0x40c>)
 800d730:	b29b      	uxth	r3, r3
 800d732:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 800d734:	429a      	cmp	r2, r3
    tcplen++;
 800d736:	800b      	strh	r3, [r1, #0]
    if (tcplen < p->tot_len) {
 800d738:	f67f aeb7 	bls.w	800d4aa <tcp_input+0x13a>
 800d73c:	e627      	b.n	800d38e <tcp_input+0x1e>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d73e:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800d798 <tcp_input+0x428>
 800d742:	f8d9 8000 	ldr.w	r8, [r9]
 800d746:	f1b8 0f00 	cmp.w	r8, #0
 800d74a:	f000 8226 	beq.w	800db9a <tcp_input+0x82a>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d74e:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800d752:	4645      	mov	r5, r8
      if (lpcb->local_port == tcphdr->dest) {
 800d754:	6830      	ldr	r0, [r6, #0]
    prev = NULL;
 800d756:	2100      	movs	r1, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800d758:	f8d7 e014 	ldr.w	lr, [r7, #20]
 800d75c:	e024      	b.n	800d7a8 <tcp_input+0x438>
 800d75e:	bf00      	nop
 800d760:	24010654 	.word	0x24010654
 800d764:	24010678 	.word	0x24010678
 800d768:	24010674 	.word	0x24010674
 800d76c:	24010698 	.word	0x24010698
 800d770:	24010694 	.word	0x24010694
 800d774:	2401066c 	.word	0x2401066c
 800d778:	240106a4 	.word	0x240106a4
 800d77c:	240106ae 	.word	0x240106ae
 800d780:	2401068c 	.word	0x2401068c
 800d784:	24010690 	.word	0x24010690
 800d788:	24010688 	.word	0x24010688
 800d78c:	08013e9c 	.word	0x08013e9c
 800d790:	080141d0 	.word	0x080141d0
 800d794:	08012578 	.word	0x08012578
 800d798:	24010660 	.word	0x24010660
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d79c:	68eb      	ldr	r3, [r5, #12]
 800d79e:	4629      	mov	r1, r5
 800d7a0:	461d      	mov	r5, r3
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	f000 81fa 	beq.w	800db9c <tcp_input+0x82c>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800d7a8:	7a2a      	ldrb	r2, [r5, #8]
 800d7aa:	b12a      	cbz	r2, 800d7b8 <tcp_input+0x448>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d7ac:	f89c 3030 	ldrb.w	r3, [ip, #48]	; 0x30
 800d7b0:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800d7b2:	b2db      	uxtb	r3, r3
 800d7b4:	429a      	cmp	r2, r3
 800d7b6:	d1f1      	bne.n	800d79c <tcp_input+0x42c>
      if (lpcb->local_port == tcphdr->dest) {
 800d7b8:	8aea      	ldrh	r2, [r5, #22]
 800d7ba:	8843      	ldrh	r3, [r0, #2]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d1ed      	bne.n	800d79c <tcp_input+0x42c>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800d7c0:	682a      	ldr	r2, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800d7c2:	b10a      	cbz	r2, 800d7c8 <tcp_input+0x458>
 800d7c4:	4572      	cmp	r2, lr
 800d7c6:	d1e9      	bne.n	800d79c <tcp_input+0x42c>
      if (prev != NULL) {
 800d7c8:	b129      	cbz	r1, 800d7d6 <tcp_input+0x466>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800d7ca:	68ea      	ldr	r2, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800d7cc:	f8c9 5000 	str.w	r5, [r9]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800d7d0:	60ca      	str	r2, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800d7d2:	f8c5 800c 	str.w	r8, [r5, #12]
  if (flags & TCP_RST) {
 800d7d6:	4aa8      	ldr	r2, [pc, #672]	; (800da78 <tcp_input+0x708>)
 800d7d8:	7812      	ldrb	r2, [r2, #0]
 800d7da:	0751      	lsls	r1, r2, #29
 800d7dc:	f53f add7 	bmi.w	800d38e <tcp_input+0x1e>
  if (flags & TCP_ACK) {
 800d7e0:	f012 0810 	ands.w	r8, r2, #16
 800d7e4:	f040 8266 	bne.w	800dcb4 <tcp_input+0x944>
  } else if (flags & TCP_SYN) {
 800d7e8:	0790      	lsls	r0, r2, #30
 800d7ea:	f57f add0 	bpl.w	800d38e <tcp_input+0x1e>
    npcb = tcp_alloc(pcb->prio);
 800d7ee:	7d68      	ldrb	r0, [r5, #21]
 800d7f0:	f7fe fc9e 	bl	800c130 <tcp_alloc>
    if (npcb == NULL) {
 800d7f4:	4681      	mov	r9, r0
 800d7f6:	2800      	cmp	r0, #0
 800d7f8:	f000 82c6 	beq.w	800dd88 <tcp_input+0xa18>
    npcb->rcv_nxt = seqno + 1;
 800d7fc:	4b9f      	ldr	r3, [pc, #636]	; (800da7c <tcp_input+0x70c>)
    npcb->remote_port = tcphdr->src;
 800d7fe:	6831      	ldr	r1, [r6, #0]
    npcb->rcv_nxt = seqno + 1;
 800d800:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 800d802:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 800d804:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 800d806:	7849      	ldrb	r1, [r1, #1]
 800d808:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 800d80c:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 800d80e:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800d810:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800d812:	697b      	ldr	r3, [r7, #20]
    npcb->remote_port = tcphdr->src;
 800d814:	8302      	strh	r2, [r0, #24]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800d816:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800d818:	693b      	ldr	r3, [r7, #16]
    npcb->local_port = pcb->local_port;
 800d81a:	82c1      	strh	r1, [r0, #22]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800d81c:	6043      	str	r3, [r0, #4]
    npcb->state = SYN_RCVD;
 800d81e:	2303      	movs	r3, #3
 800d820:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 800d822:	f7fe fef1 	bl	800c608 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800d826:	4b95      	ldr	r3, [pc, #596]	; (800da7c <tcp_input+0x70c>)
    npcb->snd_nxt = iss;
 800d828:	f8c9 0050 	str.w	r0, [r9, #80]	; 0x50
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800d82c:	681b      	ldr	r3, [r3, #0]
    npcb->lastack = iss;
 800d82e:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800d832:	3b01      	subs	r3, #1
    npcb->snd_lbb = iss;
 800d834:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    TCP_REG_ACTIVE(npcb);
 800d838:	4a91      	ldr	r2, [pc, #580]	; (800da80 <tcp_input+0x710>)
    npcb->snd_wl2 = iss;
 800d83a:	e9c9 3015 	strd	r3, r0, [r9, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800d83e:	692b      	ldr	r3, [r5, #16]
    npcb->listener = pcb;
 800d840:	f8c9 507c 	str.w	r5, [r9, #124]	; 0x7c
    npcb->callback_arg = pcb->callback_arg;
 800d844:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800d848:	7a6b      	ldrb	r3, [r5, #9]
 800d84a:	f003 030c 	and.w	r3, r3, #12
 800d84e:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 800d852:	7a2b      	ldrb	r3, [r5, #8]
 800d854:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 800d858:	6813      	ldr	r3, [r2, #0]
 800d85a:	f8c2 9000 	str.w	r9, [r2]
 800d85e:	f8c9 300c 	str.w	r3, [r9, #12]
 800d862:	f001 fe0f 	bl	800f484 <tcp_timer_needed>
 800d866:	4b87      	ldr	r3, [pc, #540]	; (800da84 <tcp_input+0x714>)
 800d868:	2201      	movs	r2, #1
    tcp_parseopt(npcb);
 800d86a:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 800d86c:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800d86e:	f7ff fcd3 	bl	800d218 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800d872:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800d874:	f109 0204 	add.w	r2, r9, #4
 800d878:	f8b9 5032 	ldrh.w	r5, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 800d87c:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800d87e:	4610      	mov	r0, r2
 800d880:	9205      	str	r2, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 800d882:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800d886:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800d88a:	f002 fced 	bl	8010268 <ip4_route>
 800d88e:	9a05      	ldr	r2, [sp, #20]
 800d890:	4601      	mov	r1, r0
 800d892:	4628      	mov	r0, r5
 800d894:	f7fe fed4 	bl	800c640 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800d898:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800d89a:	f8a9 0032 	strh.w	r0, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800d89e:	4648      	mov	r0, r9
 800d8a0:	f001 f8b0 	bl	800ea04 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800d8a4:	2800      	cmp	r0, #0
 800d8a6:	f040 827a 	bne.w	800dd9e <tcp_input+0xa2e>
    tcp_output(npcb);
 800d8aa:	4648      	mov	r0, r9
 800d8ac:	f001 fac6 	bl	800ee3c <tcp_output>
 800d8b0:	e56d      	b.n	800d38e <tcp_input+0x1e>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800d8b2:	079a      	lsls	r2, r3, #30
 800d8b4:	d504      	bpl.n	800d8c0 <tcp_input+0x550>
 800d8b6:	7d2b      	ldrb	r3, [r5, #20]
 800d8b8:	3b02      	subs	r3, #2
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	f200 81df 	bhi.w	800dc7e <tcp_input+0x90e>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800d8c0:	8b6b      	ldrh	r3, [r5, #26]
 800d8c2:	06db      	lsls	r3, r3, #27
 800d8c4:	d402      	bmi.n	800d8cc <tcp_input+0x55c>
    pcb->tmr = tcp_ticks;
 800d8c6:	4b70      	ldr	r3, [pc, #448]	; (800da88 <tcp_input+0x718>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	622b      	str	r3, [r5, #32]
  pcb->persist_probe = 0;
 800d8cc:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 800d8ce:	4628      	mov	r0, r5
  pcb->persist_probe = 0;
 800d8d0:	f8a5 309a 	strh.w	r3, [r5, #154]	; 0x9a
  tcp_parseopt(pcb);
 800d8d4:	f7ff fca0 	bl	800d218 <tcp_parseopt>
  switch (pcb->state) {
 800d8d8:	7d2b      	ldrb	r3, [r5, #20]
 800d8da:	3b02      	subs	r3, #2
 800d8dc:	2b07      	cmp	r3, #7
 800d8de:	f63f aeaf 	bhi.w	800d640 <tcp_input+0x2d0>
 800d8e2:	e8df f003 	tbb	[pc, r3]
 800d8e6:	1334      	.short	0x1334
 800d8e8:	04748f04 	.word	0x04748f04
 800d8ec:	5ba8      	.short	0x5ba8
      tcp_receive(pcb);
 800d8ee:	4628      	mov	r0, r5
 800d8f0:	f7fe fff6 	bl	800c8e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800d8f4:	f899 3000 	ldrb.w	r3, [r9]
 800d8f8:	069e      	lsls	r6, r3, #26
 800d8fa:	f57f aea1 	bpl.w	800d640 <tcp_input+0x2d0>
        tcp_ack_now(pcb);
 800d8fe:	8b6b      	ldrh	r3, [r5, #26]
 800d900:	f043 0302 	orr.w	r3, r3, #2
 800d904:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 800d906:	2307      	movs	r3, #7
 800d908:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800d90a:	e699      	b.n	800d640 <tcp_input+0x2d0>
      if (flags & TCP_ACK) {
 800d90c:	4b5a      	ldr	r3, [pc, #360]	; (800da78 <tcp_input+0x708>)
 800d90e:	781b      	ldrb	r3, [r3, #0]
 800d910:	06d9      	lsls	r1, r3, #27
 800d912:	f140 820d 	bpl.w	800dd30 <tcp_input+0x9c0>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d916:	4b5d      	ldr	r3, [pc, #372]	; (800da8c <tcp_input+0x71c>)
 800d918:	6819      	ldr	r1, [r3, #0]
 800d91a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800d91c:	43db      	mvns	r3, r3
 800d91e:	42cb      	cmn	r3, r1
 800d920:	d404      	bmi.n	800d92c <tcp_input+0x5bc>
 800d922:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800d924:	1acb      	subs	r3, r1, r3
 800d926:	2b00      	cmp	r3, #0
 800d928:	f340 824d 	ble.w	800ddc6 <tcp_input+0xa56>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d92c:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d92e:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d930:	8810      	ldrh	r0, [r2, #0]
 800d932:	4a52      	ldr	r2, [pc, #328]	; (800da7c <tcp_input+0x70c>)
 800d934:	6812      	ldr	r2, [r2, #0]
 800d936:	4402      	add	r2, r0
 800d938:	8818      	ldrh	r0, [r3, #0]
 800d93a:	9002      	str	r0, [sp, #8]
 800d93c:	4628      	mov	r0, r5
 800d93e:	885b      	ldrh	r3, [r3, #2]
 800d940:	9301      	str	r3, [sp, #4]
 800d942:	4b53      	ldr	r3, [pc, #332]	; (800da90 <tcp_input+0x720>)
 800d944:	9300      	str	r3, [sp, #0]
 800d946:	3304      	adds	r3, #4
 800d948:	f001 f9fe 	bl	800ed48 <tcp_rst>
    if (err != ERR_ABRT) {
 800d94c:	e678      	b.n	800d640 <tcp_input+0x2d0>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800d94e:	4b4a      	ldr	r3, [pc, #296]	; (800da78 <tcp_input+0x708>)
 800d950:	781a      	ldrb	r2, [r3, #0]
 800d952:	f002 0312 	and.w	r3, r2, #18
 800d956:	2b12      	cmp	r3, #18
 800d958:	f000 813a 	beq.w	800dbd0 <tcp_input+0x860>
      else if (flags & TCP_ACK) {
 800d95c:	06d0      	lsls	r0, r2, #27
 800d95e:	f57f ae6f 	bpl.w	800d640 <tcp_input+0x2d0>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d962:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d964:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d966:	8811      	ldrh	r1, [r2, #0]
 800d968:	4a44      	ldr	r2, [pc, #272]	; (800da7c <tcp_input+0x70c>)
 800d96a:	8818      	ldrh	r0, [r3, #0]
 800d96c:	6812      	ldr	r2, [r2, #0]
 800d96e:	440a      	add	r2, r1
 800d970:	4946      	ldr	r1, [pc, #280]	; (800da8c <tcp_input+0x71c>)
 800d972:	6809      	ldr	r1, [r1, #0]
 800d974:	9002      	str	r0, [sp, #8]
 800d976:	4628      	mov	r0, r5
 800d978:	885b      	ldrh	r3, [r3, #2]
 800d97a:	9301      	str	r3, [sp, #4]
 800d97c:	4b44      	ldr	r3, [pc, #272]	; (800da90 <tcp_input+0x720>)
 800d97e:	9300      	str	r3, [sp, #0]
 800d980:	3304      	adds	r3, #4
 800d982:	f001 f9e1 	bl	800ed48 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800d986:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
 800d98a:	2b05      	cmp	r3, #5
 800d98c:	f63f ae58 	bhi.w	800d640 <tcp_input+0x2d0>
          pcb->rtime = 0;
 800d990:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 800d992:	4628      	mov	r0, r5
          pcb->rtime = 0;
 800d994:	862b      	strh	r3, [r5, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800d996:	f001 fc51 	bl	800f23c <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 800d99a:	e651      	b.n	800d640 <tcp_input+0x2d0>
      tcp_receive(pcb);
 800d99c:	4628      	mov	r0, r5
 800d99e:	f7fe ff9f 	bl	800c8e0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d9a2:	4b35      	ldr	r3, [pc, #212]	; (800da78 <tcp_input+0x708>)
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	06de      	lsls	r6, r3, #27
 800d9a8:	f57f ae4a 	bpl.w	800d640 <tcp_input+0x2d0>
 800d9ac:	4b37      	ldr	r3, [pc, #220]	; (800da8c <tcp_input+0x71c>)
 800d9ae:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	f47f ae44 	bne.w	800d640 <tcp_input+0x2d0>
 800d9b8:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f47f ae40 	bne.w	800d640 <tcp_input+0x2d0>
        recv_flags |= TF_CLOSED;
 800d9c0:	f899 3000 	ldrb.w	r3, [r9]
 800d9c4:	f043 0310 	orr.w	r3, r3, #16
 800d9c8:	f889 3000 	strb.w	r3, [r9]
    if (err != ERR_ABRT) {
 800d9cc:	e638      	b.n	800d640 <tcp_input+0x2d0>
      tcp_receive(pcb);
 800d9ce:	4628      	mov	r0, r5
 800d9d0:	f7fe ff86 	bl	800c8e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d9d4:	f899 3000 	ldrb.w	r3, [r9]
 800d9d8:	069a      	lsls	r2, r3, #26
 800d9da:	f57f ae31 	bpl.w	800d640 <tcp_input+0x2d0>
        tcp_ack_now(pcb);
 800d9de:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800d9e0:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 800d9e2:	f043 0302 	orr.w	r3, r3, #2
 800d9e6:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 800d9e8:	f7fd fef8 	bl	800b7dc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d9ec:	4b24      	ldr	r3, [pc, #144]	; (800da80 <tcp_input+0x710>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	42ab      	cmp	r3, r5
 800d9f2:	d05e      	beq.n	800dab2 <tcp_input+0x742>
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d05f      	beq.n	800dab8 <tcp_input+0x748>
 800d9f8:	68da      	ldr	r2, [r3, #12]
 800d9fa:	42aa      	cmp	r2, r5
 800d9fc:	f000 8218 	beq.w	800de30 <tcp_input+0xac0>
 800da00:	4613      	mov	r3, r2
 800da02:	e7f7      	b.n	800d9f4 <tcp_input+0x684>
      tcp_receive(pcb);
 800da04:	4628      	mov	r0, r5
 800da06:	f7fe ff6b 	bl	800c8e0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800da0a:	f899 3000 	ldrb.w	r3, [r9]
 800da0e:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800da12:	4b19      	ldr	r3, [pc, #100]	; (800da78 <tcp_input+0x708>)
 800da14:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 800da16:	f000 817b 	beq.w	800dd10 <tcp_input+0x9a0>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800da1a:	06d8      	lsls	r0, r3, #27
 800da1c:	d504      	bpl.n	800da28 <tcp_input+0x6b8>
 800da1e:	4b1b      	ldr	r3, [pc, #108]	; (800da8c <tcp_input+0x71c>)
 800da20:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	429a      	cmp	r2, r3
 800da26:	d035      	beq.n	800da94 <tcp_input+0x724>
          tcp_ack_now(pcb);
 800da28:	8b6b      	ldrh	r3, [r5, #26]
 800da2a:	f043 0302 	orr.w	r3, r3, #2
 800da2e:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 800da30:	2308      	movs	r3, #8
 800da32:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800da34:	e604      	b.n	800d640 <tcp_input+0x2d0>
      tcp_receive(pcb);
 800da36:	4628      	mov	r0, r5
 800da38:	f7fe ff52 	bl	800c8e0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800da3c:	4b0e      	ldr	r3, [pc, #56]	; (800da78 <tcp_input+0x708>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	06db      	lsls	r3, r3, #27
 800da42:	f57f adfd 	bpl.w	800d640 <tcp_input+0x2d0>
 800da46:	4b11      	ldr	r3, [pc, #68]	; (800da8c <tcp_input+0x71c>)
 800da48:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	429a      	cmp	r2, r3
 800da4e:	f47f adf7 	bne.w	800d640 <tcp_input+0x2d0>
 800da52:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800da54:	2b00      	cmp	r3, #0
 800da56:	f47f adf3 	bne.w	800d640 <tcp_input+0x2d0>
        tcp_pcb_purge(pcb);
 800da5a:	4628      	mov	r0, r5
 800da5c:	f7fd febe 	bl	800b7dc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800da60:	4b07      	ldr	r3, [pc, #28]	; (800da80 <tcp_input+0x710>)
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	42ab      	cmp	r3, r5
 800da66:	d024      	beq.n	800dab2 <tcp_input+0x742>
 800da68:	b333      	cbz	r3, 800dab8 <tcp_input+0x748>
 800da6a:	68da      	ldr	r2, [r3, #12]
 800da6c:	42aa      	cmp	r2, r5
 800da6e:	f000 81df 	beq.w	800de30 <tcp_input+0xac0>
 800da72:	4613      	mov	r3, r2
 800da74:	e7f8      	b.n	800da68 <tcp_input+0x6f8>
 800da76:	bf00      	nop
 800da78:	24010674 	.word	0x24010674
 800da7c:	24010694 	.word	0x24010694
 800da80:	24010654 	.word	0x24010654
 800da84:	24010658 	.word	0x24010658
 800da88:	24010664 	.word	0x24010664
 800da8c:	24010670 	.word	0x24010670
 800da90:	24009ba4 	.word	0x24009ba4
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800da94:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1c6      	bne.n	800da28 <tcp_input+0x6b8>
          tcp_ack_now(pcb);
 800da9a:	8b6b      	ldrh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 800da9c:	4628      	mov	r0, r5
          tcp_ack_now(pcb);
 800da9e:	f043 0302 	orr.w	r3, r3, #2
 800daa2:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 800daa4:	f7fd fe9a 	bl	800b7dc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800daa8:	4bab      	ldr	r3, [pc, #684]	; (800dd58 <tcp_input+0x9e8>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	42ab      	cmp	r3, r5
 800daae:	f040 81c2 	bne.w	800de36 <tcp_input+0xac6>
        TCP_RMV_ACTIVE(pcb);
 800dab2:	68eb      	ldr	r3, [r5, #12]
 800dab4:	4aa8      	ldr	r2, [pc, #672]	; (800dd58 <tcp_input+0x9e8>)
 800dab6:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800dab8:	4ba8      	ldr	r3, [pc, #672]	; (800dd5c <tcp_input+0x9ec>)
        pcb->state = TIME_WAIT;
 800daba:	220a      	movs	r2, #10
 800dabc:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800dabe:	681a      	ldr	r2, [r3, #0]
 800dac0:	601d      	str	r5, [r3, #0]
 800dac2:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 800dac4:	2201      	movs	r2, #1
 800dac6:	4ba6      	ldr	r3, [pc, #664]	; (800dd60 <tcp_input+0x9f0>)
 800dac8:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800daca:	f001 fcdb 	bl	800f484 <tcp_timer_needed>
    if (err != ERR_ABRT) {
 800dace:	e5b7      	b.n	800d640 <tcp_input+0x2d0>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800dad0:	4ba4      	ldr	r3, [pc, #656]	; (800dd64 <tcp_input+0x9f4>)
 800dad2:	22c2      	movs	r2, #194	; 0xc2
 800dad4:	49a4      	ldr	r1, [pc, #656]	; (800dd68 <tcp_input+0x9f8>)
 800dad6:	48a5      	ldr	r0, [pc, #660]	; (800dd6c <tcp_input+0x9fc>)
 800dad8:	f003 fbfe 	bl	80112d8 <iprintf>
 800dadc:	e48a      	b.n	800d3f4 <tcp_input+0x84>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800dade:	4ba1      	ldr	r3, [pc, #644]	; (800dd64 <tcp_input+0x9f4>)
 800dae0:	22df      	movs	r2, #223	; 0xdf
 800dae2:	49a3      	ldr	r1, [pc, #652]	; (800dd70 <tcp_input+0xa00>)
 800dae4:	48a1      	ldr	r0, [pc, #644]	; (800dd6c <tcp_input+0x9fc>)
 800dae6:	f003 fbf7 	bl	80112d8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800daea:	8923      	ldrh	r3, [r4, #8]
 800daec:	e4a7      	b.n	800d43e <tcp_input+0xce>
        if (pcb->rcv_ann_wnd == 0) {
 800daee:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f000 80da 	beq.w	800dcaa <tcp_input+0x93a>
 800daf6:	4c9f      	ldr	r4, [pc, #636]	; (800dd74 <tcp_input+0xa04>)
 800daf8:	e5b5      	b.n	800d666 <tcp_input+0x2f6>
        if (recv_acked > 0) {
 800dafa:	f8bb 2000 	ldrh.w	r2, [fp]
 800dafe:	b15a      	cbz	r2, 800db18 <tcp_input+0x7a8>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800db00:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 800db04:	b12b      	cbz	r3, 800db12 <tcp_input+0x7a2>
 800db06:	4629      	mov	r1, r5
 800db08:	6928      	ldr	r0, [r5, #16]
 800db0a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800db0c:	300d      	adds	r0, #13
 800db0e:	f43f adaa 	beq.w	800d666 <tcp_input+0x2f6>
          recv_acked = 0;
 800db12:	2300      	movs	r3, #0
 800db14:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 800db18:	4628      	mov	r0, r5
 800db1a:	f7fe fe43 	bl	800c7a4 <tcp_input_delayed_close>
 800db1e:	2800      	cmp	r0, #0
 800db20:	f47f ada1 	bne.w	800d666 <tcp_input+0x2f6>
        if (recv_data != NULL) {
 800db24:	f8d8 2000 	ldr.w	r2, [r8]
 800db28:	b1fa      	cbz	r2, 800db6a <tcp_input+0x7fa>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800db2a:	6fab      	ldr	r3, [r5, #120]	; 0x78
 800db2c:	b143      	cbz	r3, 800db40 <tcp_input+0x7d0>
 800db2e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800db32:	4b8c      	ldr	r3, [pc, #560]	; (800dd64 <tcp_input+0x9f4>)
 800db34:	4990      	ldr	r1, [pc, #576]	; (800dd78 <tcp_input+0xa08>)
 800db36:	488d      	ldr	r0, [pc, #564]	; (800dd6c <tcp_input+0x9fc>)
 800db38:	f003 fbce 	bl	80112d8 <iprintf>
            pbuf_free(recv_data);
 800db3c:	f8d8 2000 	ldr.w	r2, [r8]
          if (pcb->flags & TF_RXCLOSED) {
 800db40:	8b6b      	ldrh	r3, [r5, #26]
 800db42:	f013 0310 	ands.w	r3, r3, #16
 800db46:	f040 80dc 	bne.w	800dd02 <tcp_input+0x992>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800db4a:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 800db4e:	2e00      	cmp	r6, #0
 800db50:	f000 80fc 	beq.w	800dd4c <tcp_input+0x9dc>
 800db54:	4629      	mov	r1, r5
 800db56:	6928      	ldr	r0, [r5, #16]
 800db58:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 800db5a:	f110 0f0d 	cmn.w	r0, #13
 800db5e:	f43f ad82 	beq.w	800d666 <tcp_input+0x2f6>
          if (err != ERR_OK) {
 800db62:	b110      	cbz	r0, 800db6a <tcp_input+0x7fa>
            pcb->refused_data = recv_data;
 800db64:	f8d8 3000 	ldr.w	r3, [r8]
 800db68:	67ab      	str	r3, [r5, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 800db6a:	f899 3000 	ldrb.w	r3, [r9]
 800db6e:	0699      	lsls	r1, r3, #26
 800db70:	d507      	bpl.n	800db82 <tcp_input+0x812>
          if (pcb->refused_data != NULL) {
 800db72:	6fab      	ldr	r3, [r5, #120]	; 0x78
 800db74:	2b00      	cmp	r3, #0
 800db76:	f000 80af 	beq.w	800dcd8 <tcp_input+0x968>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800db7a:	7b5a      	ldrb	r2, [r3, #13]
 800db7c:	f042 0220 	orr.w	r2, r2, #32
 800db80:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800db82:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 800db84:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 800db86:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 800db88:	f7fe fe0c 	bl	800c7a4 <tcp_input_delayed_close>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	f47f ad6a 	bne.w	800d666 <tcp_input+0x2f6>
        tcp_output(pcb);
 800db92:	4628      	mov	r0, r5
 800db94:	f001 f952 	bl	800ee3c <tcp_output>
 800db98:	e565      	b.n	800d666 <tcp_input+0x2f6>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800db9a:	6830      	ldr	r0, [r6, #0]
 800db9c:	8980      	ldrh	r0, [r0, #12]
 800db9e:	f7fc f82f 	bl	8009c00 <lwip_htons>
 800dba2:	f010 0004 	ands.w	r0, r0, #4
 800dba6:	f47f abf2 	bne.w	800d38e <tcp_input+0x1e>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dbaa:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800dbac:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dbae:	8811      	ldrh	r1, [r2, #0]
 800dbb0:	4a72      	ldr	r2, [pc, #456]	; (800dd7c <tcp_input+0xa0c>)
 800dbb2:	881d      	ldrh	r5, [r3, #0]
 800dbb4:	6812      	ldr	r2, [r2, #0]
 800dbb6:	440a      	add	r2, r1
 800dbb8:	4971      	ldr	r1, [pc, #452]	; (800dd80 <tcp_input+0xa10>)
 800dbba:	6809      	ldr	r1, [r1, #0]
 800dbbc:	9502      	str	r5, [sp, #8]
 800dbbe:	885b      	ldrh	r3, [r3, #2]
 800dbc0:	9301      	str	r3, [sp, #4]
 800dbc2:	4b70      	ldr	r3, [pc, #448]	; (800dd84 <tcp_input+0xa14>)
 800dbc4:	9300      	str	r3, [sp, #0]
 800dbc6:	3304      	adds	r3, #4
 800dbc8:	f001 f8be 	bl	800ed48 <tcp_rst>
 800dbcc:	f7ff bbdf 	b.w	800d38e <tcp_input+0x1e>
          && (ackno == pcb->lastack + 1)) {
 800dbd0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800dbd2:	496b      	ldr	r1, [pc, #428]	; (800dd80 <tcp_input+0xa10>)
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	6809      	ldr	r1, [r1, #0]
 800dbd8:	428b      	cmp	r3, r1
 800dbda:	f47f aebf 	bne.w	800d95c <tcp_input+0x5ec>
        pcb->lastack = ackno;
 800dbde:	646b      	str	r3, [r5, #68]	; 0x44
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800dbe0:	1d2a      	adds	r2, r5, #4
        pcb->rcv_nxt = seqno + 1;
 800dbe2:	4b66      	ldr	r3, [pc, #408]	; (800dd7c <tcp_input+0xa0c>)
        pcb->snd_wnd = tcphdr->wnd;
 800dbe4:	6830      	ldr	r0, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 800dbe6:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800dbe8:	8e6e      	ldrh	r6, [r5, #50]	; 0x32
        pcb->rcv_nxt = seqno + 1;
 800dbea:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800dbec:	3b01      	subs	r3, #1
        pcb->rcv_nxt = seqno + 1;
 800dbee:	6269      	str	r1, [r5, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800dbf0:	62e9      	str	r1, [r5, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 800dbf2:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800dbf4:	4610      	mov	r0, r2
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800dbf6:	656b      	str	r3, [r5, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800dbf8:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 800dbfa:	f8a5 1060 	strh.w	r1, [r5, #96]	; 0x60
        pcb->state = ESTABLISHED;
 800dbfe:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd_max = pcb->snd_wnd;
 800dc00:	f8a5 1062 	strh.w	r1, [r5, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800dc04:	9205      	str	r2, [sp, #20]
 800dc06:	f002 fb2f 	bl	8010268 <ip4_route>
 800dc0a:	9a05      	ldr	r2, [sp, #20]
 800dc0c:	4601      	mov	r1, r0
 800dc0e:	4630      	mov	r0, r6
 800dc10:	f7fe fd16 	bl	800c640 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800dc14:	f241 131c 	movw	r3, #4380	; 0x111c
 800dc18:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800dc1a:	8668      	strh	r0, [r5, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800dc1c:	0081      	lsls	r1, r0, #2
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	4616      	mov	r6, r2
 800dc22:	bf38      	it	cc
 800dc24:	461e      	movcc	r6, r3
 800dc26:	ebb6 0f80 	cmp.w	r6, r0, lsl #2
 800dc2a:	f240 8148 	bls.w	800debe <tcp_input+0xb4e>
 800dc2e:	b28b      	uxth	r3, r1
 800dc30:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800dc34:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	f000 8138 	beq.w	800deae <tcp_input+0xb3e>
        --pcb->snd_queuelen;
 800dc3e:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        rseg = pcb->unacked;
 800dc42:	6f2e      	ldr	r6, [r5, #112]	; 0x70
        --pcb->snd_queuelen;
 800dc44:	3b01      	subs	r3, #1
 800dc46:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
        if (rseg == NULL) {
 800dc4a:	2e00      	cmp	r6, #0
 800dc4c:	f000 812a 	beq.w	800dea4 <tcp_input+0xb34>
          pcb->unacked = rseg->next;
 800dc50:	6833      	ldr	r3, [r6, #0]
 800dc52:	672b      	str	r3, [r5, #112]	; 0x70
        tcp_seg_free(rseg);
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7fd fd03 	bl	800b660 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 800dc5a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 811d 	beq.w	800de9c <tcp_input+0xb2c>
          pcb->rtime = 0;
 800dc62:	2300      	movs	r3, #0
 800dc64:	862b      	strh	r3, [r5, #48]	; 0x30
          pcb->nrtx = 0;
 800dc66:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800dc6a:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800dc6e:	b133      	cbz	r3, 800dc7e <tcp_input+0x90e>
 800dc70:	2200      	movs	r2, #0
 800dc72:	4629      	mov	r1, r5
 800dc74:	6928      	ldr	r0, [r5, #16]
 800dc76:	4798      	blx	r3
        if (err == ERR_ABRT) {
 800dc78:	300d      	adds	r0, #13
 800dc7a:	f43f acf4 	beq.w	800d666 <tcp_input+0x2f6>
        tcp_ack_now(pcb);
 800dc7e:	8b6b      	ldrh	r3, [r5, #26]
 800dc80:	f043 0302 	orr.w	r3, r3, #2
 800dc84:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800dc86:	e4db      	b.n	800d640 <tcp_input+0x2d0>
      if (ackno == pcb->snd_nxt) {
 800dc88:	4b3d      	ldr	r3, [pc, #244]	; (800dd80 <tcp_input+0xa10>)
 800dc8a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	f47f acd6 	bne.w	800d640 <tcp_input+0x2d0>
      recv_flags |= TF_RESET;
 800dc94:	f899 3000 	ldrb.w	r3, [r9]
 800dc98:	f043 0308 	orr.w	r3, r3, #8
 800dc9c:	f889 3000 	strb.w	r3, [r9]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800dca0:	8b6b      	ldrh	r3, [r5, #26]
 800dca2:	f023 0301 	bic.w	r3, r3, #1
 800dca6:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 800dca8:	e4ca      	b.n	800d640 <tcp_input+0x2d0>
          tcp_send_empty_ack(pcb);
 800dcaa:	4628      	mov	r0, r5
 800dcac:	4c31      	ldr	r4, [pc, #196]	; (800dd74 <tcp_input+0xa04>)
 800dcae:	f001 f893 	bl	800edd8 <tcp_send_empty_ack>
 800dcb2:	e4d8      	b.n	800d666 <tcp_input+0x2f6>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dcb4:	8802      	ldrh	r2, [r0, #0]
 800dcb6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800dcba:	9b05      	ldr	r3, [sp, #20]
 800dcbc:	881a      	ldrh	r2, [r3, #0]
 800dcbe:	4b2f      	ldr	r3, [pc, #188]	; (800dd7c <tcp_input+0xa0c>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	441a      	add	r2, r3
 800dcc4:	4b2e      	ldr	r3, [pc, #184]	; (800dd80 <tcp_input+0xa10>)
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	6819      	ldr	r1, [r3, #0]
 800dcca:	4b2e      	ldr	r3, [pc, #184]	; (800dd84 <tcp_input+0xa14>)
 800dccc:	9300      	str	r3, [sp, #0]
 800dcce:	3304      	adds	r3, #4
 800dcd0:	f001 f83a 	bl	800ed48 <tcp_rst>
 800dcd4:	f7ff bb5b 	b.w	800d38e <tcp_input+0x1e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800dcd8:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 800dcda:	f241 62d0 	movw	r2, #5840	; 0x16d0
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d001      	beq.n	800dce6 <tcp_input+0x976>
              pcb->rcv_wnd++;
 800dce2:	3301      	adds	r3, #1
 800dce4:	852b      	strh	r3, [r5, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800dce6:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 800dcea:	2e00      	cmp	r6, #0
 800dcec:	f43f af49 	beq.w	800db82 <tcp_input+0x812>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	4629      	mov	r1, r5
 800dcf4:	6928      	ldr	r0, [r5, #16]
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 800dcfa:	300d      	adds	r0, #13
 800dcfc:	f47f af41 	bne.w	800db82 <tcp_input+0x812>
 800dd00:	e4b1      	b.n	800d666 <tcp_input+0x2f6>
            pbuf_free(recv_data);
 800dd02:	4610      	mov	r0, r2
 800dd04:	f7fc ff36 	bl	800ab74 <pbuf_free>
            tcp_abort(pcb);
 800dd08:	4628      	mov	r0, r5
 800dd0a:	f7fe f9a9 	bl	800c060 <tcp_abort>
            goto aborted;
 800dd0e:	e4aa      	b.n	800d666 <tcp_input+0x2f6>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800dd10:	06d9      	lsls	r1, r3, #27
 800dd12:	f57f ac95 	bpl.w	800d640 <tcp_input+0x2d0>
 800dd16:	4b1a      	ldr	r3, [pc, #104]	; (800dd80 <tcp_input+0xa10>)
 800dd18:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	f47f ac8f 	bne.w	800d640 <tcp_input+0x2d0>
 800dd22:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	f47f ac8b 	bne.w	800d640 <tcp_input+0x2d0>
        pcb->state = FIN_WAIT_2;
 800dd2a:	2306      	movs	r3, #6
 800dd2c:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 800dd2e:	e487      	b.n	800d640 <tcp_input+0x2d0>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800dd30:	079b      	lsls	r3, r3, #30
 800dd32:	f57f ac85 	bpl.w	800d640 <tcp_input+0x2d0>
 800dd36:	4b11      	ldr	r3, [pc, #68]	; (800dd7c <tcp_input+0xa0c>)
 800dd38:	681a      	ldr	r2, [r3, #0]
 800dd3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dd3c:	3b01      	subs	r3, #1
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	f47f ac7e 	bne.w	800d640 <tcp_input+0x2d0>
        tcp_rexmit(pcb);
 800dd44:	4628      	mov	r0, r5
 800dd46:	f000 ff81 	bl	800ec4c <tcp_rexmit>
    if (err != ERR_ABRT) {
 800dd4a:	e479      	b.n	800d640 <tcp_input+0x2d0>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800dd4c:	4633      	mov	r3, r6
 800dd4e:	4630      	mov	r0, r6
 800dd50:	4629      	mov	r1, r5
 800dd52:	f7fe fb8d 	bl	800c470 <tcp_recv_null>
 800dd56:	e700      	b.n	800db5a <tcp_input+0x7ea>
 800dd58:	24010654 	.word	0x24010654
 800dd5c:	2401066c 	.word	0x2401066c
 800dd60:	24010658 	.word	0x24010658
 800dd64:	08013e9c 	.word	0x08013e9c
 800dd68:	080140c0 	.word	0x080140c0
 800dd6c:	08012578 	.word	0x08012578
 800dd70:	080140d0 	.word	0x080140d0
 800dd74:	24010698 	.word	0x24010698
 800dd78:	0801426c 	.word	0x0801426c
 800dd7c:	24010694 	.word	0x24010694
 800dd80:	24010670 	.word	0x24010670
 800dd84:	24009ba4 	.word	0x24009ba4
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800dd88:	69ab      	ldr	r3, [r5, #24]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	f43f aaff 	beq.w	800d38e <tcp_input+0x1e>
 800dd90:	4601      	mov	r1, r0
 800dd92:	f04f 32ff 	mov.w	r2, #4294967295
 800dd96:	6928      	ldr	r0, [r5, #16]
 800dd98:	4798      	blx	r3
 800dd9a:	f7ff baf8 	b.w	800d38e <tcp_input+0x1e>
      tcp_abandon(npcb, 0);
 800dd9e:	4641      	mov	r1, r8
 800dda0:	4648      	mov	r0, r9
 800dda2:	f7fe f887 	bl	800beb4 <tcp_abandon>
      return;
 800dda6:	f7ff baf2 	b.w	800d38e <tcp_input+0x1e>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800ddaa:	4b4b      	ldr	r3, [pc, #300]	; (800ded8 <tcp_input+0xb68>)
 800ddac:	f240 120d 	movw	r2, #269	; 0x10d
 800ddb0:	494a      	ldr	r1, [pc, #296]	; (800dedc <tcp_input+0xb6c>)
 800ddb2:	484b      	ldr	r0, [pc, #300]	; (800dee0 <tcp_input+0xb70>)
 800ddb4:	f003 fa90 	bl	80112d8 <iprintf>
      if (prev != NULL) {
 800ddb8:	f1b8 0f00 	cmp.w	r8, #0
 800ddbc:	f43f abf9 	beq.w	800d5b2 <tcp_input+0x242>
 800ddc0:	68eb      	ldr	r3, [r5, #12]
 800ddc2:	f7ff bbf0 	b.w	800d5a6 <tcp_input+0x236>
          pcb->state = ESTABLISHED;
 800ddc6:	2304      	movs	r3, #4
 800ddc8:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 800ddca:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d09b      	beq.n	800dd08 <tcp_input+0x998>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ddd0:	699b      	ldr	r3, [r3, #24]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d056      	beq.n	800de84 <tcp_input+0xb14>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4629      	mov	r1, r5
 800ddda:	6928      	ldr	r0, [r5, #16]
 800dddc:	4798      	blx	r3
          if (err != ERR_OK) {
 800ddde:	2800      	cmp	r0, #0
 800dde0:	d14c      	bne.n	800de7c <tcp_input+0xb0c>
          tcp_receive(pcb);
 800dde2:	4628      	mov	r0, r5
 800dde4:	f7fe fd7c 	bl	800c8e0 <tcp_receive>
          if (recv_acked != 0) {
 800dde8:	f8bb 3000 	ldrh.w	r3, [fp]
 800ddec:	b113      	cbz	r3, 800ddf4 <tcp_input+0xa84>
            recv_acked--;
 800ddee:	3b01      	subs	r3, #1
 800ddf0:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ddf4:	8e69      	ldrh	r1, [r5, #50]	; 0x32
 800ddf6:	f241 131c 	movw	r3, #4380	; 0x111c
 800ddfa:	004a      	lsls	r2, r1, #1
 800ddfc:	0088      	lsls	r0, r1, #2
 800ddfe:	429a      	cmp	r2, r3
 800de00:	4616      	mov	r6, r2
 800de02:	bf38      	it	cc
 800de04:	461e      	movcc	r6, r3
 800de06:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 800de0a:	d923      	bls.n	800de54 <tcp_input+0xae4>
 800de0c:	b283      	uxth	r3, r0
 800de0e:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 800de12:	f899 3000 	ldrb.w	r3, [r9]
 800de16:	069a      	lsls	r2, r3, #26
 800de18:	f57f ac12 	bpl.w	800d640 <tcp_input+0x2d0>
 800de1c:	e56f      	b.n	800d8fe <tcp_input+0x58e>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800de1e:	4b2e      	ldr	r3, [pc, #184]	; (800ded8 <tcp_input+0xb68>)
 800de20:	f240 1215 	movw	r2, #277	; 0x115
 800de24:	492f      	ldr	r1, [pc, #188]	; (800dee4 <tcp_input+0xb74>)
 800de26:	482e      	ldr	r0, [pc, #184]	; (800dee0 <tcp_input+0xb70>)
 800de28:	f003 fa56 	bl	80112d8 <iprintf>
 800de2c:	f7ff bbc5 	b.w	800d5ba <tcp_input+0x24a>
        TCP_RMV_ACTIVE(pcb);
 800de30:	68ea      	ldr	r2, [r5, #12]
 800de32:	60da      	str	r2, [r3, #12]
 800de34:	e640      	b.n	800dab8 <tcp_input+0x748>
          TCP_RMV_ACTIVE(pcb);
 800de36:	2b00      	cmp	r3, #0
 800de38:	f43f ae3e 	beq.w	800dab8 <tcp_input+0x748>
 800de3c:	68da      	ldr	r2, [r3, #12]
 800de3e:	42aa      	cmp	r2, r5
 800de40:	d0f6      	beq.n	800de30 <tcp_input+0xac0>
 800de42:	4613      	mov	r3, r2
 800de44:	e7f7      	b.n	800de36 <tcp_input+0xac6>
  } else if (flags & TCP_FIN) {
 800de46:	07d0      	lsls	r0, r2, #31
 800de48:	f57f ac5d 	bpl.w	800d706 <tcp_input+0x396>
    pcb->tmr = tcp_ticks;
 800de4c:	4b26      	ldr	r3, [pc, #152]	; (800dee8 <tcp_input+0xb78>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	622b      	str	r3, [r5, #32]
 800de52:	e458      	b.n	800d706 <tcp_input+0x396>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800de54:	429a      	cmp	r2, r3
 800de56:	bf88      	it	hi
 800de58:	b293      	uxthhi	r3, r2
 800de5a:	e7d8      	b.n	800de0e <tcp_input+0xa9e>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800de5c:	2900      	cmp	r1, #0
 800de5e:	f47f af19 	bne.w	800dc94 <tcp_input+0x924>
 800de62:	4b1d      	ldr	r3, [pc, #116]	; (800ded8 <tcp_input+0xb68>)
 800de64:	f44f 724e 	mov.w	r2, #824	; 0x338
 800de68:	4920      	ldr	r1, [pc, #128]	; (800deec <tcp_input+0xb7c>)
 800de6a:	481d      	ldr	r0, [pc, #116]	; (800dee0 <tcp_input+0xb70>)
 800de6c:	f003 fa34 	bl	80112d8 <iprintf>
 800de70:	e710      	b.n	800dc94 <tcp_input+0x924>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800de72:	e9cd 0301 	strd	r0, r3, [sp, #4]
 800de76:	9b05      	ldr	r3, [sp, #20]
 800de78:	881b      	ldrh	r3, [r3, #0]
 800de7a:	e722      	b.n	800dcc2 <tcp_input+0x952>
            if (err != ERR_ABRT) {
 800de7c:	300d      	adds	r0, #13
 800de7e:	f43f abf2 	beq.w	800d666 <tcp_input+0x2f6>
 800de82:	e741      	b.n	800dd08 <tcp_input+0x998>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800de84:	4b14      	ldr	r3, [pc, #80]	; (800ded8 <tcp_input+0xb68>)
 800de86:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800de8a:	4919      	ldr	r1, [pc, #100]	; (800def0 <tcp_input+0xb80>)
 800de8c:	4814      	ldr	r0, [pc, #80]	; (800dee0 <tcp_input+0xb70>)
 800de8e:	f003 fa23 	bl	80112d8 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800de92:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 800de94:	699b      	ldr	r3, [r3, #24]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d19d      	bne.n	800ddd6 <tcp_input+0xa66>
 800de9a:	e735      	b.n	800dd08 <tcp_input+0x998>
          pcb->rtime = -1;
 800de9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dea0:	862b      	strh	r3, [r5, #48]	; 0x30
 800dea2:	e6e2      	b.n	800dc6a <tcp_input+0x8fa>
          rseg = pcb->unsent;
 800dea4:	6eee      	ldr	r6, [r5, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800dea6:	b176      	cbz	r6, 800dec6 <tcp_input+0xb56>
          pcb->unsent = rseg->next;
 800dea8:	6833      	ldr	r3, [r6, #0]
 800deaa:	66eb      	str	r3, [r5, #108]	; 0x6c
 800deac:	e6d2      	b.n	800dc54 <tcp_input+0x8e4>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800deae:	4b0a      	ldr	r3, [pc, #40]	; (800ded8 <tcp_input+0xb68>)
 800deb0:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800deb4:	490f      	ldr	r1, [pc, #60]	; (800def4 <tcp_input+0xb84>)
 800deb6:	480a      	ldr	r0, [pc, #40]	; (800dee0 <tcp_input+0xb70>)
 800deb8:	f003 fa0e 	bl	80112d8 <iprintf>
 800debc:	e6bf      	b.n	800dc3e <tcp_input+0x8ce>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800debe:	429a      	cmp	r2, r3
 800dec0:	bf88      	it	hi
 800dec2:	b293      	uxthhi	r3, r2
 800dec4:	e6b4      	b.n	800dc30 <tcp_input+0x8c0>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800dec6:	4b04      	ldr	r3, [pc, #16]	; (800ded8 <tcp_input+0xb68>)
 800dec8:	f44f 725d 	mov.w	r2, #884	; 0x374
 800decc:	490a      	ldr	r1, [pc, #40]	; (800def8 <tcp_input+0xb88>)
 800dece:	4804      	ldr	r0, [pc, #16]	; (800dee0 <tcp_input+0xb70>)
 800ded0:	f003 fa02 	bl	80112d8 <iprintf>
 800ded4:	e7e8      	b.n	800dea8 <tcp_input+0xb38>
 800ded6:	bf00      	nop
 800ded8:	08013e9c 	.word	0x08013e9c
 800dedc:	08014178 	.word	0x08014178
 800dee0:	08012578 	.word	0x08012578
 800dee4:	080141a4 	.word	0x080141a4
 800dee8:	24010664 	.word	0x24010664
 800deec:	08014200 	.word	0x08014200
 800def0:	0801424c 	.word	0x0801424c
 800def4:	08014220 	.word	0x08014220
 800def8:	08014238 	.word	0x08014238

0800defc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800defc:	4a02      	ldr	r2, [pc, #8]	; (800df08 <tcp_trigger_input_pcb_close+0xc>)
 800defe:	7813      	ldrb	r3, [r2, #0]
 800df00:	f043 0310 	orr.w	r3, r3, #16
 800df04:	7013      	strb	r3, [r2, #0]
}
 800df06:	4770      	bx	lr
 800df08:	24010690 	.word	0x24010690

0800df0c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 800df0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df10:	9f08      	ldr	r7, [sp, #32]
 800df12:	4680      	mov	r8, r0
 800df14:	460d      	mov	r5, r1
 800df16:	4614      	mov	r4, r2
 800df18:	461e      	mov	r6, r3
 800df1a:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 800df1e:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800df22:	2f00      	cmp	r7, #0
 800df24:	d033      	beq.n	800df8e <tcp_pbuf_prealloc+0x82>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 800df26:	42a5      	cmp	r5, r4
 800df28:	d20e      	bcs.n	800df48 <tcp_pbuf_prealloc+0x3c>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800df2a:	f019 0f02 	tst.w	r9, #2
 800df2e:	d008      	beq.n	800df42 <tcp_pbuf_prealloc+0x36>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800df30:	f205 51b7 	addw	r1, r5, #1463	; 0x5b7
 800df34:	f021 0103 	bic.w	r1, r1, #3
 800df38:	42a1      	cmp	r1, r4
 800df3a:	bf28      	it	cs
 800df3c:	4621      	movcs	r1, r4
 800df3e:	b289      	uxth	r1, r1
 800df40:	e003      	b.n	800df4a <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800df42:	8b7b      	ldrh	r3, [r7, #26]
 800df44:	065b      	lsls	r3, r3, #25
 800df46:	d518      	bpl.n	800df7a <tcp_pbuf_prealloc+0x6e>
 800df48:	4629      	mov	r1, r5
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800df4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 800df4e:	4640      	mov	r0, r8
 800df50:	f7fc fe80 	bl	800ac54 <pbuf_alloc>
  if (p == NULL) {
 800df54:	4604      	mov	r4, r0
 800df56:	b168      	cbz	r0, 800df74 <tcp_pbuf_prealloc+0x68>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800df58:	6803      	ldr	r3, [r0, #0]
 800df5a:	b133      	cbz	r3, 800df6a <tcp_pbuf_prealloc+0x5e>
 800df5c:	4b0f      	ldr	r3, [pc, #60]	; (800df9c <tcp_pbuf_prealloc+0x90>)
 800df5e:	f240 120b 	movw	r2, #267	; 0x10b
 800df62:	490f      	ldr	r1, [pc, #60]	; (800dfa0 <tcp_pbuf_prealloc+0x94>)
 800df64:	480f      	ldr	r0, [pc, #60]	; (800dfa4 <tcp_pbuf_prealloc+0x98>)
 800df66:	f003 f9b7 	bl	80112d8 <iprintf>
  *oversize = p->len - length;
 800df6a:	8963      	ldrh	r3, [r4, #10]
 800df6c:	1b5b      	subs	r3, r3, r5
 800df6e:	8033      	strh	r3, [r6, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 800df70:	8125      	strh	r5, [r4, #8]
 800df72:	8165      	strh	r5, [r4, #10]
  return p;
}
 800df74:	4620      	mov	r0, r4
 800df76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 800df7a:	f1ba 0f00 	cmp.w	sl, #0
 800df7e:	d0d7      	beq.n	800df30 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 800df80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800df82:	2b00      	cmp	r3, #0
 800df84:	d1d4      	bne.n	800df30 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 800df86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d1d1      	bne.n	800df30 <tcp_pbuf_prealloc+0x24>
 800df8c:	e7dc      	b.n	800df48 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800df8e:	4b03      	ldr	r3, [pc, #12]	; (800df9c <tcp_pbuf_prealloc+0x90>)
 800df90:	22e9      	movs	r2, #233	; 0xe9
 800df92:	4905      	ldr	r1, [pc, #20]	; (800dfa8 <tcp_pbuf_prealloc+0x9c>)
 800df94:	4803      	ldr	r0, [pc, #12]	; (800dfa4 <tcp_pbuf_prealloc+0x98>)
 800df96:	f003 f99f 	bl	80112d8 <iprintf>
 800df9a:	e7c4      	b.n	800df26 <tcp_pbuf_prealloc+0x1a>
 800df9c:	08014288 	.word	0x08014288
 800dfa0:	080142dc 	.word	0x080142dc
 800dfa4:	08012578 	.word	0x08012578
 800dfa8:	080142bc 	.word	0x080142bc

0800dfac <tcp_create_segment>:
{
 800dfac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfb0:	460e      	mov	r6, r1
 800dfb2:	f89d a020 	ldrb.w	sl, [sp, #32]
 800dfb6:	4690      	mov	r8, r2
 800dfb8:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800dfba:	4607      	mov	r7, r0
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	d04a      	beq.n	800e056 <tcp_create_segment+0xaa>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800dfc0:	2e00      	cmp	r6, #0
 800dfc2:	d050      	beq.n	800e066 <tcp_create_segment+0xba>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800dfc4:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800dfc8:	2003      	movs	r0, #3
 800dfca:	f7fc f9c7 	bl	800a35c <memp_malloc>
 800dfce:	4604      	mov	r4, r0
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800dfd0:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800dfd4:	2800      	cmp	r0, #0
 800dfd6:	d054      	beq.n	800e082 <tcp_create_segment+0xd6>
  seg->flags = optflags;
 800dfd8:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 800dfdc:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800dfde:	8932      	ldrh	r2, [r6, #8]
 800dfe0:	fa1f fa85 	uxth.w	sl, r5
  seg->p = p;
 800dfe4:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800dfe6:	42aa      	cmp	r2, r5
  seg->next = NULL;
 800dfe8:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800dfea:	d32c      	bcc.n	800e046 <tcp_create_segment+0x9a>
  seg->len = p->tot_len - optlen;
 800dfec:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 800dff0:	4630      	mov	r0, r6
 800dff2:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 800dff4:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 800dff6:	f7fc fd1d 	bl	800aa34 <pbuf_add_header>
 800dffa:	4606      	mov	r6, r0
 800dffc:	2800      	cmp	r0, #0
 800dffe:	d139      	bne.n	800e074 <tcp_create_segment+0xc8>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e000:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e002:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e004:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e006:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e00a:	f505 45a0 	add.w	r5, r5, #20480	; 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e00e:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e012:	f7fb fdf5 	bl	8009c00 <lwip_htons>
 800e016:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800e01a:	8b38      	ldrh	r0, [r7, #24]
 800e01c:	68e7      	ldr	r7, [r4, #12]
 800e01e:	f7fb fdef 	bl	8009c00 <lwip_htons>
 800e022:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e024:	4648      	mov	r0, r9
 800e026:	68e7      	ldr	r7, [r4, #12]
 800e028:	f7fb fdee 	bl	8009c08 <lwip_htonl>
 800e02c:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e02e:	ea45 0008 	orr.w	r0, r5, r8
 800e032:	68e7      	ldr	r7, [r4, #12]
 800e034:	f7fb fde4 	bl	8009c00 <lwip_htons>
  seg->tcphdr->urgp = 0;
 800e038:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800e03a:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 800e03c:	749e      	strb	r6, [r3, #18]
 800e03e:	74de      	strb	r6, [r3, #19]
}
 800e040:	4620      	mov	r0, r4
 800e042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e046:	22b0      	movs	r2, #176	; 0xb0
 800e048:	4b10      	ldr	r3, [pc, #64]	; (800e08c <tcp_create_segment+0xe0>)
 800e04a:	4911      	ldr	r1, [pc, #68]	; (800e090 <tcp_create_segment+0xe4>)
 800e04c:	4811      	ldr	r0, [pc, #68]	; (800e094 <tcp_create_segment+0xe8>)
 800e04e:	f003 f943 	bl	80112d8 <iprintf>
  seg->len = p->tot_len - optlen;
 800e052:	8932      	ldrh	r2, [r6, #8]
 800e054:	e7ca      	b.n	800dfec <tcp_create_segment+0x40>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800e056:	4b0d      	ldr	r3, [pc, #52]	; (800e08c <tcp_create_segment+0xe0>)
 800e058:	22a3      	movs	r2, #163	; 0xa3
 800e05a:	490f      	ldr	r1, [pc, #60]	; (800e098 <tcp_create_segment+0xec>)
 800e05c:	480d      	ldr	r0, [pc, #52]	; (800e094 <tcp_create_segment+0xe8>)
 800e05e:	f003 f93b 	bl	80112d8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800e062:	2e00      	cmp	r6, #0
 800e064:	d1ae      	bne.n	800dfc4 <tcp_create_segment+0x18>
 800e066:	4b09      	ldr	r3, [pc, #36]	; (800e08c <tcp_create_segment+0xe0>)
 800e068:	22a4      	movs	r2, #164	; 0xa4
 800e06a:	490c      	ldr	r1, [pc, #48]	; (800e09c <tcp_create_segment+0xf0>)
 800e06c:	4809      	ldr	r0, [pc, #36]	; (800e094 <tcp_create_segment+0xe8>)
 800e06e:	f003 f933 	bl	80112d8 <iprintf>
 800e072:	e7a7      	b.n	800dfc4 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 800e074:	4620      	mov	r0, r4
    return NULL;
 800e076:	2400      	movs	r4, #0
    tcp_seg_free(seg);
 800e078:	f7fd faf2 	bl	800b660 <tcp_seg_free>
}
 800e07c:	4620      	mov	r0, r4
 800e07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 800e082:	4630      	mov	r0, r6
 800e084:	f7fc fd76 	bl	800ab74 <pbuf_free>
    return NULL;
 800e088:	e7da      	b.n	800e040 <tcp_create_segment+0x94>
 800e08a:	bf00      	nop
 800e08c:	08014288 	.word	0x08014288
 800e090:	08014334 	.word	0x08014334
 800e094:	08012578 	.word	0x08012578
 800e098:	080142f0 	.word	0x080142f0
 800e09c:	08014310 	.word	0x08014310

0800e0a0 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e0a0:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800e0a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e0a6:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800e0a8:	4606      	mov	r6, r0
 800e0aa:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e0ac:	2022      	movs	r0, #34	; 0x22
 800e0ae:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 800e0b2:	461c      	mov	r4, r3
 800e0b4:	f8bd a020 	ldrh.w	sl, [sp, #32]
 800e0b8:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 800e0bc:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e0c0:	f7fc fdc8 	bl	800ac54 <pbuf_alloc>
  if (p != NULL) {
 800e0c4:	4605      	mov	r5, r0
 800e0c6:	b300      	cbz	r0, 800e10a <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800e0c8:	8943      	ldrh	r3, [r0, #10]
 800e0ca:	2b13      	cmp	r3, #19
 800e0cc:	d920      	bls.n	800e110 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 800e0ce:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 800e0d0:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 800e0d2:	f7fb fd95 	bl	8009c00 <lwip_htons>
 800e0d6:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800e0d8:	4650      	mov	r0, sl
 800e0da:	f7fb fd91 	bl	8009c00 <lwip_htons>
    tcphdr->seqno = seqno_be;
 800e0de:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 800e0e0:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	f7fb fd90 	bl	8009c08 <lwip_htonl>
 800e0e8:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800e0ea:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 800e0ee:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800e0f0:	f7fb fd86 	bl	8009c00 <lwip_htons>
 800e0f4:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 800e0f6:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800e0f8:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800e0fa:	f7fb fd81 	bl	8009c00 <lwip_htons>
    tcphdr->chksum = 0;
 800e0fe:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 800e100:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 800e102:	7423      	strb	r3, [r4, #16]
 800e104:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 800e106:	74a3      	strb	r3, [r4, #18]
 800e108:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 800e10a:	4628      	mov	r0, r5
 800e10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800e110:	4b03      	ldr	r3, [pc, #12]	; (800e120 <tcp_output_alloc_header_common.constprop.0+0x80>)
 800e112:	f240 7223 	movw	r2, #1827	; 0x723
 800e116:	4903      	ldr	r1, [pc, #12]	; (800e124 <tcp_output_alloc_header_common.constprop.0+0x84>)
 800e118:	4803      	ldr	r0, [pc, #12]	; (800e128 <tcp_output_alloc_header_common.constprop.0+0x88>)
 800e11a:	f003 f8dd 	bl	80112d8 <iprintf>
 800e11e:	e7d6      	b.n	800e0ce <tcp_output_alloc_header_common.constprop.0+0x2e>
 800e120:	08014288 	.word	0x08014288
 800e124:	0801434c 	.word	0x0801434c
 800e128:	08012578 	.word	0x08012578

0800e12c <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800e12c:	b570      	push	{r4, r5, r6, lr}
 800e12e:	460d      	mov	r5, r1
 800e130:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800e132:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800e134:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800e136:	b190      	cbz	r0, 800e15e <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800e138:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800e13a:	2210      	movs	r2, #16
 800e13c:	8b21      	ldrh	r1, [r4, #24]
 800e13e:	9302      	str	r3, [sp, #8]
 800e140:	e9cd 1200 	strd	r1, r2, [sp]
 800e144:	4632      	mov	r2, r6
 800e146:	4629      	mov	r1, r5
 800e148:	8ae3      	ldrh	r3, [r4, #22]
 800e14a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e14c:	f7ff ffa8 	bl	800e0a0 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800e150:	b118      	cbz	r0, 800e15a <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800e152:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800e154:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e156:	4413      	add	r3, r2
 800e158:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 800e15a:	b004      	add	sp, #16
 800e15c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800e15e:	4b04      	ldr	r3, [pc, #16]	; (800e170 <tcp_output_alloc_header.constprop.0+0x44>)
 800e160:	f240 7242 	movw	r2, #1858	; 0x742
 800e164:	4903      	ldr	r1, [pc, #12]	; (800e174 <tcp_output_alloc_header.constprop.0+0x48>)
 800e166:	4804      	ldr	r0, [pc, #16]	; (800e178 <tcp_output_alloc_header.constprop.0+0x4c>)
 800e168:	f003 f8b6 	bl	80112d8 <iprintf>
 800e16c:	e7e4      	b.n	800e138 <tcp_output_alloc_header.constprop.0+0xc>
 800e16e:	bf00      	nop
 800e170:	08014288 	.word	0x08014288
 800e174:	0801437c 	.word	0x0801437c
 800e178:	08012578 	.word	0x08012578

0800e17c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800e17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e17e:	4604      	mov	r4, r0
 800e180:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800e182:	460d      	mov	r5, r1
{
 800e184:	4617      	mov	r7, r2
 800e186:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800e188:	b321      	cbz	r1, 800e1d4 <tcp_output_control_segment+0x58>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800e18a:	b35c      	cbz	r4, 800e1e4 <tcp_output_control_segment+0x68>
 800e18c:	7a20      	ldrb	r0, [r4, #8]
 800e18e:	b9a8      	cbnz	r0, 800e1bc <tcp_output_control_segment+0x40>
    return ip_route(src, dst);
 800e190:	4630      	mov	r0, r6
 800e192:	f002 f869 	bl	8010268 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 800e196:	b1a8      	cbz	r0, 800e1c4 <tcp_output_control_segment+0x48>
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800e198:	7ae3      	ldrb	r3, [r4, #11]
      tos = pcb->tos;
 800e19a:	7aa4      	ldrb	r4, [r4, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800e19c:	9400      	str	r4, [sp, #0]
 800e19e:	2406      	movs	r4, #6
 800e1a0:	4632      	mov	r2, r6
 800e1a2:	4639      	mov	r1, r7
 800e1a4:	9002      	str	r0, [sp, #8]
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	9401      	str	r4, [sp, #4]
 800e1aa:	f002 f9f3 	bl	8010594 <ip4_output_if>
 800e1ae:	4604      	mov	r4, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800e1b0:	4628      	mov	r0, r5
 800e1b2:	f7fc fcdf 	bl	800ab74 <pbuf_free>
  return err;
}
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	b005      	add	sp, #20
 800e1ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return netif_get_by_index(pcb->netif_idx);
 800e1bc:	f7fc fb28 	bl	800a810 <netif_get_by_index>
  if (netif == NULL) {
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	d1e9      	bne.n	800e198 <tcp_output_control_segment+0x1c>
    err = ERR_RTE;
 800e1c4:	f06f 0403 	mvn.w	r4, #3
  pbuf_free(p);
 800e1c8:	4628      	mov	r0, r5
 800e1ca:	f7fc fcd3 	bl	800ab74 <pbuf_free>
}
 800e1ce:	4620      	mov	r0, r4
 800e1d0:	b005      	add	sp, #20
 800e1d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800e1d4:	4b07      	ldr	r3, [pc, #28]	; (800e1f4 <tcp_output_control_segment+0x78>)
 800e1d6:	f240 7287 	movw	r2, #1927	; 0x787
 800e1da:	4907      	ldr	r1, [pc, #28]	; (800e1f8 <tcp_output_control_segment+0x7c>)
 800e1dc:	4807      	ldr	r0, [pc, #28]	; (800e1fc <tcp_output_control_segment+0x80>)
 800e1de:	f003 f87b 	bl	80112d8 <iprintf>
 800e1e2:	e7d2      	b.n	800e18a <tcp_output_control_segment+0xe>
    return ip_route(src, dst);
 800e1e4:	4630      	mov	r0, r6
 800e1e6:	f002 f83f 	bl	8010268 <ip4_route>
  if (netif == NULL) {
 800e1ea:	2800      	cmp	r0, #0
 800e1ec:	d0ea      	beq.n	800e1c4 <tcp_output_control_segment+0x48>
      ttl = TCP_TTL;
 800e1ee:	23ff      	movs	r3, #255	; 0xff
 800e1f0:	e7d4      	b.n	800e19c <tcp_output_control_segment+0x20>
 800e1f2:	bf00      	nop
 800e1f4:	08014288 	.word	0x08014288
 800e1f8:	080143a4 	.word	0x080143a4
 800e1fc:	08012578 	.word	0x08012578

0800e200 <tcp_write>:
{
 800e200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 800e204:	2400      	movs	r4, #0
{
 800e206:	b091      	sub	sp, #68	; 0x44
 800e208:	9107      	str	r1, [sp, #28]
 800e20a:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 800e20c:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800e210:	2800      	cmp	r0, #0
 800e212:	f000 8300 	beq.w	800e816 <tcp_write+0x616>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 800e216:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 800e21a:	4692      	mov	sl, r2
 800e21c:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 800e21e:	4681      	mov	r9, r0
 800e220:	085b      	lsrs	r3, r3, #1
 800e222:	4293      	cmp	r3, r2
 800e224:	bf28      	it	cs
 800e226:	4613      	movcs	r3, r2
 800e228:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	bf08      	it	eq
 800e22e:	4693      	moveq	fp, r2
  LWIP_ASSERT_CORE_LOCKED();
 800e230:	f7f8 ffae 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800e234:	9b07      	ldr	r3, [sp, #28]
 800e236:	2b00      	cmp	r3, #0
 800e238:	f000 82e1 	beq.w	800e7fe <tcp_write+0x5fe>
  if ((pcb->state != ESTABLISHED) &&
 800e23c:	f899 3014 	ldrb.w	r3, [r9, #20]
      (pcb->state != CLOSE_WAIT) &&
 800e240:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 800e242:	2a02      	cmp	r2, #2
 800e244:	d902      	bls.n	800e24c <tcp_write+0x4c>
 800e246:	2b07      	cmp	r3, #7
 800e248:	f040 829d 	bne.w	800e786 <tcp_write+0x586>
  } else if (len == 0) {
 800e24c:	f1ba 0f00 	cmp.w	sl, #0
 800e250:	f000 80ec 	beq.w	800e42c <tcp_write+0x22c>
  if (len > pcb->snd_buf) {
 800e254:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 800e258:	4553      	cmp	r3, sl
 800e25a:	f0c0 82b7 	bcc.w	800e7cc <tcp_write+0x5cc>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 800e25e:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 800e262:	2e0f      	cmp	r6, #15
 800e264:	f200 82b2 	bhi.w	800e7cc <tcp_write+0x5cc>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800e268:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 800e26c:	2e00      	cmp	r6, #0
 800e26e:	f000 80d3 	beq.w	800e418 <tcp_write+0x218>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800e272:	2b00      	cmp	r3, #0
 800e274:	f040 80dc 	bne.w	800e430 <tcp_write+0x230>
 800e278:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 800e27c:	f1b8 0f00 	cmp.w	r8, #0
 800e280:	f000 8264 	beq.w	800e74c <tcp_write+0x54c>
 800e284:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800e286:	461a      	mov	r2, r3
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d1fb      	bne.n	800e286 <tcp_write+0x86>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800e28e:	7a94      	ldrb	r4, [r2, #10]
 800e290:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800e292:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800e294:	00a4      	lsls	r4, r4, #2
 800e296:	920b      	str	r2, [sp, #44]	; 0x2c
 800e298:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800e29c:	191a      	adds	r2, r3, r4
 800e29e:	4593      	cmp	fp, r2
 800e2a0:	f2c0 81a7 	blt.w	800e5f2 <tcp_write+0x3f2>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800e2a4:	ebab 0404 	sub.w	r4, fp, r4
 800e2a8:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 800e2aa:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 800e2ae:	b2a4      	uxth	r4, r4
    oversize = pcb->unsent_oversize;
 800e2b0:	930a      	str	r3, [sp, #40]	; 0x28
 800e2b2:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if (oversize > 0) {
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	f000 80cf 	beq.w	800e45a <tcp_write+0x25a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800e2bc:	42a3      	cmp	r3, r4
 800e2be:	f200 818b 	bhi.w	800e5d8 <tcp_write+0x3d8>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800e2c2:	45a2      	cmp	sl, r4
 800e2c4:	4653      	mov	r3, sl
 800e2c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2c8:	bf28      	it	cs
 800e2ca:	4623      	movcs	r3, r4
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	bf28      	it	cs
 800e2d0:	4613      	movcs	r3, r2
      oversize -= oversize_used;
 800e2d2:	1ad2      	subs	r2, r2, r3
      space -= oversize_used;
 800e2d4:	1ae4      	subs	r4, r4, r3
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800e2d6:	930a      	str	r3, [sp, #40]	; 0x28
      oversize -= oversize_used;
 800e2d8:	b292      	uxth	r2, r2
      space -= oversize_used;
 800e2da:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 800e2dc:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800e2e0:	2a00      	cmp	r2, #0
 800e2e2:	f000 8184 	beq.w	800e5ee <tcp_write+0x3ee>
 800e2e6:	459a      	cmp	sl, r3
 800e2e8:	f000 8181 	beq.w	800e5ee <tcp_write+0x3ee>
 800e2ec:	4bb2      	ldr	r3, [pc, #712]	; (800e5b8 <tcp_write+0x3b8>)
 800e2ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e2f2:	49b2      	ldr	r1, [pc, #712]	; (800e5bc <tcp_write+0x3bc>)
 800e2f4:	48b2      	ldr	r0, [pc, #712]	; (800e5c0 <tcp_write+0x3c0>)
 800e2f6:	f002 ffef 	bl	80112d8 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800e2fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800e2fc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800e2fe:	459a      	cmp	sl, r3
 800e300:	f200 80b0 	bhi.w	800e464 <tcp_write+0x264>
  struct pbuf *concat_p = NULL;
 800e304:	2300      	movs	r3, #0
 800e306:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e308:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 800e30a:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 800e30c:	45a2      	cmp	sl, r4
 800e30e:	f240 80ee 	bls.w	800e4ee <tcp_write+0x2ee>
 800e312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e314:	f04f 0800 	mov.w	r8, #0
 800e318:	f003 0301 	and.w	r3, r3, #1
 800e31c:	f8cd 8014 	str.w	r8, [sp, #20]
 800e320:	9308      	str	r3, [sp, #32]
 800e322:	4643      	mov	r3, r8
 800e324:	46d8      	mov	r8, fp
 800e326:	469b      	mov	fp, r3
 800e328:	e042      	b.n	800e3b0 <tcp_write+0x1b0>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800e32a:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e32e:	2b00      	cmp	r3, #0
 800e330:	f040 80f0 	bne.w	800e514 <tcp_write+0x314>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800e334:	2201      	movs	r2, #1
 800e336:	4629      	mov	r1, r5
 800e338:	2036      	movs	r0, #54	; 0x36
 800e33a:	f7fc fc8b 	bl	800ac54 <pbuf_alloc>
 800e33e:	2800      	cmp	r0, #0
 800e340:	f000 8100 	beq.w	800e544 <tcp_write+0x344>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800e344:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800e346:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800e348:	9006      	str	r0, [sp, #24]
 800e34a:	4422      	add	r2, r4
 800e34c:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800e34e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800e352:	2036      	movs	r0, #54	; 0x36
 800e354:	f7fc fc7e 	bl	800ac54 <pbuf_alloc>
 800e358:	9b06      	ldr	r3, [sp, #24]
 800e35a:	4607      	mov	r7, r0
 800e35c:	2800      	cmp	r0, #0
 800e35e:	f000 8196 	beq.w	800e68e <tcp_write+0x48e>
      pbuf_cat(p/*header*/, p2/*data*/);
 800e362:	4619      	mov	r1, r3
 800e364:	f7fc fda6 	bl	800aeb4 <pbuf_cat>
    queuelen += pbuf_clen(p);
 800e368:	4638      	mov	r0, r7
 800e36a:	f7fc fd79 	bl	800ae60 <pbuf_clen>
 800e36e:	4430      	add	r0, r6
 800e370:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800e372:	2e10      	cmp	r6, #16
 800e374:	d84a      	bhi.n	800e40c <tcp_write+0x20c>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800e376:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 800e37a:	2200      	movs	r2, #0
 800e37c:	4639      	mov	r1, r7
 800e37e:	4648      	mov	r0, r9
 800e380:	4423      	add	r3, r4
 800e382:	9200      	str	r2, [sp, #0]
 800e384:	f7ff fe12 	bl	800dfac <tcp_create_segment>
 800e388:	4607      	mov	r7, r0
 800e38a:	2800      	cmp	r0, #0
 800e38c:	f000 80da 	beq.w	800e544 <tcp_write+0x344>
    if (queue == NULL) {
 800e390:	9b05      	ldr	r3, [sp, #20]
 800e392:	2b00      	cmp	r3, #0
 800e394:	f000 80a3 	beq.w	800e4de <tcp_write+0x2de>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800e398:	f1bb 0f00 	cmp.w	fp, #0
 800e39c:	f000 80c2 	beq.w	800e524 <tcp_write+0x324>
    pos += seglen;
 800e3a0:	4425      	add	r5, r4
      prev_seg->next = seg;
 800e3a2:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 800e3a6:	b2ac      	uxth	r4, r5
  while (pos < len) {
 800e3a8:	45a2      	cmp	sl, r4
 800e3aa:	f240 809e 	bls.w	800e4ea <tcp_write+0x2ea>
 800e3ae:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 800e3b0:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e3b4:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 800e3b6:	b2ad      	uxth	r5, r5
 800e3b8:	4545      	cmp	r5, r8
 800e3ba:	bf28      	it	cs
 800e3bc:	4645      	movcs	r5, r8
 800e3be:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d0b2      	beq.n	800e32a <tcp_write+0x12a>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800e3c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3c6:	4642      	mov	r2, r8
 800e3c8:	4629      	mov	r1, r5
 800e3ca:	2036      	movs	r0, #54	; 0x36
 800e3cc:	e9cd 9300 	strd	r9, r3, [sp]
 800e3d0:	9b05      	ldr	r3, [sp, #20]
 800e3d2:	fab3 f383 	clz	r3, r3
 800e3d6:	095b      	lsrs	r3, r3, #5
 800e3d8:	9302      	str	r3, [sp, #8]
 800e3da:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800e3de:	f7ff fd95 	bl	800df0c <tcp_pbuf_prealloc>
 800e3e2:	4607      	mov	r7, r0
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	f000 80ad 	beq.w	800e544 <tcp_write+0x344>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800e3ea:	8943      	ldrh	r3, [r0, #10]
 800e3ec:	42ab      	cmp	r3, r5
 800e3ee:	f0c0 80a1 	bcc.w	800e534 <tcp_write+0x334>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 800e3f2:	9b07      	ldr	r3, [sp, #28]
 800e3f4:	462a      	mov	r2, r5
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	1919      	adds	r1, r3, r4
 800e3fa:	f003 f8d8 	bl	80115ae <memcpy>
    queuelen += pbuf_clen(p);
 800e3fe:	4638      	mov	r0, r7
 800e400:	f7fc fd2e 	bl	800ae60 <pbuf_clen>
 800e404:	4430      	add	r0, r6
 800e406:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800e408:	2e10      	cmp	r6, #16
 800e40a:	d9b4      	bls.n	800e376 <tcp_write+0x176>
      pbuf_free(p);
 800e40c:	4638      	mov	r0, r7
 800e40e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e412:	f7fc fbaf 	bl	800ab74 <pbuf_free>
      goto memerr;
 800e416:	e097      	b.n	800e548 <tcp_write+0x348>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800e418:	2b00      	cmp	r3, #0
 800e41a:	f000 80b6 	beq.w	800e58a <tcp_write+0x38a>
 800e41e:	4b66      	ldr	r3, [pc, #408]	; (800e5b8 <tcp_write+0x3b8>)
 800e420:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800e424:	4967      	ldr	r1, [pc, #412]	; (800e5c4 <tcp_write+0x3c4>)
 800e426:	4866      	ldr	r0, [pc, #408]	; (800e5c0 <tcp_write+0x3c0>)
 800e428:	f002 ff56 	bl	80112d8 <iprintf>
  queuelen = pcb->snd_queuelen;
 800e42c:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 800e430:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 800e434:	f1b8 0f00 	cmp.w	r8, #0
 800e438:	f47f af24 	bne.w	800e284 <tcp_write+0x84>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800e43c:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 800e440:	2b00      	cmp	r3, #0
 800e442:	f040 80ac 	bne.w	800e59e <tcp_write+0x39e>
  while (pos < len) {
 800e446:	f1ba 0f00 	cmp.w	sl, #0
 800e44a:	f000 81c8 	beq.w	800e7de <tcp_write+0x5de>
 800e44e:	2400      	movs	r4, #0
 800e450:	940d      	str	r4, [sp, #52]	; 0x34
 800e452:	940c      	str	r4, [sp, #48]	; 0x30
 800e454:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800e458:	e75b      	b.n	800e312 <tcp_write+0x112>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800e45a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800e45c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e45e:	459a      	cmp	sl, r3
 800e460:	f67f af50 	bls.w	800e304 <tcp_write+0x104>
 800e464:	2c00      	cmp	r4, #0
 800e466:	f43f af4d 	beq.w	800e304 <tcp_write+0x104>
 800e46a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e46c:	8912      	ldrh	r2, [r2, #8]
 800e46e:	920d      	str	r2, [sp, #52]	; 0x34
 800e470:	2a00      	cmp	r2, #0
 800e472:	f000 809c 	beq.w	800e5ae <tcp_write+0x3ae>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800e476:	ebaa 0703 	sub.w	r7, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 800e47c:	42a7      	cmp	r7, r4
 800e47e:	bfa8      	it	ge
 800e480:	4627      	movge	r7, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e482:	07da      	lsls	r2, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 800e484:	b2bd      	uxth	r5, r7
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e486:	f100 8188 	bmi.w	800e79a <tcp_write+0x59a>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800e48a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e48c:	685a      	ldr	r2, [r3, #4]
 800e48e:	4613      	mov	r3, r2
 800e490:	6812      	ldr	r2, [r2, #0]
 800e492:	2a00      	cmp	r2, #0
 800e494:	d1fb      	bne.n	800e48e <tcp_write+0x28e>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800e496:	920c      	str	r2, [sp, #48]	; 0x30
 800e498:	7b1a      	ldrb	r2, [r3, #12]
 800e49a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 800e49e:	d106      	bne.n	800e4ae <tcp_write+0x2ae>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800e4a0:	895a      	ldrh	r2, [r3, #10]
 800e4a2:	685b      	ldr	r3, [r3, #4]
 800e4a4:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800e4a6:	9a07      	ldr	r2, [sp, #28]
 800e4a8:	429a      	cmp	r2, r3
 800e4aa:	f000 8168 	beq.w	800e77e <tcp_write+0x57e>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	4629      	mov	r1, r5
 800e4b2:	2000      	movs	r0, #0
 800e4b4:	f7fc fbce 	bl	800ac54 <pbuf_alloc>
 800e4b8:	900c      	str	r0, [sp, #48]	; 0x30
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	f000 813f 	beq.w	800e73e <tcp_write+0x53e>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 800e4c0:	9b07      	ldr	r3, [sp, #28]
 800e4c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e4c4:	440b      	add	r3, r1
 800e4c6:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 800e4c8:	f7fc fcca 	bl	800ae60 <pbuf_clen>
 800e4cc:	4430      	add	r0, r6
  u16_t extendlen = 0;
 800e4ce:	2300      	movs	r3, #0
          queuelen += pbuf_clen(concat_p);
 800e4d0:	b286      	uxth	r6, r0
  u16_t extendlen = 0;
 800e4d2:	930d      	str	r3, [sp, #52]	; 0x34
      pos += seglen;
 800e4d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4d6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e4d8:	18ec      	adds	r4, r5, r3
 800e4da:	b2a4      	uxth	r4, r4
 800e4dc:	e716      	b.n	800e30c <tcp_write+0x10c>
    pos += seglen;
 800e4de:	4425      	add	r5, r4
 800e4e0:	9005      	str	r0, [sp, #20]
 800e4e2:	b2ac      	uxth	r4, r5
  while (pos < len) {
 800e4e4:	45a2      	cmp	sl, r4
 800e4e6:	f63f af62 	bhi.w	800e3ae <tcp_write+0x1ae>
 800e4ea:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 800e4ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	f000 80dc 	beq.w	800e6ae <tcp_write+0x4ae>
    for (p = last_unsent->p; p; p = p->next) {
 800e4f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e4f8:	6854      	ldr	r4, [r2, #4]
 800e4fa:	2c00      	cmp	r4, #0
 800e4fc:	f000 8091 	beq.w	800e622 <tcp_write+0x422>
 800e500:	469b      	mov	fp, r3
 800e502:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 800e504:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 800e506:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 800e508:	445b      	add	r3, fp
 800e50a:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800e50c:	2a00      	cmp	r2, #0
 800e50e:	d07a      	beq.n	800e606 <tcp_write+0x406>
      pos += seglen;
 800e510:	4614      	mov	r4, r2
 800e512:	e7f7      	b.n	800e504 <tcp_write+0x304>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800e514:	4b28      	ldr	r3, [pc, #160]	; (800e5b8 <tcp_write+0x3b8>)
 800e516:	f240 2271 	movw	r2, #625	; 0x271
 800e51a:	492b      	ldr	r1, [pc, #172]	; (800e5c8 <tcp_write+0x3c8>)
 800e51c:	4828      	ldr	r0, [pc, #160]	; (800e5c0 <tcp_write+0x3c0>)
 800e51e:	f002 fedb 	bl	80112d8 <iprintf>
 800e522:	e707      	b.n	800e334 <tcp_write+0x134>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800e524:	4b24      	ldr	r3, [pc, #144]	; (800e5b8 <tcp_write+0x3b8>)
 800e526:	f240 22ab 	movw	r2, #683	; 0x2ab
 800e52a:	4928      	ldr	r1, [pc, #160]	; (800e5cc <tcp_write+0x3cc>)
 800e52c:	4824      	ldr	r0, [pc, #144]	; (800e5c0 <tcp_write+0x3c0>)
 800e52e:	f002 fed3 	bl	80112d8 <iprintf>
 800e532:	e735      	b.n	800e3a0 <tcp_write+0x1a0>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800e534:	4b20      	ldr	r3, [pc, #128]	; (800e5b8 <tcp_write+0x3b8>)
 800e536:	f240 2266 	movw	r2, #614	; 0x266
 800e53a:	4925      	ldr	r1, [pc, #148]	; (800e5d0 <tcp_write+0x3d0>)
 800e53c:	4820      	ldr	r0, [pc, #128]	; (800e5c0 <tcp_write+0x3c0>)
 800e53e:	f002 fecb 	bl	80112d8 <iprintf>
 800e542:	e756      	b.n	800e3f2 <tcp_write+0x1f2>
 800e544:	f8dd 8014 	ldr.w	r8, [sp, #20]
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800e548:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800e54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e550:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 800e554:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e556:	b113      	cbz	r3, 800e55e <tcp_write+0x35e>
    pbuf_free(concat_p);
 800e558:	4618      	mov	r0, r3
 800e55a:	f7fc fb0b 	bl	800ab74 <pbuf_free>
  if (queue != NULL) {
 800e55e:	f1b8 0f00 	cmp.w	r8, #0
 800e562:	d002      	beq.n	800e56a <tcp_write+0x36a>
    tcp_segs_free(queue);
 800e564:	4640      	mov	r0, r8
 800e566:	f7fd f869 	bl	800b63c <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 800e56a:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 800e56e:	b13b      	cbz	r3, 800e580 <tcp_write+0x380>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800e570:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800e574:	b923      	cbnz	r3, 800e580 <tcp_write+0x380>
 800e576:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	f000 808d 	beq.w	800e69a <tcp_write+0x49a>
  return ERR_MEM;
 800e580:	f04f 30ff 	mov.w	r0, #4294967295
}
 800e584:	b011      	add	sp, #68	; 0x44
 800e586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800e58a:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f47f af45 	bne.w	800e41e <tcp_write+0x21e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800e594:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 800e598:	2b00      	cmp	r3, #0
 800e59a:	f43f af58 	beq.w	800e44e <tcp_write+0x24e>
 800e59e:	4b06      	ldr	r3, [pc, #24]	; (800e5b8 <tcp_write+0x3b8>)
 800e5a0:	f240 224a 	movw	r2, #586	; 0x24a
 800e5a4:	490b      	ldr	r1, [pc, #44]	; (800e5d4 <tcp_write+0x3d4>)
 800e5a6:	4806      	ldr	r0, [pc, #24]	; (800e5c0 <tcp_write+0x3c0>)
 800e5a8:	f002 fe96 	bl	80112d8 <iprintf>
 800e5ac:	e74b      	b.n	800e446 <tcp_write+0x246>
  struct pbuf *concat_p = NULL;
 800e5ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e5b2:	930c      	str	r3, [sp, #48]	; 0x30
 800e5b4:	e6ad      	b.n	800e312 <tcp_write+0x112>
 800e5b6:	bf00      	nop
 800e5b8:	08014288 	.word	0x08014288
 800e5bc:	080144c4 	.word	0x080144c4
 800e5c0:	08012578 	.word	0x08012578
 800e5c4:	08014458 	.word	0x08014458
 800e5c8:	08014580 	.word	0x08014580
 800e5cc:	08014590 	.word	0x08014590
 800e5d0:	08014540 	.word	0x08014540
 800e5d4:	08014510 	.word	0x08014510
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800e5d8:	4b94      	ldr	r3, [pc, #592]	; (800e82c <tcp_write+0x62c>)
 800e5da:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 800e5de:	4994      	ldr	r1, [pc, #592]	; (800e830 <tcp_write+0x630>)
 800e5e0:	4894      	ldr	r0, [pc, #592]	; (800e834 <tcp_write+0x634>)
 800e5e2:	f002 fe79 	bl	80112d8 <iprintf>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800e5e6:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e5ea:	930a      	str	r3, [sp, #40]	; 0x28
 800e5ec:	e669      	b.n	800e2c2 <tcp_write+0xc2>
 800e5ee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e5f0:	e734      	b.n	800e45c <tcp_write+0x25c>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800e5f2:	4b8e      	ldr	r3, [pc, #568]	; (800e82c <tcp_write+0x62c>)
 800e5f4:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800e5f8:	498f      	ldr	r1, [pc, #572]	; (800e838 <tcp_write+0x638>)
 800e5fa:	488e      	ldr	r0, [pc, #568]	; (800e834 <tcp_write+0x634>)
 800e5fc:	f002 fe6c 	bl	80112d8 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800e600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e602:	891b      	ldrh	r3, [r3, #8]
 800e604:	e64e      	b.n	800e2a4 <tcp_write+0xa4>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800e606:	8963      	ldrh	r3, [r4, #10]
 800e608:	465a      	mov	r2, fp
 800e60a:	6860      	ldr	r0, [r4, #4]
 800e60c:	4629      	mov	r1, r5
 800e60e:	4418      	add	r0, r3
 800e610:	f002 ffcd 	bl	80115ae <memcpy>
        p->len += oversize_used;
 800e614:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800e616:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 800e618:	445b      	add	r3, fp
 800e61a:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800e61c:	2a00      	cmp	r2, #0
 800e61e:	f47f af77 	bne.w	800e510 <tcp_write+0x310>
    last_unsent->len += oversize_used;
 800e622:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e624:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e626:	8913      	ldrh	r3, [r2, #8]
 800e628:	4419      	add	r1, r3
  pcb->unsent_oversize = oversize;
 800e62a:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 800e62e:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 800e630:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 800e634:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e636:	2b00      	cmp	r3, #0
 800e638:	d061      	beq.n	800e6fe <tcp_write+0x4fe>
    pbuf_cat(last_unsent->p, concat_p);
 800e63a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e63c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e63e:	6860      	ldr	r0, [r4, #4]
 800e640:	4629      	mov	r1, r5
 800e642:	f7fc fc37 	bl	800aeb4 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800e646:	892a      	ldrh	r2, [r5, #8]
 800e648:	8923      	ldrh	r3, [r4, #8]
 800e64a:	4413      	add	r3, r2
 800e64c:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 800e64e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e650:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 800e654:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
  pcb->snd_queuelen = queuelen;
 800e658:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_lbb += len;
 800e65c:	4453      	add	r3, sl
 800e65e:	f8c9 305c 	str.w	r3, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 800e662:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 800e666:	eba3 030a 	sub.w	r3, r3, sl
 800e66a:	f8a9 3064 	strh.w	r3, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 800e66e:	b11e      	cbz	r6, 800e678 <tcp_write+0x478>
    LWIP_ASSERT("tcp_write: valid queue length",
 800e670:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800e674:	2b00      	cmp	r3, #0
 800e676:	d036      	beq.n	800e6e6 <tcp_write+0x4e6>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 800e678:	b12f      	cbz	r7, 800e686 <tcp_write+0x486>
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	b11b      	cbz	r3, 800e686 <tcp_write+0x486>
 800e67e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e680:	f012 0502 	ands.w	r5, r2, #2
 800e684:	d025      	beq.n	800e6d2 <tcp_write+0x4d2>
  return ERR_OK;
 800e686:	2000      	movs	r0, #0
}
 800e688:	b011      	add	sp, #68	; 0x44
 800e68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 800e68e:	4618      	mov	r0, r3
 800e690:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e694:	f7fc fa6e 	bl	800ab74 <pbuf_free>
        goto memerr;
 800e698:	e756      	b.n	800e548 <tcp_write+0x348>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800e69a:	4b64      	ldr	r3, [pc, #400]	; (800e82c <tcp_write+0x62c>)
 800e69c:	f240 3227 	movw	r2, #807	; 0x327
 800e6a0:	4966      	ldr	r1, [pc, #408]	; (800e83c <tcp_write+0x63c>)
 800e6a2:	4864      	ldr	r0, [pc, #400]	; (800e834 <tcp_write+0x634>)
 800e6a4:	f002 fe18 	bl	80112d8 <iprintf>
  return ERR_MEM;
 800e6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6ac:	e76a      	b.n	800e584 <tcp_write+0x384>
  pcb->unsent_oversize = oversize;
 800e6ae:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e6b2:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 800e6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d051      	beq.n	800e760 <tcp_write+0x560>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800e6bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d1bb      	bne.n	800e63a <tcp_write+0x43a>
 800e6c2:	4b5a      	ldr	r3, [pc, #360]	; (800e82c <tcp_write+0x62c>)
 800e6c4:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 800e6c8:	495d      	ldr	r1, [pc, #372]	; (800e840 <tcp_write+0x640>)
 800e6ca:	485a      	ldr	r0, [pc, #360]	; (800e834 <tcp_write+0x634>)
 800e6cc:	f002 fe04 	bl	80112d8 <iprintf>
 800e6d0:	e7b3      	b.n	800e63a <tcp_write+0x43a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800e6d2:	2008      	movs	r0, #8
 800e6d4:	899c      	ldrh	r4, [r3, #12]
 800e6d6:	f7fb fa93 	bl	8009c00 <lwip_htons>
 800e6da:	4602      	mov	r2, r0
 800e6dc:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 800e6de:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800e6e0:	4314      	orrs	r4, r2
 800e6e2:	819c      	strh	r4, [r3, #12]
 800e6e4:	e74e      	b.n	800e584 <tcp_write+0x384>
    LWIP_ASSERT("tcp_write: valid queue length",
 800e6e6:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d1c4      	bne.n	800e678 <tcp_write+0x478>
 800e6ee:	4b4f      	ldr	r3, [pc, #316]	; (800e82c <tcp_write+0x62c>)
 800e6f0:	f240 3212 	movw	r2, #786	; 0x312
 800e6f4:	4951      	ldr	r1, [pc, #324]	; (800e83c <tcp_write+0x63c>)
 800e6f6:	484f      	ldr	r0, [pc, #316]	; (800e834 <tcp_write+0x634>)
 800e6f8:	f002 fdee 	bl	80112d8 <iprintf>
 800e6fc:	e7bc      	b.n	800e678 <tcp_write+0x478>
  } else if (extendlen > 0) {
 800e6fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e700:	2b00      	cmp	r3, #0
 800e702:	d0a4      	beq.n	800e64e <tcp_write+0x44e>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800e704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e706:	6859      	ldr	r1, [r3, #4]
 800e708:	2900      	cmp	r1, #0
 800e70a:	d02e      	beq.n	800e76a <tcp_write+0x56a>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800e70c:	680a      	ldr	r2, [r1, #0]
 800e70e:	2a00      	cmp	r2, #0
 800e710:	d07f      	beq.n	800e812 <tcp_write+0x612>
 800e712:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e714:	e000      	b.n	800e718 <tcp_write+0x518>
 800e716:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 800e718:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800e71a:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 800e71c:	4423      	add	r3, r4
 800e71e:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800e720:	4611      	mov	r1, r2
 800e722:	2800      	cmp	r0, #0
 800e724:	d1f7      	bne.n	800e716 <tcp_write+0x516>
    p->tot_len += extendlen;
 800e726:	8913      	ldrh	r3, [r2, #8]
 800e728:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e72a:	440b      	add	r3, r1
 800e72c:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 800e72e:	8953      	ldrh	r3, [r2, #10]
 800e730:	440b      	add	r3, r1
 800e732:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 800e734:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e736:	8913      	ldrh	r3, [r2, #8]
 800e738:	440b      	add	r3, r1
 800e73a:	8113      	strh	r3, [r2, #8]
 800e73c:	e787      	b.n	800e64e <tcp_write+0x44e>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800e73e:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800e742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e746:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 800e74a:	e70e      	b.n	800e56a <tcp_write+0x36a>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800e74c:	4b37      	ldr	r3, [pc, #220]	; (800e82c <tcp_write+0x62c>)
 800e74e:	f240 1255 	movw	r2, #341	; 0x155
 800e752:	493c      	ldr	r1, [pc, #240]	; (800e844 <tcp_write+0x644>)
 800e754:	4837      	ldr	r0, [pc, #220]	; (800e834 <tcp_write+0x634>)
 800e756:	f002 fdbf 	bl	80112d8 <iprintf>
  queuelen = pcb->snd_queuelen;
 800e75a:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 800e75e:	e667      	b.n	800e430 <tcp_write+0x230>
  } else if (extendlen > 0) {
 800e760:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e762:	b19b      	cbz	r3, 800e78c <tcp_write+0x58c>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800e764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e766:	2b00      	cmp	r3, #0
 800e768:	d1cc      	bne.n	800e704 <tcp_write+0x504>
 800e76a:	4b30      	ldr	r3, [pc, #192]	; (800e82c <tcp_write+0x62c>)
 800e76c:	f240 22e6 	movw	r2, #742	; 0x2e6
 800e770:	4935      	ldr	r1, [pc, #212]	; (800e848 <tcp_write+0x648>)
 800e772:	4830      	ldr	r0, [pc, #192]	; (800e834 <tcp_write+0x634>)
 800e774:	f002 fdb0 	bl	80112d8 <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800e778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e77a:	6859      	ldr	r1, [r3, #4]
 800e77c:	e7c6      	b.n	800e70c <tcp_write+0x50c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800e77e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e780:	bba3      	cbnz	r3, 800e7ec <tcp_write+0x5ec>
          extendlen = seglen;
 800e782:	950d      	str	r5, [sp, #52]	; 0x34
 800e784:	e6a6      	b.n	800e4d4 <tcp_write+0x2d4>
    return ERR_CONN;
 800e786:	f06f 000a 	mvn.w	r0, #10
 800e78a:	e6fb      	b.n	800e584 <tcp_write+0x384>
  if (last_unsent == NULL) {
 800e78c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e78e:	2b00      	cmp	r3, #0
 800e790:	f47f af5d 	bne.w	800e64e <tcp_write+0x44e>
    pcb->unsent = queue;
 800e794:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 800e798:	e75c      	b.n	800e654 <tcp_write+0x454>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800e79a:	e9cd 9300 	strd	r9, r3, [sp]
 800e79e:	2301      	movs	r3, #1
 800e7a0:	4622      	mov	r2, r4
 800e7a2:	4629      	mov	r1, r5
 800e7a4:	2000      	movs	r0, #0
 800e7a6:	9302      	str	r3, [sp, #8]
 800e7a8:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800e7ac:	f7ff fbae 	bl	800df0c <tcp_pbuf_prealloc>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	4604      	mov	r4, r0
 800e7b4:	900c      	str	r0, [sp, #48]	; 0x30
 800e7b6:	2800      	cmp	r0, #0
 800e7b8:	d0c1      	beq.n	800e73e <tcp_write+0x53e>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800e7ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7bc:	462a      	mov	r2, r5
 800e7be:	9907      	ldr	r1, [sp, #28]
 800e7c0:	4401      	add	r1, r0
 800e7c2:	6858      	ldr	r0, [r3, #4]
 800e7c4:	f002 fef3 	bl	80115ae <memcpy>
        queuelen += pbuf_clen(concat_p);
 800e7c8:	4620      	mov	r0, r4
 800e7ca:	e67d      	b.n	800e4c8 <tcp_write+0x2c8>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800e7cc:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 800e7d0:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800e7d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7d8:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 800e7dc:	e6d2      	b.n	800e584 <tcp_write+0x384>
  pcb->unsent_oversize = oversize;
 800e7de:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e7e2:	46d0      	mov	r8, sl
 800e7e4:	4657      	mov	r7, sl
 800e7e6:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 800e7ea:	e7d3      	b.n	800e794 <tcp_write+0x594>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800e7ec:	4b0f      	ldr	r3, [pc, #60]	; (800e82c <tcp_write+0x62c>)
 800e7ee:	f240 2231 	movw	r2, #561	; 0x231
 800e7f2:	4916      	ldr	r1, [pc, #88]	; (800e84c <tcp_write+0x64c>)
 800e7f4:	480f      	ldr	r0, [pc, #60]	; (800e834 <tcp_write+0x634>)
 800e7f6:	f002 fd6f 	bl	80112d8 <iprintf>
          extendlen = seglen;
 800e7fa:	950d      	str	r5, [sp, #52]	; 0x34
 800e7fc:	e66a      	b.n	800e4d4 <tcp_write+0x2d4>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800e7fe:	4b0b      	ldr	r3, [pc, #44]	; (800e82c <tcp_write+0x62c>)
 800e800:	f240 12ad 	movw	r2, #429	; 0x1ad
 800e804:	4912      	ldr	r1, [pc, #72]	; (800e850 <tcp_write+0x650>)
 800e806:	480b      	ldr	r0, [pc, #44]	; (800e834 <tcp_write+0x634>)
 800e808:	f002 fd66 	bl	80112d8 <iprintf>
 800e80c:	f06f 000f 	mvn.w	r0, #15
 800e810:	e6b8      	b.n	800e584 <tcp_write+0x384>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800e812:	460a      	mov	r2, r1
 800e814:	e787      	b.n	800e726 <tcp_write+0x526>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800e816:	4b05      	ldr	r3, [pc, #20]	; (800e82c <tcp_write+0x62c>)
 800e818:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 800e81c:	490d      	ldr	r1, [pc, #52]	; (800e854 <tcp_write+0x654>)
 800e81e:	4805      	ldr	r0, [pc, #20]	; (800e834 <tcp_write+0x634>)
 800e820:	f002 fd5a 	bl	80112d8 <iprintf>
 800e824:	f06f 000f 	mvn.w	r0, #15
 800e828:	e6ac      	b.n	800e584 <tcp_write+0x384>
 800e82a:	bf00      	nop
 800e82c:	08014288 	.word	0x08014288
 800e830:	080144a4 	.word	0x080144a4
 800e834:	08012578 	.word	0x08012578
 800e838:	0801448c 	.word	0x0801448c
 800e83c:	08014614 	.word	0x08014614
 800e840:	080145a4 	.word	0x080145a4
 800e844:	0801441c 	.word	0x0801441c
 800e848:	080145dc 	.word	0x080145dc
 800e84c:	080144e4 	.word	0x080144e4
 800e850:	080143e8 	.word	0x080143e8
 800e854:	080143d0 	.word	0x080143d0

0800e858 <tcp_split_unsent_seg>:
{
 800e858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800e85c:	4605      	mov	r5, r0
{
 800e85e:	b083      	sub	sp, #12
 800e860:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800e862:	2800      	cmp	r0, #0
 800e864:	f000 80a7 	beq.w	800e9b6 <tcp_split_unsent_seg+0x15e>
  useg = pcb->unsent;
 800e868:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 800e86a:	b376      	cbz	r6, 800e8ca <tcp_split_unsent_seg+0x72>
  if (split == 0) {
 800e86c:	2c00      	cmp	r4, #0
 800e86e:	f000 80b3 	beq.w	800e9d8 <tcp_split_unsent_seg+0x180>
  if (useg->len <= split) {
 800e872:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 800e876:	45a1      	cmp	r9, r4
 800e878:	f240 8099 	bls.w	800e9ae <tcp_split_unsent_seg+0x156>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800e87c:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 800e87e:	42a3      	cmp	r3, r4
 800e880:	d328      	bcc.n	800e8d4 <tcp_split_unsent_seg+0x7c>
  optflags = useg->flags;
 800e882:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 800e886:	eba9 0804 	sub.w	r8, r9, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800e88a:	f44f 7220 	mov.w	r2, #640	; 0x280
 800e88e:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800e890:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 800e894:	fa1f f888 	uxth.w	r8, r8
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800e898:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800e89c:	eb08 010b 	add.w	r1, r8, fp
 800e8a0:	b289      	uxth	r1, r1
 800e8a2:	f7fc f9d7 	bl	800ac54 <pbuf_alloc>
  if (p == NULL) {
 800e8a6:	4607      	mov	r7, r0
 800e8a8:	b178      	cbz	r0, 800e8ca <tcp_split_unsent_seg+0x72>
  offset = useg->p->tot_len - useg->len + split;
 800e8aa:	6870      	ldr	r0, [r6, #4]
 800e8ac:	8932      	ldrh	r2, [r6, #8]
 800e8ae:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800e8b0:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 800e8b2:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800e8b4:	4642      	mov	r2, r8
 800e8b6:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 800e8b8:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800e8ba:	b29b      	uxth	r3, r3
 800e8bc:	f7fc fb52 	bl	800af64 <pbuf_copy_partial>
 800e8c0:	4540      	cmp	r0, r8
 800e8c2:	d01d      	beq.n	800e900 <tcp_split_unsent_seg+0xa8>
    pbuf_free(p);
 800e8c4:	4638      	mov	r0, r7
 800e8c6:	f7fc f955 	bl	800ab74 <pbuf_free>
  return ERR_MEM;
 800e8ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 800e8ce:	b003      	add	sp, #12
 800e8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800e8d4:	4b45      	ldr	r3, [pc, #276]	; (800e9ec <tcp_split_unsent_seg+0x194>)
 800e8d6:	f240 325b 	movw	r2, #859	; 0x35b
 800e8da:	4945      	ldr	r1, [pc, #276]	; (800e9f0 <tcp_split_unsent_seg+0x198>)
 800e8dc:	4845      	ldr	r0, [pc, #276]	; (800e9f4 <tcp_split_unsent_seg+0x19c>)
 800e8de:	f002 fcfb 	bl	80112d8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800e8e2:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 800e8e6:	f1b9 0f00 	cmp.w	r9, #0
 800e8ea:	d1ca      	bne.n	800e882 <tcp_split_unsent_seg+0x2a>
 800e8ec:	4b3f      	ldr	r3, [pc, #252]	; (800e9ec <tcp_split_unsent_seg+0x194>)
 800e8ee:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800e8f2:	4941      	ldr	r1, [pc, #260]	; (800e9f8 <tcp_split_unsent_seg+0x1a0>)
 800e8f4:	483f      	ldr	r0, [pc, #252]	; (800e9f4 <tcp_split_unsent_seg+0x19c>)
 800e8f6:	f002 fcef 	bl	80112d8 <iprintf>
  remainder = useg->len - split;
 800e8fa:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 800e8fe:	e7c0      	b.n	800e882 <tcp_split_unsent_seg+0x2a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800e900:	68f3      	ldr	r3, [r6, #12]
 800e902:	8998      	ldrh	r0, [r3, #12]
 800e904:	f7fb f97c 	bl	8009c00 <lwip_htons>
  if (split_flags & TCP_PSH) {
 800e908:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800e90c:	fa5f f880 	uxtb.w	r8, r0
  if (split_flags & TCP_PSH) {
 800e910:	d159      	bne.n	800e9c6 <tcp_split_unsent_seg+0x16e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800e912:	f008 083f 	and.w	r8, r8, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 800e916:	f018 0f01 	tst.w	r8, #1
 800e91a:	d003      	beq.n	800e924 <tcp_split_unsent_seg+0xcc>
    split_flags &= ~TCP_FIN;
 800e91c:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 800e920:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800e924:	68f3      	ldr	r3, [r6, #12]
 800e926:	6858      	ldr	r0, [r3, #4]
 800e928:	f7fb f96e 	bl	8009c08 <lwip_htonl>
 800e92c:	f8cd a000 	str.w	sl, [sp]
 800e930:	1823      	adds	r3, r4, r0
 800e932:	465a      	mov	r2, fp
 800e934:	4639      	mov	r1, r7
 800e936:	4628      	mov	r0, r5
 800e938:	f7ff fb38 	bl	800dfac <tcp_create_segment>
  if (seg == NULL) {
 800e93c:	4682      	mov	sl, r0
 800e93e:	2800      	cmp	r0, #0
 800e940:	d0c0      	beq.n	800e8c4 <tcp_split_unsent_seg+0x6c>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800e942:	6870      	ldr	r0, [r6, #4]
 800e944:	eba4 0409 	sub.w	r4, r4, r9
 800e948:	f7fc fa8a 	bl	800ae60 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800e94c:	6872      	ldr	r2, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800e94e:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800e952:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800e954:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800e956:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800e958:	4610      	mov	r0, r2
 800e95a:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800e95c:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800e960:	b289      	uxth	r1, r1
 800e962:	f7fc fa25 	bl	800adb0 <pbuf_realloc>
  useg->len -= remainder;
 800e966:	8933      	ldrh	r3, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800e968:	4640      	mov	r0, r8
  useg->len -= remainder;
 800e96a:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800e96c:	68f3      	ldr	r3, [r6, #12]
  useg->len -= remainder;
 800e96e:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800e970:	899c      	ldrh	r4, [r3, #12]
 800e972:	f7fb f945 	bl	8009c00 <lwip_htons>
 800e976:	68f3      	ldr	r3, [r6, #12]
 800e978:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800e97a:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800e97c:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800e97e:	f7fc fa6f 	bl	800ae60 <pbuf_clen>
 800e982:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800e986:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800e988:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800e98c:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800e990:	f7fc fa66 	bl	800ae60 <pbuf_clen>
 800e994:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800e998:	4418      	add	r0, r3
  seg->next = useg->next;
 800e99a:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800e99c:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 800e9a0:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 800e9a4:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 800e9a8:	f8da 3000 	ldr.w	r3, [sl]
 800e9ac:	b183      	cbz	r3, 800e9d0 <tcp_split_unsent_seg+0x178>
    return ERR_OK;
 800e9ae:	2000      	movs	r0, #0
}
 800e9b0:	b003      	add	sp, #12
 800e9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800e9b6:	4b0d      	ldr	r3, [pc, #52]	; (800e9ec <tcp_split_unsent_seg+0x194>)
 800e9b8:	f240 324b 	movw	r2, #843	; 0x34b
 800e9bc:	490f      	ldr	r1, [pc, #60]	; (800e9fc <tcp_split_unsent_seg+0x1a4>)
 800e9be:	480d      	ldr	r0, [pc, #52]	; (800e9f4 <tcp_split_unsent_seg+0x19c>)
 800e9c0:	f002 fc8a 	bl	80112d8 <iprintf>
 800e9c4:	e750      	b.n	800e868 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 800e9c6:	f008 0837 	and.w	r8, r8, #55	; 0x37
    remainder_flags |= TCP_PSH;
 800e9ca:	f04f 0b08 	mov.w	fp, #8
 800e9ce:	e7a2      	b.n	800e916 <tcp_split_unsent_seg+0xbe>
  return ERR_OK;
 800e9d0:	4618      	mov	r0, r3
    pcb->unsent_oversize = 0;
 800e9d2:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
 800e9d6:	e77a      	b.n	800e8ce <tcp_split_unsent_seg+0x76>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800e9d8:	4b04      	ldr	r3, [pc, #16]	; (800e9ec <tcp_split_unsent_seg+0x194>)
 800e9da:	f240 3253 	movw	r2, #851	; 0x353
 800e9de:	4908      	ldr	r1, [pc, #32]	; (800ea00 <tcp_split_unsent_seg+0x1a8>)
 800e9e0:	4804      	ldr	r0, [pc, #16]	; (800e9f4 <tcp_split_unsent_seg+0x19c>)
 800e9e2:	f002 fc79 	bl	80112d8 <iprintf>
    return ERR_VAL;
 800e9e6:	f06f 0005 	mvn.w	r0, #5
 800e9ea:	e770      	b.n	800e8ce <tcp_split_unsent_seg+0x76>
 800e9ec:	08014288 	.word	0x08014288
 800e9f0:	0801467c 	.word	0x0801467c
 800e9f4:	08012578 	.word	0x08012578
 800e9f8:	0801468c 	.word	0x0801468c
 800e9fc:	08014634 	.word	0x08014634
 800ea00:	08014658 	.word	0x08014658

0800ea04 <tcp_enqueue_flags>:
{
 800ea04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ea08:	f011 0703 	ands.w	r7, r1, #3
{
 800ea0c:	b082      	sub	sp, #8
 800ea0e:	460d      	mov	r5, r1
 800ea10:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ea12:	d05e      	beq.n	800ead2 <tcp_enqueue_flags+0xce>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800ea14:	2c00      	cmp	r4, #0
 800ea16:	d065      	beq.n	800eae4 <tcp_enqueue_flags+0xe0>
  if (flags & TCP_SYN) {
 800ea18:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ea1c:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 800ea20:	d049      	beq.n	800eab6 <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ea22:	2104      	movs	r1, #4
 800ea24:	2036      	movs	r0, #54	; 0x36
 800ea26:	f7fc f915 	bl	800ac54 <pbuf_alloc>
 800ea2a:	4606      	mov	r6, r0
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	d049      	beq.n	800eac4 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800ea30:	8943      	ldrh	r3, [r0, #10]
 800ea32:	2b03      	cmp	r3, #3
 800ea34:	d872      	bhi.n	800eb1c <tcp_enqueue_flags+0x118>
    optflags = TF_SEG_OPTS_MSS;
 800ea36:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800ea3a:	4b40      	ldr	r3, [pc, #256]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800ea3c:	f240 4239 	movw	r2, #1081	; 0x439
 800ea40:	493f      	ldr	r1, [pc, #252]	; (800eb40 <tcp_enqueue_flags+0x13c>)
 800ea42:	4840      	ldr	r0, [pc, #256]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800ea44:	f002 fc48 	bl	80112d8 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800ea48:	4631      	mov	r1, r6
 800ea4a:	f8cd 8000 	str.w	r8, [sp]
 800ea4e:	462a      	mov	r2, r5
 800ea50:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800ea52:	4620      	mov	r0, r4
 800ea54:	f7ff faaa 	bl	800dfac <tcp_create_segment>
 800ea58:	4606      	mov	r6, r0
 800ea5a:	2800      	cmp	r0, #0
 800ea5c:	d032      	beq.n	800eac4 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ea5e:	68c3      	ldr	r3, [r0, #12]
 800ea60:	079a      	lsls	r2, r3, #30
 800ea62:	d153      	bne.n	800eb0c <tcp_enqueue_flags+0x108>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ea64:	8933      	ldrh	r3, [r6, #8]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d144      	bne.n	800eaf4 <tcp_enqueue_flags+0xf0>
  if (pcb->unsent == NULL) {
 800ea6a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d04b      	beq.n	800eb08 <tcp_enqueue_flags+0x104>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ea70:	461a      	mov	r2, r3
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d1fb      	bne.n	800ea70 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 800ea78:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ea80:	b117      	cbz	r7, 800ea88 <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 800ea82:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800ea84:	3301      	adds	r3, #1
 800ea86:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 800ea88:	07eb      	lsls	r3, r5, #31
 800ea8a:	d503      	bpl.n	800ea94 <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 800ea8c:	8b63      	ldrh	r3, [r4, #26]
 800ea8e:	f043 0320 	orr.w	r3, r3, #32
 800ea92:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ea94:	6870      	ldr	r0, [r6, #4]
 800ea96:	f7fc f9e3 	bl	800ae60 <pbuf_clen>
 800ea9a:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 800ea9e:	4418      	add	r0, r3
 800eaa0:	b280      	uxth	r0, r0
 800eaa2:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 800eaa6:	b118      	cbz	r0, 800eab0 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800eaa8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800eaaa:	2800      	cmp	r0, #0
 800eaac:	d039      	beq.n	800eb22 <tcp_enqueue_flags+0x11e>
  return ERR_OK;
 800eaae:	2000      	movs	r0, #0
}
 800eab0:	b002      	add	sp, #8
 800eab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800eab6:	4641      	mov	r1, r8
 800eab8:	2036      	movs	r0, #54	; 0x36
 800eaba:	f7fc f8cb 	bl	800ac54 <pbuf_alloc>
 800eabe:	4606      	mov	r6, r0
 800eac0:	2800      	cmp	r0, #0
 800eac2:	d1c1      	bne.n	800ea48 <tcp_enqueue_flags+0x44>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eac4:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 800eac6:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800eaca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eace:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 800ead0:	e7ee      	b.n	800eab0 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ead2:	4b1a      	ldr	r3, [pc, #104]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800ead4:	f240 4211 	movw	r2, #1041	; 0x411
 800ead8:	491b      	ldr	r1, [pc, #108]	; (800eb48 <tcp_enqueue_flags+0x144>)
 800eada:	481a      	ldr	r0, [pc, #104]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800eadc:	f002 fbfc 	bl	80112d8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800eae0:	2c00      	cmp	r4, #0
 800eae2:	d199      	bne.n	800ea18 <tcp_enqueue_flags+0x14>
 800eae4:	4b15      	ldr	r3, [pc, #84]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800eae6:	f240 4213 	movw	r2, #1043	; 0x413
 800eaea:	4918      	ldr	r1, [pc, #96]	; (800eb4c <tcp_enqueue_flags+0x148>)
 800eaec:	4815      	ldr	r0, [pc, #84]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800eaee:	f002 fbf3 	bl	80112d8 <iprintf>
 800eaf2:	e791      	b.n	800ea18 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800eaf4:	4b11      	ldr	r3, [pc, #68]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800eaf6:	f240 4243 	movw	r2, #1091	; 0x443
 800eafa:	4915      	ldr	r1, [pc, #84]	; (800eb50 <tcp_enqueue_flags+0x14c>)
 800eafc:	4811      	ldr	r0, [pc, #68]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800eafe:	f002 fbeb 	bl	80112d8 <iprintf>
  if (pcb->unsent == NULL) {
 800eb02:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d1b3      	bne.n	800ea70 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 800eb08:	66e6      	str	r6, [r4, #108]	; 0x6c
 800eb0a:	e7b6      	b.n	800ea7a <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800eb0c:	4b0b      	ldr	r3, [pc, #44]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800eb0e:	f240 4242 	movw	r2, #1090	; 0x442
 800eb12:	4910      	ldr	r1, [pc, #64]	; (800eb54 <tcp_enqueue_flags+0x150>)
 800eb14:	480b      	ldr	r0, [pc, #44]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800eb16:	f002 fbdf 	bl	80112d8 <iprintf>
 800eb1a:	e7a3      	b.n	800ea64 <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 800eb1c:	f04f 0801 	mov.w	r8, #1
 800eb20:	e792      	b.n	800ea48 <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800eb22:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 800eb24:	2c00      	cmp	r4, #0
 800eb26:	d1c3      	bne.n	800eab0 <tcp_enqueue_flags+0xac>
 800eb28:	4b04      	ldr	r3, [pc, #16]	; (800eb3c <tcp_enqueue_flags+0x138>)
 800eb2a:	f240 4265 	movw	r2, #1125	; 0x465
 800eb2e:	490a      	ldr	r1, [pc, #40]	; (800eb58 <tcp_enqueue_flags+0x154>)
 800eb30:	4804      	ldr	r0, [pc, #16]	; (800eb44 <tcp_enqueue_flags+0x140>)
 800eb32:	f002 fbd1 	bl	80112d8 <iprintf>
  return ERR_OK;
 800eb36:	4620      	mov	r0, r4
 800eb38:	e7ba      	b.n	800eab0 <tcp_enqueue_flags+0xac>
 800eb3a:	bf00      	nop
 800eb3c:	08014288 	.word	0x08014288
 800eb40:	08014714 	.word	0x08014714
 800eb44:	08012578 	.word	0x08012578
 800eb48:	0801469c 	.word	0x0801469c
 800eb4c:	080146f4 	.word	0x080146f4
 800eb50:	08014768 	.word	0x08014768
 800eb54:	08014750 	.word	0x08014750
 800eb58:	08014794 	.word	0x08014794

0800eb5c <tcp_send_fin>:
{
 800eb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800eb5e:	4606      	mov	r6, r0
 800eb60:	b188      	cbz	r0, 800eb86 <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 800eb62:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 800eb64:	b14c      	cbz	r4, 800eb7a <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800eb66:	4625      	mov	r5, r4
 800eb68:	6824      	ldr	r4, [r4, #0]
 800eb6a:	2c00      	cmp	r4, #0
 800eb6c:	d1fb      	bne.n	800eb66 <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800eb6e:	68eb      	ldr	r3, [r5, #12]
 800eb70:	8998      	ldrh	r0, [r3, #12]
 800eb72:	f7fb f845 	bl	8009c00 <lwip_htons>
 800eb76:	0743      	lsls	r3, r0, #29
 800eb78:	d00d      	beq.n	800eb96 <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800eb7a:	4630      	mov	r0, r6
 800eb7c:	2101      	movs	r1, #1
}
 800eb7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800eb82:	f7ff bf3f 	b.w	800ea04 <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800eb86:	4b0b      	ldr	r3, [pc, #44]	; (800ebb4 <tcp_send_fin+0x58>)
 800eb88:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800eb8c:	490a      	ldr	r1, [pc, #40]	; (800ebb8 <tcp_send_fin+0x5c>)
 800eb8e:	480b      	ldr	r0, [pc, #44]	; (800ebbc <tcp_send_fin+0x60>)
 800eb90:	f002 fba2 	bl	80112d8 <iprintf>
 800eb94:	e7e5      	b.n	800eb62 <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800eb96:	68eb      	ldr	r3, [r5, #12]
 800eb98:	2001      	movs	r0, #1
 800eb9a:	899f      	ldrh	r7, [r3, #12]
 800eb9c:	f7fb f830 	bl	8009c00 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 800eba0:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800eba2:	4338      	orrs	r0, r7
 800eba4:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 800eba6:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800ebaa:	8190      	strh	r0, [r2, #12]
}
 800ebac:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 800ebae:	8373      	strh	r3, [r6, #26]
}
 800ebb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebb2:	bf00      	nop
 800ebb4:	08014288 	.word	0x08014288
 800ebb8:	080147bc 	.word	0x080147bc
 800ebbc:	08012578 	.word	0x08012578

0800ebc0 <tcp_rexmit_rto_prepare>:
{
 800ebc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	2800      	cmp	r0, #0
 800ebc6:	d032      	beq.n	800ec2e <tcp_rexmit_rto_prepare+0x6e>
  if (pcb->unacked == NULL) {
 800ebc8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800ebca:	b132      	cbz	r2, 800ebda <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800ebcc:	6813      	ldr	r3, [r2, #0]
 800ebce:	4614      	mov	r4, r2
 800ebd0:	b15b      	cbz	r3, 800ebea <tcp_rexmit_rto_prepare+0x2a>
  if (seg->p->ref != 1) {
 800ebd2:	6863      	ldr	r3, [r4, #4]
 800ebd4:	7b9b      	ldrb	r3, [r3, #14]
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d003      	beq.n	800ebe2 <tcp_rexmit_rto_prepare+0x22>
    return ERR_VAL;
 800ebda:	f06f 0305 	mvn.w	r3, #5
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800ebe2:	6824      	ldr	r4, [r4, #0]
 800ebe4:	6823      	ldr	r3, [r4, #0]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d1f3      	bne.n	800ebd2 <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 800ebea:	6863      	ldr	r3, [r4, #4]
 800ebec:	7b9b      	ldrb	r3, [r3, #14]
 800ebee:	2b01      	cmp	r3, #1
 800ebf0:	d1f3      	bne.n	800ebda <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 800ebf2:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 800ebf4:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 800ebf6:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  tcp_set_flags(pcb, TF_RTO);
 800ebf8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 800ebfc:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 800ebfe:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ec00:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 800ec02:	e9c5 271b 	strd	r2, r7, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ec06:	6858      	ldr	r0, [r3, #4]
 800ec08:	f7fa fffe 	bl	8009c08 <lwip_htonl>
 800ec0c:	68e3      	ldr	r3, [r4, #12]
 800ec0e:	4606      	mov	r6, r0
 800ec10:	8924      	ldrh	r4, [r4, #8]
 800ec12:	8998      	ldrh	r0, [r3, #12]
 800ec14:	f7fa fff4 	bl	8009c00 <lwip_htons>
 800ec18:	f010 0003 	ands.w	r0, r0, #3
 800ec1c:	4426      	add	r6, r4
  return ERR_OK;
 800ec1e:	463b      	mov	r3, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ec20:	bf18      	it	ne
 800ec22:	2001      	movne	r0, #1
  pcb->rttest = 0;
 800ec24:	636f      	str	r7, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ec26:	4430      	add	r0, r6
 800ec28:	64e8      	str	r0, [r5, #76]	; 0x4c
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800ec2e:	4b04      	ldr	r3, [pc, #16]	; (800ec40 <tcp_rexmit_rto_prepare+0x80>)
 800ec30:	f240 6263 	movw	r2, #1635	; 0x663
 800ec34:	4903      	ldr	r1, [pc, #12]	; (800ec44 <tcp_rexmit_rto_prepare+0x84>)
 800ec36:	4804      	ldr	r0, [pc, #16]	; (800ec48 <tcp_rexmit_rto_prepare+0x88>)
 800ec38:	f002 fb4e 	bl	80112d8 <iprintf>
 800ec3c:	e7c4      	b.n	800ebc8 <tcp_rexmit_rto_prepare+0x8>
 800ec3e:	bf00      	nop
 800ec40:	08014288 	.word	0x08014288
 800ec44:	080147d8 	.word	0x080147d8
 800ec48:	08012578 	.word	0x08012578

0800ec4c <tcp_rexmit>:
{
 800ec4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800ec4e:	4607      	mov	r7, r0
 800ec50:	2800      	cmp	r0, #0
 800ec52:	d031      	beq.n	800ecb8 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 800ec54:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 800ec56:	b34e      	cbz	r6, 800ecac <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 800ec58:	6873      	ldr	r3, [r6, #4]
 800ec5a:	7b9b      	ldrb	r3, [r3, #14]
 800ec5c:	2b01      	cmp	r3, #1
 800ec5e:	d125      	bne.n	800ecac <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 800ec60:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 800ec62:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 800ec66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 800ec68:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 800ec6a:	b91b      	cbnz	r3, 800ec74 <tcp_rexmit+0x28>
 800ec6c:	e00f      	b.n	800ec8e <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 800ec6e:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 800ec70:	682b      	ldr	r3, [r5, #0]
 800ec72:	b163      	cbz	r3, 800ec8e <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800ec74:	68db      	ldr	r3, [r3, #12]
 800ec76:	6858      	ldr	r0, [r3, #4]
 800ec78:	f7fa ffc6 	bl	8009c08 <lwip_htonl>
 800ec7c:	68f3      	ldr	r3, [r6, #12]
 800ec7e:	4604      	mov	r4, r0
 800ec80:	6858      	ldr	r0, [r3, #4]
 800ec82:	f7fa ffc1 	bl	8009c08 <lwip_htonl>
 800ec86:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 800ec88:	2c00      	cmp	r4, #0
 800ec8a:	dbf0      	blt.n	800ec6e <tcp_rexmit+0x22>
    cur_seg = &((*cur_seg)->next );
 800ec8c:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 800ec8e:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 800ec90:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 800ec92:	6833      	ldr	r3, [r6, #0]
 800ec94:	b16b      	cbz	r3, 800ecb2 <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 800ec96:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800ec9a:	2bff      	cmp	r3, #255	; 0xff
 800ec9c:	d002      	beq.n	800eca4 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 800ec9e:	3301      	adds	r3, #1
 800eca0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 800eca4:	2300      	movs	r3, #0
  return ERR_OK;
 800eca6:	4618      	mov	r0, r3
  pcb->rttest = 0;
 800eca8:	637b      	str	r3, [r7, #52]	; 0x34
}
 800ecaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 800ecac:	f06f 0005 	mvn.w	r0, #5
}
 800ecb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 800ecb2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800ecb6:	e7ee      	b.n	800ec96 <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800ecb8:	4b03      	ldr	r3, [pc, #12]	; (800ecc8 <tcp_rexmit+0x7c>)
 800ecba:	f240 62c1 	movw	r2, #1729	; 0x6c1
 800ecbe:	4903      	ldr	r1, [pc, #12]	; (800eccc <tcp_rexmit+0x80>)
 800ecc0:	4803      	ldr	r0, [pc, #12]	; (800ecd0 <tcp_rexmit+0x84>)
 800ecc2:	f002 fb09 	bl	80112d8 <iprintf>
 800ecc6:	e7c5      	b.n	800ec54 <tcp_rexmit+0x8>
 800ecc8:	08014288 	.word	0x08014288
 800eccc:	080147fc 	.word	0x080147fc
 800ecd0:	08012578 	.word	0x08012578

0800ecd4 <tcp_rexmit_fast>:
{
 800ecd4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	b340      	cbz	r0, 800ed2c <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800ecda:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800ecdc:	b113      	cbz	r3, 800ece4 <tcp_rexmit_fast+0x10>
 800ecde:	8b63      	ldrh	r3, [r4, #26]
 800ece0:	075b      	lsls	r3, r3, #29
 800ece2:	d500      	bpl.n	800ece6 <tcp_rexmit_fast+0x12>
}
 800ece4:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 800ece6:	4620      	mov	r0, r4
 800ece8:	f7ff ffb0 	bl	800ec4c <tcp_rexmit>
 800ecec:	2800      	cmp	r0, #0
 800ecee:	d1f9      	bne.n	800ece4 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800ecf0:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 800ecf4:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800ecf8:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800ecfa:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800ecfc:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800ed00:	bf28      	it	cs
 800ed02:	4619      	movcs	r1, r3
 800ed04:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800ed06:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800ed0a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800ed0e:	d902      	bls.n	800ed16 <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 800ed10:	b283      	uxth	r3, r0
 800ed12:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      tcp_set_flags(pcb, TF_INFR);
 800ed16:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800ed18:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 800ed1a:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800ed1e:	4413      	add	r3, r2
      pcb->rtime = 0;
 800ed20:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800ed22:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 800ed26:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 800ed28:	8622      	strh	r2, [r4, #48]	; 0x30
}
 800ed2a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800ed2c:	4b03      	ldr	r3, [pc, #12]	; (800ed3c <tcp_rexmit_fast+0x68>)
 800ed2e:	f240 62f9 	movw	r2, #1785	; 0x6f9
 800ed32:	4903      	ldr	r1, [pc, #12]	; (800ed40 <tcp_rexmit_fast+0x6c>)
 800ed34:	4803      	ldr	r0, [pc, #12]	; (800ed44 <tcp_rexmit_fast+0x70>)
 800ed36:	f002 facf 	bl	80112d8 <iprintf>
 800ed3a:	e7ce      	b.n	800ecda <tcp_rexmit_fast+0x6>
 800ed3c:	08014288 	.word	0x08014288
 800ed40:	08014814 	.word	0x08014814
 800ed44:	08012578 	.word	0x08012578

0800ed48 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800ed48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed4c:	b084      	sub	sp, #16
 800ed4e:	4607      	mov	r7, r0
 800ed50:	460e      	mov	r6, r1
 800ed52:	4615      	mov	r5, r2
 800ed54:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800ed58:	461c      	mov	r4, r3
{
 800ed5a:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 800ed5e:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800ed62:	b1fb      	cbz	r3, 800eda4 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800ed64:	f1b8 0f00 	cmp.w	r8, #0
 800ed68:	d026      	beq.n	800edb8 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800ed6a:	4630      	mov	r0, r6
 800ed6c:	f7fa ff4c 	bl	8009c08 <lwip_htonl>
 800ed70:	2114      	movs	r1, #20
 800ed72:	4602      	mov	r2, r0
 800ed74:	4628      	mov	r0, r5
 800ed76:	f24d 0516 	movw	r5, #53270	; 0xd016
 800ed7a:	464b      	mov	r3, r9
 800ed7c:	f8cd a000 	str.w	sl, [sp]
 800ed80:	e9cd 1501 	strd	r1, r5, [sp, #4]
 800ed84:	2100      	movs	r1, #0
 800ed86:	f7ff f98b 	bl	800e0a0 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800ed8a:	4601      	mov	r1, r0
 800ed8c:	b138      	cbz	r0, 800ed9e <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800ed8e:	4643      	mov	r3, r8
 800ed90:	4622      	mov	r2, r4
 800ed92:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800ed94:	b004      	add	sp, #16
 800ed96:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800ed9a:	f7ff b9ef 	b.w	800e17c <tcp_output_control_segment>
}
 800ed9e:	b004      	add	sp, #16
 800eda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800eda4:	4b08      	ldr	r3, [pc, #32]	; (800edc8 <tcp_rst+0x80>)
 800eda6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 800edaa:	4908      	ldr	r1, [pc, #32]	; (800edcc <tcp_rst+0x84>)
 800edac:	4808      	ldr	r0, [pc, #32]	; (800edd0 <tcp_rst+0x88>)
 800edae:	f002 fa93 	bl	80112d8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800edb2:	f1b8 0f00 	cmp.w	r8, #0
 800edb6:	d1d8      	bne.n	800ed6a <tcp_rst+0x22>
 800edb8:	4b03      	ldr	r3, [pc, #12]	; (800edc8 <tcp_rst+0x80>)
 800edba:	f240 72c5 	movw	r2, #1989	; 0x7c5
 800edbe:	4905      	ldr	r1, [pc, #20]	; (800edd4 <tcp_rst+0x8c>)
 800edc0:	4803      	ldr	r0, [pc, #12]	; (800edd0 <tcp_rst+0x88>)
 800edc2:	f002 fa89 	bl	80112d8 <iprintf>
 800edc6:	e7d0      	b.n	800ed6a <tcp_rst+0x22>
 800edc8:	08014288 	.word	0x08014288
 800edcc:	08014834 	.word	0x08014834
 800edd0:	08012578 	.word	0x08012578
 800edd4:	08014850 	.word	0x08014850

0800edd8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800edd8:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800edda:	4604      	mov	r4, r0
 800eddc:	b1c8      	cbz	r0, 800ee12 <tcp_send_empty_ack+0x3a>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800edde:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ede0:	f7fa ff12 	bl	8009c08 <lwip_htonl>
 800ede4:	2100      	movs	r1, #0
 800ede6:	4602      	mov	r2, r0
 800ede8:	4620      	mov	r0, r4
 800edea:	f7ff f99f 	bl	800e12c <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800edee:	4601      	mov	r1, r0
 800edf0:	b1b8      	cbz	r0, 800ee22 <tcp_send_empty_ack+0x4a>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800edf2:	1d23      	adds	r3, r4, #4
 800edf4:	4622      	mov	r2, r4
 800edf6:	4620      	mov	r0, r4
 800edf8:	f7ff f9c0 	bl	800e17c <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800edfc:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 800edfe:	b920      	cbnz	r0, 800ee0a <tcp_send_empty_ack+0x32>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee00:	f023 0303 	bic.w	r3, r3, #3
 800ee04:	b29b      	uxth	r3, r3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee06:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 800ee08:	bd10      	pop	{r4, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee0a:	f043 0303 	orr.w	r3, r3, #3
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee0e:	8363      	strh	r3, [r4, #26]
}
 800ee10:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800ee12:	4b07      	ldr	r3, [pc, #28]	; (800ee30 <tcp_send_empty_ack+0x58>)
 800ee14:	f240 72ea 	movw	r2, #2026	; 0x7ea
 800ee18:	4906      	ldr	r1, [pc, #24]	; (800ee34 <tcp_send_empty_ack+0x5c>)
 800ee1a:	4807      	ldr	r0, [pc, #28]	; (800ee38 <tcp_send_empty_ack+0x60>)
 800ee1c:	f002 fa5c 	bl	80112d8 <iprintf>
 800ee20:	e7dd      	b.n	800edde <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee22:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 800ee24:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ee28:	f043 0303 	orr.w	r3, r3, #3
    return ERR_BUF;
 800ee2c:	e7eb      	b.n	800ee06 <tcp_send_empty_ack+0x2e>
 800ee2e:	bf00      	nop
 800ee30:	08014288 	.word	0x08014288
 800ee34:	0801486c 	.word	0x0801486c
 800ee38:	08012578 	.word	0x08012578

0800ee3c <tcp_output>:
{
 800ee3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee40:	4604      	mov	r4, r0
 800ee42:	b085      	sub	sp, #20
  LWIP_ASSERT_CORE_LOCKED();
 800ee44:	f7f8 f9a4 	bl	8007190 <sys_check_core_locking>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800ee48:	2c00      	cmp	r4, #0
 800ee4a:	f000 81b2 	beq.w	800f1b2 <tcp_output+0x376>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ee4e:	7d23      	ldrb	r3, [r4, #20]
 800ee50:	2b01      	cmp	r3, #1
 800ee52:	f000 8169 	beq.w	800f128 <tcp_output+0x2ec>
  if (tcp_input_pcb == pcb) {
 800ee56:	4bae      	ldr	r3, [pc, #696]	; (800f110 <tcp_output+0x2d4>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	42a3      	cmp	r3, r4
 800ee5c:	f000 8170 	beq.w	800f140 <tcp_output+0x304>
  seg = pcb->unsent;
 800ee60:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ee62:	f8b4 6048 	ldrh.w	r6, [r4, #72]	; 0x48
 800ee66:	f8b4 7060 	ldrh.w	r7, [r4, #96]	; 0x60
  if (seg == NULL) {
 800ee6a:	b325      	cbz	r5, 800eeb6 <tcp_output+0x7a>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ee6c:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800ee6e:	f104 0904 	add.w	r9, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ee72:	2800      	cmp	r0, #0
 800ee74:	f040 81a5 	bne.w	800f1c2 <tcp_output+0x386>
    return ip_route(src, dst);
 800ee78:	4648      	mov	r0, r9
 800ee7a:	f001 f9f5 	bl	8010268 <ip4_route>
 800ee7e:	4680      	mov	r8, r0
  if (netif == NULL) {
 800ee80:	f1b8 0f00 	cmp.w	r8, #0
 800ee84:	f000 81af 	beq.w	800f1e6 <tcp_output+0x3aa>
  if (ip_addr_isany(&pcb->local_ip)) {
 800ee88:	6823      	ldr	r3, [r4, #0]
 800ee8a:	b913      	cbnz	r3, 800ee92 <tcp_output+0x56>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800ee8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ee90:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800ee92:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ee94:	42be      	cmp	r6, r7
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800ee96:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ee98:	bf28      	it	cs
 800ee9a:	463e      	movcs	r6, r7
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800ee9c:	f7fa feb4 	bl	8009c08 <lwip_htonl>
 800eea0:	892b      	ldrh	r3, [r5, #8]
 800eea2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800eea4:	1a9b      	subs	r3, r3, r2
 800eea6:	4418      	add	r0, r3
 800eea8:	42b0      	cmp	r0, r6
 800eeaa:	d90f      	bls.n	800eecc <tcp_output+0x90>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800eeac:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 800eeb0:	42b3      	cmp	r3, r6
 800eeb2:	f000 814f 	beq.w	800f154 <tcp_output+0x318>
    if (pcb->flags & TF_ACK_NOW) {
 800eeb6:	8b62      	ldrh	r2, [r4, #26]
 800eeb8:	0791      	lsls	r1, r2, #30
 800eeba:	f100 8145 	bmi.w	800f148 <tcp_output+0x30c>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800eebe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 800eec2:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800eec4:	8362      	strh	r2, [r4, #26]
}
 800eec6:	b005      	add	sp, #20
 800eec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 800eecc:	2300      	movs	r3, #0
 800eece:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  useg = pcb->unacked;
 800eed2:	6f23      	ldr	r3, [r4, #112]	; 0x70
  if (useg != NULL) {
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f000 814d 	beq.w	800f174 <tcp_output+0x338>
    for (; useg->next != NULL; useg = useg->next);
 800eeda:	461f      	mov	r7, r3
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	f000 80af 	beq.w	800f042 <tcp_output+0x206>
 800eee4:	461f      	mov	r7, r3
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d1f6      	bne.n	800eeda <tcp_output+0x9e>
 800eeec:	e0a9      	b.n	800f042 <tcp_output+0x206>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800eeee:	68eb      	ldr	r3, [r5, #12]
 800eef0:	2010      	movs	r0, #16
 800eef2:	f8b3 a00c 	ldrh.w	sl, [r3, #12]
 800eef6:	f7fa fe83 	bl	8009c00 <lwip_htons>
 800eefa:	ea4a 0000 	orr.w	r0, sl, r0
 800eefe:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800ef02:	f8aa 000c 	strh.w	r0, [sl, #12]
  if (seg->p->ref != 1) {
 800ef06:	686b      	ldr	r3, [r5, #4]
 800ef08:	7b9b      	ldrb	r3, [r3, #14]
 800ef0a:	2b01      	cmp	r3, #1
 800ef0c:	d154      	bne.n	800efb8 <tcp_output+0x17c>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800ef0e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ef10:	f7fa fe7a 	bl	8009c08 <lwip_htonl>
 800ef14:	f8ca 0008 	str.w	r0, [sl, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ef18:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 800ef1a:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800ef1e:	f7fa fe6f 	bl	8009c00 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ef22:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800ef24:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ef26:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ef2a:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800ef2c:	f8d5 a00c 	ldr.w	sl, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ef30:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800ef32:	7aab      	ldrb	r3, [r5, #10]
 800ef34:	07db      	lsls	r3, r3, #31
 800ef36:	f100 80c2 	bmi.w	800f0be <tcp_output+0x282>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800ef3a:	f10a 0b14 	add.w	fp, sl, #20
  if (pcb->rtime < 0) {
 800ef3e:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	da01      	bge.n	800ef4a <tcp_output+0x10e>
    pcb->rtime = 0;
 800ef46:	2300      	movs	r3, #0
 800ef48:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 800ef4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	f000 80ab 	beq.w	800f0a8 <tcp_output+0x26c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef52:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 800ef54:	2200      	movs	r2, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef56:	6843      	ldr	r3, [r0, #4]
  seg->p->len -= len;
 800ef58:	8941      	ldrh	r1, [r0, #10]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef5a:	ebaa 0303 	sub.w	r3, sl, r3
  seg->p->payload = seg->tcphdr;
 800ef5e:	f8c0 a004 	str.w	sl, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef62:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 800ef64:	1ac9      	subs	r1, r1, r3
 800ef66:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 800ef68:	8901      	ldrh	r1, [r0, #8]
 800ef6a:	1acb      	subs	r3, r1, r3
 800ef6c:	8103      	strh	r3, [r0, #8]
  seg->tcphdr->chksum = 0;
 800ef6e:	f88a 2010 	strb.w	r2, [sl, #16]
 800ef72:	f88a 2011 	strb.w	r2, [sl, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800ef76:	7aab      	ldrb	r3, [r5, #10]
 800ef78:	f013 0f01 	tst.w	r3, #1
 800ef7c:	bf14      	ite	ne
 800ef7e:	2318      	movne	r3, #24
 800ef80:	2314      	moveq	r3, #20
 800ef82:	449a      	add	sl, r3
 800ef84:	45d3      	cmp	fp, sl
 800ef86:	d007      	beq.n	800ef98 <tcp_output+0x15c>
 800ef88:	4b62      	ldr	r3, [pc, #392]	; (800f114 <tcp_output+0x2d8>)
 800ef8a:	f240 621c 	movw	r2, #1564	; 0x61c
 800ef8e:	4962      	ldr	r1, [pc, #392]	; (800f118 <tcp_output+0x2dc>)
 800ef90:	4862      	ldr	r0, [pc, #392]	; (800f11c <tcp_output+0x2e0>)
 800ef92:	f002 f9a1 	bl	80112d8 <iprintf>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800ef96:	6868      	ldr	r0, [r5, #4]
 800ef98:	f8cd 8008 	str.w	r8, [sp, #8]
 800ef9c:	464a      	mov	r2, r9
 800ef9e:	7aa3      	ldrb	r3, [r4, #10]
 800efa0:	4621      	mov	r1, r4
 800efa2:	9300      	str	r3, [sp, #0]
 800efa4:	2306      	movs	r3, #6
 800efa6:	9301      	str	r3, [sp, #4]
 800efa8:	7ae3      	ldrb	r3, [r4, #11]
 800efaa:	f001 faf3 	bl	8010594 <ip4_output_if>
    if (err != ERR_OK) {
 800efae:	2800      	cmp	r0, #0
 800efb0:	f040 8114 	bne.w	800f1dc <tcp_output+0x3a0>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800efb4:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->unsent = seg->next;
 800efb8:	682b      	ldr	r3, [r5, #0]
 800efba:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 800efbc:	7d23      	ldrb	r3, [r4, #20]
 800efbe:	2b02      	cmp	r3, #2
 800efc0:	d003      	beq.n	800efca <tcp_output+0x18e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800efc2:	8b63      	ldrh	r3, [r4, #26]
 800efc4:	f023 0303 	bic.w	r3, r3, #3
 800efc8:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800efca:	f8da 0004 	ldr.w	r0, [sl, #4]
 800efce:	f7fa fe1b 	bl	8009c08 <lwip_htonl>
 800efd2:	68eb      	ldr	r3, [r5, #12]
 800efd4:	4682      	mov	sl, r0
 800efd6:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 800efda:	8998      	ldrh	r0, [r3, #12]
 800efdc:	f7fa fe10 	bl	8009c00 <lwip_htons>
 800efe0:	f010 0303 	ands.w	r3, r0, #3
 800efe4:	44da      	add	sl, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800efe6:	6d22      	ldr	r2, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800efe8:	bf18      	it	ne
 800efea:	2301      	movne	r3, #1
 800efec:	4453      	add	r3, sl
    if (TCP_TCPLEN(seg) > 0) {
 800efee:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800eff2:	1ad2      	subs	r2, r2, r3
 800eff4:	2a00      	cmp	r2, #0
      pcb->snd_nxt = snd_nxt;
 800eff6:	bfb8      	it	lt
 800eff8:	6523      	strlt	r3, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 800effa:	68eb      	ldr	r3, [r5, #12]
 800effc:	8998      	ldrh	r0, [r3, #12]
 800effe:	f7fa fdff 	bl	8009c00 <lwip_htons>
 800f002:	f010 0003 	ands.w	r0, r0, #3
 800f006:	bf18      	it	ne
 800f008:	2001      	movne	r0, #1
 800f00a:	eb10 0f0a 	cmn.w	r0, sl
 800f00e:	d044      	beq.n	800f09a <tcp_output+0x25e>
      seg->next = NULL;
 800f010:	2300      	movs	r3, #0
 800f012:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 800f014:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800f016:	2b00      	cmp	r3, #0
 800f018:	d043      	beq.n	800f0a2 <tcp_output+0x266>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800f01a:	68eb      	ldr	r3, [r5, #12]
 800f01c:	6858      	ldr	r0, [r3, #4]
 800f01e:	f7fa fdf3 	bl	8009c08 <lwip_htonl>
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	4682      	mov	sl, r0
 800f026:	6858      	ldr	r0, [r3, #4]
 800f028:	f7fa fdee 	bl	8009c08 <lwip_htonl>
 800f02c:	ebaa 0000 	sub.w	r0, sl, r0
 800f030:	2800      	cmp	r0, #0
 800f032:	f2c0 80a1 	blt.w	800f178 <tcp_output+0x33c>
          useg->next = seg;
 800f036:	603d      	str	r5, [r7, #0]
 800f038:	462f      	mov	r7, r5
    seg = pcb->unsent;
 800f03a:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 800f03c:	2d00      	cmp	r5, #0
 800f03e:	f000 80c4 	beq.w	800f1ca <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800f042:	68eb      	ldr	r3, [r5, #12]
 800f044:	6858      	ldr	r0, [r3, #4]
 800f046:	f7fa fddf 	bl	8009c08 <lwip_htonl>
 800f04a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800f04c:	1ac0      	subs	r0, r0, r3
 800f04e:	892b      	ldrh	r3, [r5, #8]
 800f050:	4418      	add	r0, r3
  while (seg != NULL &&
 800f052:	42b0      	cmp	r0, r6
 800f054:	f200 80bb 	bhi.w	800f1ce <tcp_output+0x392>
    LWIP_ASSERT("RST not expected here!",
 800f058:	68eb      	ldr	r3, [r5, #12]
 800f05a:	8998      	ldrh	r0, [r3, #12]
 800f05c:	f7fa fdd0 	bl	8009c00 <lwip_htons>
 800f060:	0742      	lsls	r2, r0, #29
 800f062:	d412      	bmi.n	800f08a <tcp_output+0x24e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f064:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800f066:	b14b      	cbz	r3, 800f07c <tcp_output+0x240>
 800f068:	8b63      	ldrh	r3, [r4, #26]
 800f06a:	f013 0f44 	tst.w	r3, #68	; 0x44
 800f06e:	461a      	mov	r2, r3
 800f070:	d104      	bne.n	800f07c <tcp_output+0x240>
 800f072:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800f074:	2900      	cmp	r1, #0
 800f076:	d038      	beq.n	800f0ea <tcp_output+0x2ae>
 800f078:	6808      	ldr	r0, [r1, #0]
 800f07a:	b388      	cbz	r0, 800f0e0 <tcp_output+0x2a4>
    if (pcb->state != SYN_SENT) {
 800f07c:	7d23      	ldrb	r3, [r4, #20]
 800f07e:	2b02      	cmp	r3, #2
 800f080:	f47f af35 	bne.w	800eeee <tcp_output+0xb2>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f084:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f088:	e73d      	b.n	800ef06 <tcp_output+0xca>
    LWIP_ASSERT("RST not expected here!",
 800f08a:	4b22      	ldr	r3, [pc, #136]	; (800f114 <tcp_output+0x2d8>)
 800f08c:	f240 5236 	movw	r2, #1334	; 0x536
 800f090:	4923      	ldr	r1, [pc, #140]	; (800f120 <tcp_output+0x2e4>)
 800f092:	4822      	ldr	r0, [pc, #136]	; (800f11c <tcp_output+0x2e0>)
 800f094:	f002 f920 	bl	80112d8 <iprintf>
 800f098:	e7e4      	b.n	800f064 <tcp_output+0x228>
      tcp_seg_free(seg);
 800f09a:	4628      	mov	r0, r5
 800f09c:	f7fc fae0 	bl	800b660 <tcp_seg_free>
 800f0a0:	e7cb      	b.n	800f03a <tcp_output+0x1fe>
        pcb->unacked = seg;
 800f0a2:	462f      	mov	r7, r5
 800f0a4:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 800f0a6:	e7c8      	b.n	800f03a <tcp_output+0x1fe>
    pcb->rttest = tcp_ticks;
 800f0a8:	4b1e      	ldr	r3, [pc, #120]	; (800f124 <tcp_output+0x2e8>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f0ae:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f0b2:	f7fa fda9 	bl	8009c08 <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f0b6:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f0ba:	63a0      	str	r0, [r4, #56]	; 0x38
 800f0bc:	e749      	b.n	800ef52 <tcp_output+0x116>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f0be:	464a      	mov	r2, r9
 800f0c0:	4641      	mov	r1, r8
 800f0c2:	f240 50b4 	movw	r0, #1460	; 0x5b4
    opts += 1;
 800f0c6:	f10a 0b18 	add.w	fp, sl, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f0ca:	f7fd fab9 	bl	800c640 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800f0ce:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 800f0d2:	f7fa fd99 	bl	8009c08 <lwip_htonl>
 800f0d6:	f8ca 0014 	str.w	r0, [sl, #20]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f0da:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800f0de:	e72e      	b.n	800ef3e <tcp_output+0x102>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f0e0:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 800f0e4:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 800f0e6:	4584      	cmp	ip, r0
 800f0e8:	d2c8      	bcs.n	800f07c <tcp_output+0x240>
 800f0ea:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 800f0ee:	2800      	cmp	r0, #0
 800f0f0:	d0c4      	beq.n	800f07c <tcp_output+0x240>
 800f0f2:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 800f0f6:	280f      	cmp	r0, #15
 800f0f8:	d8c0      	bhi.n	800f07c <tcp_output+0x240>
 800f0fa:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 800f0fe:	d1bd      	bne.n	800f07c <tcp_output+0x240>
  if (pcb->unsent == NULL) {
 800f100:	2900      	cmp	r1, #0
 800f102:	f47f aedc 	bne.w	800eebe <tcp_output+0x82>
    pcb->unsent_oversize = 0;
 800f106:	2100      	movs	r1, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f108:	461a      	mov	r2, r3
    pcb->unsent_oversize = 0;
 800f10a:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 800f10e:	e6d6      	b.n	800eebe <tcp_output+0x82>
 800f110:	24010698 	.word	0x24010698
 800f114:	08014288 	.word	0x08014288
 800f118:	080148e4 	.word	0x080148e4
 800f11c:	08012578 	.word	0x08012578
 800f120:	080148cc 	.word	0x080148cc
 800f124:	24010664 	.word	0x24010664
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800f128:	4b30      	ldr	r3, [pc, #192]	; (800f1ec <tcp_output+0x3b0>)
 800f12a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 800f12e:	4930      	ldr	r1, [pc, #192]	; (800f1f0 <tcp_output+0x3b4>)
 800f130:	4830      	ldr	r0, [pc, #192]	; (800f1f4 <tcp_output+0x3b8>)
 800f132:	f002 f8d1 	bl	80112d8 <iprintf>
  if (tcp_input_pcb == pcb) {
 800f136:	4b30      	ldr	r3, [pc, #192]	; (800f1f8 <tcp_output+0x3bc>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	42a3      	cmp	r3, r4
 800f13c:	f47f ae90 	bne.w	800ee60 <tcp_output+0x24>
    return ERR_OK;
 800f140:	2000      	movs	r0, #0
}
 800f142:	b005      	add	sp, #20
 800f144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 800f148:	4620      	mov	r0, r4
}
 800f14a:	b005      	add	sp, #20
 800f14c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 800f150:	f7ff be42 	b.w	800edd8 <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800f154:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800f156:	2b00      	cmp	r3, #0
 800f158:	f47f aead 	bne.w	800eeb6 <tcp_output+0x7a>
 800f15c:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 800f160:	2b00      	cmp	r3, #0
 800f162:	f47f aea8 	bne.w	800eeb6 <tcp_output+0x7a>
      pcb->persist_cnt = 0;
 800f166:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 800f16a:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 800f16e:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 800f172:	e6a0      	b.n	800eeb6 <tcp_output+0x7a>
  useg = pcb->unacked;
 800f174:	461f      	mov	r7, r3
 800f176:	e764      	b.n	800f042 <tcp_output+0x206>
          while (*cur_seg &&
 800f178:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800f17a:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 800f17e:	b92b      	cbnz	r3, 800f18c <tcp_output+0x350>
 800f180:	e013      	b.n	800f1aa <tcp_output+0x36e>
            cur_seg = &((*cur_seg)->next );
 800f182:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 800f186:	f8db 3000 	ldr.w	r3, [fp]
 800f18a:	b173      	cbz	r3, 800f1aa <tcp_output+0x36e>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f18c:	68db      	ldr	r3, [r3, #12]
 800f18e:	6858      	ldr	r0, [r3, #4]
 800f190:	f7fa fd3a 	bl	8009c08 <lwip_htonl>
 800f194:	68eb      	ldr	r3, [r5, #12]
 800f196:	4682      	mov	sl, r0
 800f198:	6858      	ldr	r0, [r3, #4]
 800f19a:	f7fa fd35 	bl	8009c08 <lwip_htonl>
 800f19e:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 800f1a2:	2800      	cmp	r0, #0
 800f1a4:	dbed      	blt.n	800f182 <tcp_output+0x346>
            cur_seg = &((*cur_seg)->next );
 800f1a6:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 800f1aa:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 800f1ac:	f8cb 5000 	str.w	r5, [fp]
 800f1b0:	e743      	b.n	800f03a <tcp_output+0x1fe>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800f1b2:	4b0e      	ldr	r3, [pc, #56]	; (800f1ec <tcp_output+0x3b0>)
 800f1b4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800f1b8:	4910      	ldr	r1, [pc, #64]	; (800f1fc <tcp_output+0x3c0>)
 800f1ba:	480e      	ldr	r0, [pc, #56]	; (800f1f4 <tcp_output+0x3b8>)
 800f1bc:	f002 f88c 	bl	80112d8 <iprintf>
 800f1c0:	e645      	b.n	800ee4e <tcp_output+0x12>
    return netif_get_by_index(pcb->netif_idx);
 800f1c2:	f7fb fb25 	bl	800a810 <netif_get_by_index>
 800f1c6:	4680      	mov	r8, r0
 800f1c8:	e65a      	b.n	800ee80 <tcp_output+0x44>
 800f1ca:	8b63      	ldrh	r3, [r4, #26]
 800f1cc:	e79b      	b.n	800f106 <tcp_output+0x2ca>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f1ce:	8b63      	ldrh	r3, [r4, #26]
  if (pcb->unsent == NULL) {
 800f1d0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f1d2:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 800f1d4:	2900      	cmp	r1, #0
 800f1d6:	f47f ae72 	bne.w	800eebe <tcp_output+0x82>
 800f1da:	e794      	b.n	800f106 <tcp_output+0x2ca>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f1dc:	8b63      	ldrh	r3, [r4, #26]
 800f1de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1e2:	8363      	strh	r3, [r4, #26]
      return err;
 800f1e4:	e66f      	b.n	800eec6 <tcp_output+0x8a>
    return ERR_RTE;
 800f1e6:	f06f 0003 	mvn.w	r0, #3
 800f1ea:	e66c      	b.n	800eec6 <tcp_output+0x8a>
 800f1ec:	08014288 	.word	0x08014288
 800f1f0:	080148a4 	.word	0x080148a4
 800f1f4:	08012578 	.word	0x08012578
 800f1f8:	24010698 	.word	0x24010698
 800f1fc:	0801488c 	.word	0x0801488c

0800f200 <tcp_rexmit_rto_commit>:
{
 800f200:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f202:	4604      	mov	r4, r0
 800f204:	b158      	cbz	r0, 800f21e <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 800f206:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800f20a:	2bff      	cmp	r3, #255	; 0xff
 800f20c:	d002      	beq.n	800f214 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 800f20e:	3301      	adds	r3, #1
 800f210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 800f214:	4620      	mov	r0, r4
}
 800f216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800f21a:	f7ff be0f 	b.w	800ee3c <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f21e:	4b04      	ldr	r3, [pc, #16]	; (800f230 <tcp_rexmit_rto_commit+0x30>)
 800f220:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f224:	4903      	ldr	r1, [pc, #12]	; (800f234 <tcp_rexmit_rto_commit+0x34>)
 800f226:	4804      	ldr	r0, [pc, #16]	; (800f238 <tcp_rexmit_rto_commit+0x38>)
 800f228:	f002 f856 	bl	80112d8 <iprintf>
 800f22c:	e7eb      	b.n	800f206 <tcp_rexmit_rto_commit+0x6>
 800f22e:	bf00      	nop
 800f230:	08014288 	.word	0x08014288
 800f234:	080148f8 	.word	0x080148f8
 800f238:	08012578 	.word	0x08012578

0800f23c <tcp_rexmit_rto>:
{
 800f23c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800f23e:	4604      	mov	r4, r0
 800f240:	b118      	cbz	r0, 800f24a <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800f242:	f7ff fcbd 	bl	800ebc0 <tcp_rexmit_rto_prepare>
 800f246:	b198      	cbz	r0, 800f270 <tcp_rexmit_rto+0x34>
}
 800f248:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800f24a:	4b0f      	ldr	r3, [pc, #60]	; (800f288 <tcp_rexmit_rto+0x4c>)
 800f24c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 800f250:	490e      	ldr	r1, [pc, #56]	; (800f28c <tcp_rexmit_rto+0x50>)
 800f252:	480f      	ldr	r0, [pc, #60]	; (800f290 <tcp_rexmit_rto+0x54>)
 800f254:	f002 f840 	bl	80112d8 <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800f258:	4620      	mov	r0, r4
 800f25a:	f7ff fcb1 	bl	800ebc0 <tcp_rexmit_rto_prepare>
 800f25e:	2800      	cmp	r0, #0
 800f260:	d1f2      	bne.n	800f248 <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f262:	4b09      	ldr	r3, [pc, #36]	; (800f288 <tcp_rexmit_rto+0x4c>)
 800f264:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f268:	490a      	ldr	r1, [pc, #40]	; (800f294 <tcp_rexmit_rto+0x58>)
 800f26a:	4809      	ldr	r0, [pc, #36]	; (800f290 <tcp_rexmit_rto+0x54>)
 800f26c:	f002 f834 	bl	80112d8 <iprintf>
  if (pcb->nrtx < 0xFF) {
 800f270:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800f274:	2bff      	cmp	r3, #255	; 0xff
 800f276:	d002      	beq.n	800f27e <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 800f278:	3301      	adds	r3, #1
 800f27a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 800f27e:	4620      	mov	r0, r4
}
 800f280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 800f284:	f7ff bdda 	b.w	800ee3c <tcp_output>
 800f288:	08014288 	.word	0x08014288
 800f28c:	0801491c 	.word	0x0801491c
 800f290:	08012578 	.word	0x08012578
 800f294:	080148f8 	.word	0x080148f8

0800f298 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800f298:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800f29a:	4604      	mov	r4, r0
 800f29c:	b188      	cbz	r0, 800f2c2 <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800f29e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f2a0:	3801      	subs	r0, #1
 800f2a2:	f7fa fcb1 	bl	8009c08 <lwip_htonl>
 800f2a6:	2100      	movs	r1, #0
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	f7fe ff3e 	bl	800e12c <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f2b0:	4601      	mov	r1, r0
 800f2b2:	b170      	cbz	r0, 800f2d2 <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f2b4:	1d23      	adds	r3, r4, #4
 800f2b6:	4622      	mov	r2, r4
 800f2b8:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800f2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f2be:	f7fe bf5d 	b.w	800e17c <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800f2c2:	4b05      	ldr	r3, [pc, #20]	; (800f2d8 <tcp_keepalive+0x40>)
 800f2c4:	f640 0224 	movw	r2, #2084	; 0x824
 800f2c8:	4904      	ldr	r1, [pc, #16]	; (800f2dc <tcp_keepalive+0x44>)
 800f2ca:	4805      	ldr	r0, [pc, #20]	; (800f2e0 <tcp_keepalive+0x48>)
 800f2cc:	f002 f804 	bl	80112d8 <iprintf>
 800f2d0:	e7e5      	b.n	800f29e <tcp_keepalive+0x6>
}
 800f2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2d6:	bd10      	pop	{r4, pc}
 800f2d8:	08014288 	.word	0x08014288
 800f2dc:	08014938 	.word	0x08014938
 800f2e0:	08012578 	.word	0x08012578

0800f2e4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800f2e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800f2e8:	4604      	mov	r4, r0
 800f2ea:	2800      	cmp	r0, #0
 800f2ec:	d051      	beq.n	800f392 <tcp_zero_window_probe+0xae>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800f2ee:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 800f2f0:	2d00      	cmp	r5, #0
 800f2f2:	d04b      	beq.n	800f38c <tcp_zero_window_probe+0xa8>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800f2f4:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800f2f8:	2bff      	cmp	r3, #255	; 0xff
 800f2fa:	d002      	beq.n	800f302 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 800f2fc:	3301      	adds	r3, #1
 800f2fe:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800f302:	68eb      	ldr	r3, [r5, #12]
 800f304:	8998      	ldrh	r0, [r3, #12]
 800f306:	f7fa fc7b 	bl	8009c00 <lwip_htons>
 800f30a:	07c3      	lsls	r3, r0, #31
 800f30c:	d527      	bpl.n	800f35e <tcp_zero_window_probe+0x7a>
 800f30e:	8929      	ldrh	r1, [r5, #8]
 800f310:	bb29      	cbnz	r1, 800f35e <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800f312:	68eb      	ldr	r3, [r5, #12]
 800f314:	4620      	mov	r0, r4
 800f316:	685a      	ldr	r2, [r3, #4]
 800f318:	f7fe ff08 	bl	800e12c <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f31c:	4606      	mov	r6, r0
 800f31e:	b388      	cbz	r0, 800f384 <tcp_zero_window_probe+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800f320:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800f324:	2011      	movs	r0, #17
 800f326:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 800f32a:	f7fa fc69 	bl	8009c00 <lwip_htons>
 800f32e:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 800f332:	4338      	orrs	r0, r7
 800f334:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800f338:	68eb      	ldr	r3, [r5, #12]
 800f33a:	6858      	ldr	r0, [r3, #4]
 800f33c:	f7fa fc64 	bl	8009c08 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f340:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800f342:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f344:	4622      	mov	r2, r4
 800f346:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f348:	1a1b      	subs	r3, r3, r0
 800f34a:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f34c:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 800f350:	bfb8      	it	lt
 800f352:	6520      	strlt	r0, [r4, #80]	; 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f354:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800f356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800f35a:	f7fe bf0f 	b.w	800e17c <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800f35e:	68eb      	ldr	r3, [r5, #12]
 800f360:	2101      	movs	r1, #1
 800f362:	4620      	mov	r0, r4
 800f364:	685a      	ldr	r2, [r3, #4]
 800f366:	f7fe fee1 	bl	800e12c <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f36a:	4606      	mov	r6, r0
 800f36c:	b150      	cbz	r0, 800f384 <tcp_zero_window_probe+0xa0>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800f36e:	6868      	ldr	r0, [r5, #4]
 800f370:	892a      	ldrh	r2, [r5, #8]
 800f372:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 800f374:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800f376:	1a9b      	subs	r3, r3, r2
 800f378:	2201      	movs	r2, #1
 800f37a:	3114      	adds	r1, #20
 800f37c:	b29b      	uxth	r3, r3
 800f37e:	f7fb fdf1 	bl	800af64 <pbuf_copy_partial>
 800f382:	e7d9      	b.n	800f338 <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 800f384:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 800f38c:	4628      	mov	r0, r5
}
 800f38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800f392:	4b04      	ldr	r3, [pc, #16]	; (800f3a4 <tcp_zero_window_probe+0xc0>)
 800f394:	f640 024f 	movw	r2, #2127	; 0x84f
 800f398:	4903      	ldr	r1, [pc, #12]	; (800f3a8 <tcp_zero_window_probe+0xc4>)
 800f39a:	4804      	ldr	r0, [pc, #16]	; (800f3ac <tcp_zero_window_probe+0xc8>)
 800f39c:	f001 ff9c 	bl	80112d8 <iprintf>
 800f3a0:	e7a5      	b.n	800f2ee <tcp_zero_window_probe+0xa>
 800f3a2:	bf00      	nop
 800f3a4:	08014288 	.word	0x08014288
 800f3a8:	08014954 	.word	0x08014954
 800f3ac:	08012578 	.word	0x08012578

0800f3b0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800f3b0:	b570      	push	{r4, r5, r6, lr}
 800f3b2:	4604      	mov	r4, r0
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800f3b4:	200a      	movs	r0, #10
{
 800f3b6:	460e      	mov	r6, r1
 800f3b8:	4615      	mov	r5, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800f3ba:	f7fa ffcf 	bl	800a35c <memp_malloc>
  if (timeout == NULL) {
 800f3be:	b190      	cbz	r0, 800f3e6 <sys_timeout_abs+0x36>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 800f3c0:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800f3c2:	490d      	ldr	r1, [pc, #52]	; (800f3f8 <sys_timeout_abs+0x48>)
  timeout->h = handler;
 800f3c4:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 800f3c6:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 800f3c8:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 800f3cc:	680b      	ldr	r3, [r1, #0]
 800f3ce:	b91b      	cbnz	r3, 800f3d8 <sys_timeout_abs+0x28>
 800f3d0:	e007      	b.n	800f3e2 <sys_timeout_abs+0x32>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	b11b      	cbz	r3, 800f3e0 <sys_timeout_abs+0x30>
 800f3d8:	685a      	ldr	r2, [r3, #4]
 800f3da:	1aa2      	subs	r2, r4, r2
 800f3dc:	2a00      	cmp	r2, #0
 800f3de:	daf8      	bge.n	800f3d2 <sys_timeout_abs+0x22>
        timeout->next = t->next;
 800f3e0:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 800f3e2:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 800f3e4:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800f3e6:	4b05      	ldr	r3, [pc, #20]	; (800f3fc <sys_timeout_abs+0x4c>)
 800f3e8:	22be      	movs	r2, #190	; 0xbe
 800f3ea:	4905      	ldr	r1, [pc, #20]	; (800f400 <sys_timeout_abs+0x50>)
 800f3ec:	4805      	ldr	r0, [pc, #20]	; (800f404 <sys_timeout_abs+0x54>)
}
 800f3ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800f3f2:	f001 bf71 	b.w	80112d8 <iprintf>
 800f3f6:	bf00      	nop
 800f3f8:	240106b4 	.word	0x240106b4
 800f3fc:	08014978 	.word	0x08014978
 800f400:	080149ac 	.word	0x080149ac
 800f404:	08012578 	.word	0x08012578

0800f408 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800f408:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800f40a:	6843      	ldr	r3, [r0, #4]
{
 800f40c:	4604      	mov	r4, r0
  cyclic->handler();
 800f40e:	4798      	blx	r3

  now = sys_now();
 800f410:	f7f7 fd3a 	bl	8006e88 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800f414:	4b09      	ldr	r3, [pc, #36]	; (800f43c <lwip_cyclic_timer+0x34>)
 800f416:	6825      	ldr	r5, [r4, #0]
 800f418:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800f41a:	4909      	ldr	r1, [pc, #36]	; (800f440 <lwip_cyclic_timer+0x38>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800f41c:	442b      	add	r3, r5
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800f41e:	1a1a      	subs	r2, r3, r0
 800f420:	2a00      	cmp	r2, #0
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800f422:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800f424:	da04      	bge.n	800f430 <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800f426:	4428      	add	r0, r5
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800f428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800f42c:	f7ff bfc0 	b.w	800f3b0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800f430:	4618      	mov	r0, r3
}
 800f432:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800f436:	f7ff bfbb 	b.w	800f3b0 <sys_timeout_abs>
 800f43a:	bf00      	nop
 800f43c:	240106b0 	.word	0x240106b0
 800f440:	0800f409 	.word	0x0800f409

0800f444 <tcpip_tcp_timer>:
{
 800f444:	b508      	push	{r3, lr}
  tcp_tmr();
 800f446:	f7fd f8cd 	bl	800c5e4 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800f44a:	4b0a      	ldr	r3, [pc, #40]	; (800f474 <tcpip_tcp_timer+0x30>)
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	b153      	cbz	r3, 800f466 <tcpip_tcp_timer+0x22>
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();
 800f450:	f7f7 fe9e 	bl	8007190 <sys_check_core_locking>

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800f454:	f7f7 fd18 	bl	8006e88 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f458:	2200      	movs	r2, #0
 800f45a:	4907      	ldr	r1, [pc, #28]	; (800f478 <tcpip_tcp_timer+0x34>)
 800f45c:	30fa      	adds	r0, #250	; 0xfa
}
 800f45e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f462:	f7ff bfa5 	b.w	800f3b0 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800f466:	4b05      	ldr	r3, [pc, #20]	; (800f47c <tcpip_tcp_timer+0x38>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d1f0      	bne.n	800f450 <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 800f46e:	4a04      	ldr	r2, [pc, #16]	; (800f480 <tcpip_tcp_timer+0x3c>)
 800f470:	6013      	str	r3, [r2, #0]
}
 800f472:	bd08      	pop	{r3, pc}
 800f474:	24010654 	.word	0x24010654
 800f478:	0800f445 	.word	0x0800f445
 800f47c:	2401066c 	.word	0x2401066c
 800f480:	240106b8 	.word	0x240106b8

0800f484 <tcp_timer_needed>:
{
 800f484:	b508      	push	{r3, lr}
  LWIP_ASSERT_CORE_LOCKED();
 800f486:	f7f7 fe83 	bl	8007190 <sys_check_core_locking>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800f48a:	4b0c      	ldr	r3, [pc, #48]	; (800f4bc <tcp_timer_needed+0x38>)
 800f48c:	681a      	ldr	r2, [r3, #0]
 800f48e:	b99a      	cbnz	r2, 800f4b8 <tcp_timer_needed+0x34>
 800f490:	4a0b      	ldr	r2, [pc, #44]	; (800f4c0 <tcp_timer_needed+0x3c>)
 800f492:	6812      	ldr	r2, [r2, #0]
 800f494:	b162      	cbz	r2, 800f4b0 <tcp_timer_needed+0x2c>
    tcpip_tcp_timer_active = 1;
 800f496:	2201      	movs	r2, #1
 800f498:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT_CORE_LOCKED();
 800f49a:	f7f7 fe79 	bl	8007190 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800f49e:	f7f7 fcf3 	bl	8006e88 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	4907      	ldr	r1, [pc, #28]	; (800f4c4 <tcp_timer_needed+0x40>)
 800f4a6:	30fa      	adds	r0, #250	; 0xfa
}
 800f4a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4ac:	f7ff bf80 	b.w	800f3b0 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800f4b0:	4a05      	ldr	r2, [pc, #20]	; (800f4c8 <tcp_timer_needed+0x44>)
 800f4b2:	6812      	ldr	r2, [r2, #0]
 800f4b4:	2a00      	cmp	r2, #0
 800f4b6:	d1ee      	bne.n	800f496 <tcp_timer_needed+0x12>
}
 800f4b8:	bd08      	pop	{r3, pc}
 800f4ba:	bf00      	nop
 800f4bc:	240106b8 	.word	0x240106b8
 800f4c0:	24010654 	.word	0x24010654
 800f4c4:	0800f445 	.word	0x0800f445
 800f4c8:	2401066c 	.word	0x2401066c

0800f4cc <sys_timeouts_init>:
{
 800f4cc:	b510      	push	{r4, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4ce:	4c0c      	ldr	r4, [pc, #48]	; (800f500 <sys_timeouts_init+0x34>)
  LWIP_ASSERT_CORE_LOCKED();
 800f4d0:	f7f7 fe5e 	bl	8007190 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800f4d4:	f7f7 fcd8 	bl	8006e88 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4d8:	490a      	ldr	r1, [pc, #40]	; (800f504 <sys_timeouts_init+0x38>)
 800f4da:	f104 0208 	add.w	r2, r4, #8
 800f4de:	f500 707a 	add.w	r0, r0, #1000	; 0x3e8
 800f4e2:	f7ff ff65 	bl	800f3b0 <sys_timeout_abs>
  LWIP_ASSERT_CORE_LOCKED();
 800f4e6:	f7f7 fe53 	bl	8007190 <sys_check_core_locking>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800f4ea:	f7f7 fccd 	bl	8006e88 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4ee:	f104 0210 	add.w	r2, r4, #16
 800f4f2:	4904      	ldr	r1, [pc, #16]	; (800f504 <sys_timeouts_init+0x38>)
 800f4f4:	f500 707a 	add.w	r0, r0, #1000	; 0x3e8
}
 800f4f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 800f4fc:	f7ff bf58 	b.w	800f3b0 <sys_timeout_abs>
 800f500:	080149ec 	.word	0x080149ec
 800f504:	0800f409 	.word	0x0800f409

0800f508 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800f508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();
 800f50c:	f7f7 fe40 	bl	8007190 <sys_check_core_locking>

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800f510:	4c10      	ldr	r4, [pc, #64]	; (800f554 <sys_check_timeouts+0x4c>)
 800f512:	f7f7 fcb9 	bl	8006e88 <sys_now>

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 800f516:	f8df 8040 	ldr.w	r8, [pc, #64]	; 800f558 <sys_check_timeouts+0x50>
  now = sys_now();
 800f51a:	4607      	mov	r7, r0
 800f51c:	e00f      	b.n	800f53e <sys_check_timeouts+0x36>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800f51e:	685a      	ldr	r2, [r3, #4]
 800f520:	eba7 0c02 	sub.w	ip, r7, r2
 800f524:	f1bc 0f00 	cmp.w	ip, #0
 800f528:	db0e      	blt.n	800f548 <sys_check_timeouts+0x40>
    handler = tmptimeout->h;
 800f52a:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 800f52c:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 800f52e:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 800f532:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 800f536:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800f538:	f7fa ff56 	bl	800a3e8 <memp_free>
    if (handler != NULL) {
 800f53c:	b935      	cbnz	r5, 800f54c <sys_check_timeouts+0x44>
    tmptimeout = next_timeout;
 800f53e:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800f540:	200a      	movs	r0, #10
 800f542:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 800f544:	2b00      	cmp	r3, #0
 800f546:	d1ea      	bne.n	800f51e <sys_check_timeouts+0x16>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800f548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 800f54c:	4648      	mov	r0, r9
 800f54e:	47a8      	blx	r5
 800f550:	e7f5      	b.n	800f53e <sys_check_timeouts+0x36>
 800f552:	bf00      	nop
 800f554:	240106b4 	.word	0x240106b4
 800f558:	240106b0 	.word	0x240106b0

0800f55c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800f55c:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800f55e:	4c08      	ldr	r4, [pc, #32]	; (800f580 <sys_timeouts_sleeptime+0x24>)
  LWIP_ASSERT_CORE_LOCKED();
 800f560:	f7f7 fe16 	bl	8007190 <sys_check_core_locking>
  if (next_timeout == NULL) {
 800f564:	6823      	ldr	r3, [r4, #0]
 800f566:	b13b      	cbz	r3, 800f578 <sys_timeouts_sleeptime+0x1c>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 800f568:	f7f7 fc8e 	bl	8006e88 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800f56c:	6823      	ldr	r3, [r4, #0]
 800f56e:	685b      	ldr	r3, [r3, #4]
    return 0;
 800f570:	1a18      	subs	r0, r3, r0
 800f572:	bf48      	it	mi
 800f574:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 800f576:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800f578:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f57c:	bd10      	pop	{r4, pc}
 800f57e:	bf00      	nop
 800f580:	240106b4 	.word	0x240106b4

0800f584 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800f584:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800f586:	f001 fda7 	bl	80110d8 <rand>
 800f58a:	4b02      	ldr	r3, [pc, #8]	; (800f594 <udp_init+0x10>)
 800f58c:	4a02      	ldr	r2, [pc, #8]	; (800f598 <udp_init+0x14>)
 800f58e:	4303      	orrs	r3, r0
 800f590:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 800f592:	bd08      	pop	{r3, pc}
 800f594:	ffffc000 	.word	0xffffc000
 800f598:	2400002e 	.word	0x2400002e

0800f59c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800f59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5a0:	4680      	mov	r8, r0
 800f5a2:	b085      	sub	sp, #20
 800f5a4:	460f      	mov	r7, r1
  u8_t broadcast;
  u8_t for_us = 0;

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();
 800f5a6:	f7f7 fdf3 	bl	8007190 <sys_check_core_locking>

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800f5aa:	f1b8 0f00 	cmp.w	r8, #0
 800f5ae:	f000 80af 	beq.w	800f710 <udp_input+0x174>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800f5b2:	2f00      	cmp	r7, #0
 800f5b4:	f000 80b5 	beq.w	800f722 <udp_input+0x186>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800f5b8:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800f5bc:	2b07      	cmp	r3, #7
 800f5be:	f240 8091 	bls.w	800f6e4 <udp_input+0x148>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800f5c2:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 800f798 <udp_input+0x1fc>
  udphdr = (struct udp_hdr *)p->payload;
 800f5c6:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800f5ca:	f8d9 1000 	ldr.w	r1, [r9]
 800f5ce:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800f5d2:	f000 fff1 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 800f5d6:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800f5d8:	8820      	ldrh	r0, [r4, #0]
 800f5da:	f7fa fb11 	bl	8009c00 <lwip_htons>
 800f5de:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 800f5e0:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 800f5e2:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 800f5e4:	f7fa fb0c 	bl	8009c00 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f5e8:	4b63      	ldr	r3, [pc, #396]	; (800f778 <udp_input+0x1dc>)
  dest = lwip_ntohs(udphdr->dest);
 800f5ea:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f5ec:	681c      	ldr	r4, [r3, #0]
 800f5ee:	2c00      	cmp	r4, #0
 800f5f0:	d064      	beq.n	800f6bc <udp_input+0x120>
  uncon_pcb = NULL;
 800f5f2:	f04f 0b00 	mov.w	fp, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800f5f6:	f8df c190 	ldr.w	ip, [pc, #400]	; 800f788 <udp_input+0x1ec>
 800f5fa:	4960      	ldr	r1, [pc, #384]	; (800f77c <udp_input+0x1e0>)
  prev = NULL;
 800f5fc:	465e      	mov	r6, fp
 800f5fe:	e004      	b.n	800f60a <udp_input+0x6e>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f600:	68e2      	ldr	r2, [r4, #12]
 800f602:	4626      	mov	r6, r4
 800f604:	2a00      	cmp	r2, #0
 800f606:	d056      	beq.n	800f6b6 <udp_input+0x11a>
 800f608:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800f60a:	8a62      	ldrh	r2, [r4, #18]
 800f60c:	42aa      	cmp	r2, r5
 800f60e:	d1f7      	bne.n	800f600 <udp_input+0x64>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800f610:	2f00      	cmp	r7, #0
 800f612:	d06d      	beq.n	800f6f0 <udp_input+0x154>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f614:	7a20      	ldrb	r0, [r4, #8]
 800f616:	b138      	cbz	r0, 800f628 <udp_input+0x8c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f618:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800f61c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800f620:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f622:	b2d2      	uxtb	r2, r2
 800f624:	4290      	cmp	r0, r2
 800f626:	d1eb      	bne.n	800f600 <udp_input+0x64>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800f628:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 800f62a:	f1ba 0f00 	cmp.w	sl, #0
 800f62e:	d038      	beq.n	800f6a2 <udp_input+0x106>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800f630:	b13a      	cbz	r2, 800f642 <udp_input+0xa6>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800f632:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800f636:	1c43      	adds	r3, r0, #1
 800f638:	d003      	beq.n	800f642 <udp_input+0xa6>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800f63a:	4050      	eors	r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	4218      	tst	r0, r3
 800f640:	d1de      	bne.n	800f600 <udp_input+0x64>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800f642:	7c20      	ldrb	r0, [r4, #16]
 800f644:	0743      	lsls	r3, r0, #29
 800f646:	d409      	bmi.n	800f65c <udp_input+0xc0>
        if (uncon_pcb == NULL) {
 800f648:	f1bb 0f00 	cmp.w	fp, #0
 800f64c:	d059      	beq.n	800f702 <udp_input+0x166>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800f64e:	f1ba 0f00 	cmp.w	sl, #0
 800f652:	d003      	beq.n	800f65c <udp_input+0xc0>
 800f654:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800f658:	3001      	adds	r0, #1
 800f65a:	d069      	beq.n	800f730 <udp_input+0x194>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800f65c:	8aa2      	ldrh	r2, [r4, #20]
 800f65e:	9803      	ldr	r0, [sp, #12]
 800f660:	4282      	cmp	r2, r0
 800f662:	d1cd      	bne.n	800f600 <udp_input+0x64>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800f664:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 800f666:	b11a      	cbz	r2, 800f670 <udp_input+0xd4>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800f668:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f66c:	4282      	cmp	r2, r0
 800f66e:	d1c7      	bne.n	800f600 <udp_input+0x64>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 800f670:	b12e      	cbz	r6, 800f67e <udp_input+0xe2>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800f672:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
 800f674:	4a40      	ldr	r2, [pc, #256]	; (800f778 <udp_input+0x1dc>)
          prev->next = pcb->next;
 800f676:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 800f678:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 800f67a:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 800f67c:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800f67e:	2108      	movs	r1, #8
 800f680:	4640      	mov	r0, r8
 800f682:	f7fb fa0b 	bl	800aa9c <pbuf_remove_header>
 800f686:	2800      	cmp	r0, #0
 800f688:	d15b      	bne.n	800f742 <udp_input+0x1a6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800f68a:	69a5      	ldr	r5, [r4, #24]
 800f68c:	b355      	cbz	r5, 800f6e4 <udp_input+0x148>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800f68e:	9b03      	ldr	r3, [sp, #12]
 800f690:	4642      	mov	r2, r8
 800f692:	69e0      	ldr	r0, [r4, #28]
 800f694:	4621      	mov	r1, r4
 800f696:	9300      	str	r3, [sp, #0]
 800f698:	4b39      	ldr	r3, [pc, #228]	; (800f780 <udp_input+0x1e4>)
 800f69a:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800f69c:	b005      	add	sp, #20
 800f69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f6a2:	2a00      	cmp	r2, #0
 800f6a4:	d0cd      	beq.n	800f642 <udp_input+0xa6>
 800f6a6:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800f6aa:	4282      	cmp	r2, r0
 800f6ac:	d0c9      	beq.n	800f642 <udp_input+0xa6>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f6ae:	68e2      	ldr	r2, [r4, #12]
 800f6b0:	4626      	mov	r6, r4
 800f6b2:	2a00      	cmp	r2, #0
 800f6b4:	d1a8      	bne.n	800f608 <udp_input+0x6c>
  if (pcb != NULL) {
 800f6b6:	f1bb 0f00 	cmp.w	fp, #0
 800f6ba:	d15b      	bne.n	800f774 <udp_input+0x1d8>
  if (for_us) {
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	d10e      	bne.n	800f6e4 <udp_input+0x148>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800f6c6:	2108      	movs	r1, #8
 800f6c8:	4640      	mov	r0, r8
 800f6ca:	f7fb f9e7 	bl	800aa9c <pbuf_remove_header>
 800f6ce:	2800      	cmp	r0, #0
 800f6d0:	d137      	bne.n	800f742 <udp_input+0x1a6>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800f6d2:	f1ba 0f00 	cmp.w	sl, #0
 800f6d6:	d105      	bne.n	800f6e4 <udp_input+0x148>
 800f6d8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f6dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f6e0:	2be0      	cmp	r3, #224	; 0xe0
 800f6e2:	d13b      	bne.n	800f75c <udp_input+0x1c0>
      pbuf_free(p);
 800f6e4:	4640      	mov	r0, r8
}
 800f6e6:	b005      	add	sp, #20
 800f6e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 800f6ec:	f7fb ba42 	b.w	800ab74 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800f6f0:	4663      	mov	r3, ip
 800f6f2:	2288      	movs	r2, #136	; 0x88
 800f6f4:	4823      	ldr	r0, [pc, #140]	; (800f784 <udp_input+0x1e8>)
 800f6f6:	f001 fdef 	bl	80112d8 <iprintf>
 800f6fa:	f8df c08c 	ldr.w	ip, [pc, #140]	; 800f788 <udp_input+0x1ec>
 800f6fe:	491f      	ldr	r1, [pc, #124]	; (800f77c <udp_input+0x1e0>)
 800f700:	e788      	b.n	800f614 <udp_input+0x78>
      if ((pcb->remote_port == src) &&
 800f702:	8aa2      	ldrh	r2, [r4, #20]
 800f704:	46a3      	mov	fp, r4
 800f706:	9803      	ldr	r0, [sp, #12]
 800f708:	4282      	cmp	r2, r0
 800f70a:	f47f af79 	bne.w	800f600 <udp_input+0x64>
 800f70e:	e7a9      	b.n	800f664 <udp_input+0xc8>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800f710:	4b1d      	ldr	r3, [pc, #116]	; (800f788 <udp_input+0x1ec>)
 800f712:	22cf      	movs	r2, #207	; 0xcf
 800f714:	491d      	ldr	r1, [pc, #116]	; (800f78c <udp_input+0x1f0>)
 800f716:	481b      	ldr	r0, [pc, #108]	; (800f784 <udp_input+0x1e8>)
 800f718:	f001 fdde 	bl	80112d8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800f71c:	2f00      	cmp	r7, #0
 800f71e:	f47f af4b 	bne.w	800f5b8 <udp_input+0x1c>
 800f722:	4b19      	ldr	r3, [pc, #100]	; (800f788 <udp_input+0x1ec>)
 800f724:	22d0      	movs	r2, #208	; 0xd0
 800f726:	491a      	ldr	r1, [pc, #104]	; (800f790 <udp_input+0x1f4>)
 800f728:	4816      	ldr	r0, [pc, #88]	; (800f784 <udp_input+0x1e8>)
 800f72a:	f001 fdd5 	bl	80112d8 <iprintf>
 800f72e:	e743      	b.n	800f5b8 <udp_input+0x1c>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800f730:	6878      	ldr	r0, [r7, #4]
 800f732:	f8db 3000 	ldr.w	r3, [fp]
 800f736:	4283      	cmp	r3, r0
 800f738:	d090      	beq.n	800f65c <udp_input+0xc0>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800f73a:	4290      	cmp	r0, r2
 800f73c:	bf08      	it	eq
 800f73e:	46a3      	moveq	fp, r4
 800f740:	e78c      	b.n	800f65c <udp_input+0xc0>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800f742:	4b11      	ldr	r3, [pc, #68]	; (800f788 <udp_input+0x1ec>)
 800f744:	f44f 72b8 	mov.w	r2, #368	; 0x170
 800f748:	4912      	ldr	r1, [pc, #72]	; (800f794 <udp_input+0x1f8>)
 800f74a:	480e      	ldr	r0, [pc, #56]	; (800f784 <udp_input+0x1e8>)
 800f74c:	f001 fdc4 	bl	80112d8 <iprintf>
      pbuf_free(p);
 800f750:	4640      	mov	r0, r8
}
 800f752:	b005      	add	sp, #20
 800f754:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 800f758:	f7fb ba0c 	b.w	800ab74 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800f75c:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 800f760:	4640      	mov	r0, r8
 800f762:	3108      	adds	r1, #8
 800f764:	b209      	sxth	r1, r1
 800f766:	f7fb f9cd 	bl	800ab04 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800f76a:	2103      	movs	r1, #3
 800f76c:	4640      	mov	r0, r8
 800f76e:	f000 fd73 	bl	8010258 <icmp_dest_unreach>
 800f772:	e7b7      	b.n	800f6e4 <udp_input+0x148>
 800f774:	465c      	mov	r4, fp
 800f776:	e782      	b.n	800f67e <udp_input+0xe2>
 800f778:	240106bc 	.word	0x240106bc
 800f77c:	08014a68 	.word	0x08014a68
 800f780:	24009ba4 	.word	0x24009ba4
 800f784:	08012578 	.word	0x08012578
 800f788:	08014a04 	.word	0x08014a04
 800f78c:	08014a34 	.word	0x08014a34
 800f790:	08014a4c 	.word	0x08014a4c
 800f794:	08014a90 	.word	0x08014a90
 800f798:	24009b94 	.word	0x24009b94

0800f79c <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800f79c:	b110      	cbz	r0, 800f7a4 <udp_netif_ip_addr_changed+0x8>
 800f79e:	6802      	ldr	r2, [r0, #0]
 800f7a0:	b101      	cbz	r1, 800f7a4 <udp_netif_ip_addr_changed+0x8>
 800f7a2:	b902      	cbnz	r2, 800f7a6 <udp_netif_ip_addr_changed+0xa>
 800f7a4:	4770      	bx	lr
 800f7a6:	680b      	ldr	r3, [r1, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d0fb      	beq.n	800f7a4 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800f7ac:	4b08      	ldr	r3, [pc, #32]	; (800f7d0 <udp_netif_ip_addr_changed+0x34>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d0f7      	beq.n	800f7a4 <udp_netif_ip_addr_changed+0x8>
{
 800f7b4:	b410      	push	{r4}
 800f7b6:	e000      	b.n	800f7ba <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800f7b8:	6802      	ldr	r2, [r0, #0]
 800f7ba:	681c      	ldr	r4, [r3, #0]
 800f7bc:	4294      	cmp	r4, r2
 800f7be:	d101      	bne.n	800f7c4 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800f7c0:	680a      	ldr	r2, [r1, #0]
 800f7c2:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800f7c4:	68db      	ldr	r3, [r3, #12]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d1f6      	bne.n	800f7b8 <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 800f7ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7ce:	4770      	bx	lr
 800f7d0:	240106bc 	.word	0x240106bc

0800f7d4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800f7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d8:	468b      	mov	fp, r1
 800f7da:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800f7dc:	f04f 080a 	mov.w	r8, #10
{
 800f7e0:	b085      	sub	sp, #20
 800f7e2:	4617      	mov	r7, r2
 800f7e4:	4e52      	ldr	r6, [pc, #328]	; (800f930 <etharp_find_entry+0x15c>)
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800f7e6:	465a      	mov	r2, fp
{
 800f7e8:	4605      	mov	r5, r0
 800f7ea:	4631      	mov	r1, r6
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800f7ec:	4699      	mov	r9, r3
  s16_t empty = ARP_TABLE_SIZE;
 800f7ee:	4644      	mov	r4, r8
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800f7f0:	46c6      	mov	lr, r8
 800f7f2:	46c3      	mov	fp, r8
 800f7f4:	469a      	mov	sl, r3
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800f7f6:	9303      	str	r3, [sp, #12]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800f7f8:	e9cd 7201 	strd	r7, r2, [sp, #4]
 800f7fc:	e004      	b.n	800f808 <etharp_find_entry+0x34>
 800f7fe:	4664      	mov	r4, ip
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f800:	3301      	adds	r3, #1
 800f802:	3118      	adds	r1, #24
 800f804:	2b0a      	cmp	r3, #10
 800f806:	d016      	beq.n	800f836 <etharp_find_entry+0x62>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800f808:	2c0a      	cmp	r4, #10
 800f80a:	fa0f fc83 	sxth.w	ip, r3
    u8_t state = arp_table[i].state;
 800f80e:	7d0a      	ldrb	r2, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800f810:	d13a      	bne.n	800f888 <etharp_find_entry+0xb4>
 800f812:	2a00      	cmp	r2, #0
 800f814:	d0f3      	beq.n	800f7fe <etharp_find_entry+0x2a>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800f816:	b11d      	cbz	r5, 800f820 <etharp_find_entry+0x4c>
 800f818:	6828      	ldr	r0, [r5, #0]
 800f81a:	684f      	ldr	r7, [r1, #4]
 800f81c:	42b8      	cmp	r0, r7
 800f81e:	d03e      	beq.n	800f89e <etharp_find_entry+0xca>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800f820:	2a01      	cmp	r2, #1
 800f822:	d034      	beq.n	800f88e <etharp_find_entry+0xba>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800f824:	8a4a      	ldrh	r2, [r1, #18]
 800f826:	454a      	cmp	r2, r9
 800f828:	d3ea      	bcc.n	800f800 <etharp_find_entry+0x2c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f82a:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 800f82c:	4691      	mov	r9, r2
 800f82e:	46e6      	mov	lr, ip
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800f830:	3118      	adds	r1, #24
 800f832:	2b0a      	cmp	r3, #10
 800f834:	d1e8      	bne.n	800f808 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800f836:	46da      	mov	sl, fp
 800f838:	e9dd 7b01 	ldrd	r7, fp, [sp, #4]
 800f83c:	f1bb 0f01 	cmp.w	fp, #1
 800f840:	d172      	bne.n	800f928 <etharp_find_entry+0x154>
 800f842:	2c0a      	cmp	r4, #10
 800f844:	d032      	beq.n	800f8ac <etharp_find_entry+0xd8>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800f846:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800f84a:	46a1      	mov	r9, r4
 800f84c:	ea4f 0844 	mov.w	r8, r4, lsl #1
 800f850:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800f854:	7d1b      	ldrb	r3, [r3, #20]
 800f856:	b133      	cbz	r3, 800f866 <etharp_find_entry+0x92>
 800f858:	4b36      	ldr	r3, [pc, #216]	; (800f934 <etharp_find_entry+0x160>)
 800f85a:	f44f 72c2 	mov.w	r2, #388	; 0x184
 800f85e:	4936      	ldr	r1, [pc, #216]	; (800f938 <etharp_find_entry+0x164>)
 800f860:	4836      	ldr	r0, [pc, #216]	; (800f93c <etharp_find_entry+0x168>)
 800f862:	f001 fd39 	bl	80112d8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800f866:	b12d      	cbz	r5, 800f874 <etharp_find_entry+0xa0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800f868:	eb08 0309 	add.w	r3, r8, r9
 800f86c:	682a      	ldr	r2, [r5, #0]
 800f86e:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800f872:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 800f874:	44c8      	add	r8, r9
 800f876:	2300      	movs	r3, #0
 800f878:	eb06 06c8 	add.w	r6, r6, r8, lsl #3
 800f87c:	8273      	strh	r3, [r6, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800f87e:	60b7      	str	r7, [r6, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 800f880:	4620      	mov	r0, r4
 800f882:	b005      	add	sp, #20
 800f884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 800f888:	2a00      	cmp	r2, #0
 800f88a:	d0b9      	beq.n	800f800 <etharp_find_entry+0x2c>
 800f88c:	e7c3      	b.n	800f816 <etharp_find_entry+0x42>
        if (arp_table[i].q != NULL) {
 800f88e:	680a      	ldr	r2, [r1, #0]
 800f890:	b3a2      	cbz	r2, 800f8fc <etharp_find_entry+0x128>
          if (arp_table[i].ctime >= age_queue) {
 800f892:	8a4a      	ldrh	r2, [r1, #18]
 800f894:	4552      	cmp	r2, sl
 800f896:	d3b3      	bcc.n	800f800 <etharp_find_entry+0x2c>
 800f898:	4692      	mov	sl, r2
 800f89a:	46e0      	mov	r8, ip
 800f89c:	e7b0      	b.n	800f800 <etharp_find_entry+0x2c>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800f89e:	9f01      	ldr	r7, [sp, #4]
 800f8a0:	b117      	cbz	r7, 800f8a8 <etharp_find_entry+0xd4>
 800f8a2:	6888      	ldr	r0, [r1, #8]
 800f8a4:	42b8      	cmp	r0, r7
 800f8a6:	d1bb      	bne.n	800f820 <etharp_find_entry+0x4c>
 800f8a8:	4664      	mov	r4, ip
 800f8aa:	e7e9      	b.n	800f880 <etharp_find_entry+0xac>
    if (old_stable < ARP_TABLE_SIZE) {
 800f8ac:	f1be 0f0a 	cmp.w	lr, #10
 800f8b0:	d02c      	beq.n	800f90c <etharp_find_entry+0x138>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800f8b2:	eb0e 034e 	add.w	r3, lr, lr, lsl #1
 800f8b6:	46f1      	mov	r9, lr
 800f8b8:	ea4f 084e 	mov.w	r8, lr, lsl #1
 800f8bc:	f856 3033 	ldr.w	r3, [r6, r3, lsl #3]
 800f8c0:	b383      	cbz	r3, 800f924 <etharp_find_entry+0x150>
 800f8c2:	464c      	mov	r4, r9
 800f8c4:	4b1b      	ldr	r3, [pc, #108]	; (800f934 <etharp_find_entry+0x160>)
 800f8c6:	f240 126d 	movw	r2, #365	; 0x16d
 800f8ca:	491d      	ldr	r1, [pc, #116]	; (800f940 <etharp_find_entry+0x16c>)
 800f8cc:	481b      	ldr	r0, [pc, #108]	; (800f93c <etharp_find_entry+0x168>)
 800f8ce:	f001 fd03 	bl	80112d8 <iprintf>
  if (arp_table[i].q != NULL) {
 800f8d2:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
 800f8d6:	ea4f 0849 	mov.w	r8, r9, lsl #1
 800f8da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800f8de:	f856 000a 	ldr.w	r0, [r6, sl]
 800f8e2:	b120      	cbz	r0, 800f8ee <etharp_find_entry+0x11a>
    free_etharp_q(arp_table[i].q);
 800f8e4:	f7fb f946 	bl	800ab74 <pbuf_free>
    arp_table[i].q = NULL;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	f846 300a 	str.w	r3, [r6, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800f8ee:	eb08 0309 	add.w	r3, r8, r9
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800f8f8:	751a      	strb	r2, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800f8fa:	e7b4      	b.n	800f866 <etharp_find_entry+0x92>
          if (arp_table[i].ctime >= age_pending) {
 800f8fc:	8a4a      	ldrh	r2, [r1, #18]
 800f8fe:	9803      	ldr	r0, [sp, #12]
 800f900:	4282      	cmp	r2, r0
 800f902:	f4ff af7d 	bcc.w	800f800 <etharp_find_entry+0x2c>
 800f906:	46e3      	mov	fp, ip
 800f908:	9203      	str	r2, [sp, #12]
 800f90a:	e779      	b.n	800f800 <etharp_find_entry+0x2c>
    } else if (old_pending < ARP_TABLE_SIZE) {
 800f90c:	f1ba 0f0a 	cmp.w	sl, #10
 800f910:	d105      	bne.n	800f91e <etharp_find_entry+0x14a>
    } else if (old_queue < ARP_TABLE_SIZE) {
 800f912:	f1b8 0f0a 	cmp.w	r8, #10
 800f916:	d007      	beq.n	800f928 <etharp_find_entry+0x154>
    etharp_free_entry(i);
 800f918:	4644      	mov	r4, r8
 800f91a:	46c1      	mov	r9, r8
 800f91c:	e7d9      	b.n	800f8d2 <etharp_find_entry+0xfe>
 800f91e:	4654      	mov	r4, sl
 800f920:	46d1      	mov	r9, sl
 800f922:	e7d6      	b.n	800f8d2 <etharp_find_entry+0xfe>
 800f924:	4674      	mov	r4, lr
 800f926:	e7e2      	b.n	800f8ee <etharp_find_entry+0x11a>
    return (s16_t)ERR_MEM;
 800f928:	f04f 34ff 	mov.w	r4, #4294967295
 800f92c:	e7a8      	b.n	800f880 <etharp_find_entry+0xac>
 800f92e:	bf00      	nop
 800f930:	240106c0 	.word	0x240106c0
 800f934:	08014aac 	.word	0x08014aac
 800f938:	08014afc 	.word	0x08014afc
 800f93c:	08012578 	.word	0x08012578
 800f940:	08014ae4 	.word	0x08014ae4

0800f944 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800f944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f948:	b082      	sub	sp, #8
 800f94a:	4688      	mov	r8, r1
 800f94c:	4691      	mov	r9, r2
 800f94e:	461f      	mov	r7, r3
 800f950:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f954:	4606      	mov	r6, r0
{
 800f956:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f95a:	2800      	cmp	r0, #0
 800f95c:	d050      	beq.n	800fa00 <etharp_raw+0xbc>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800f95e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f962:	211c      	movs	r1, #28
 800f964:	200e      	movs	r0, #14
 800f966:	f7fb f975 	bl	800ac54 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800f96a:	4605      	mov	r5, r0
 800f96c:	2800      	cmp	r0, #0
 800f96e:	d04f      	beq.n	800fa10 <etharp_raw+0xcc>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f970:	8943      	ldrh	r3, [r0, #10]
 800f972:	2b1b      	cmp	r3, #27
 800f974:	d93c      	bls.n	800f9f0 <etharp_raw+0xac>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800f976:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 800f978:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 800f97a:	f7fa f941 	bl	8009c00 <lwip_htons>
 800f97e:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800f980:	f896 302c 	ldrb.w	r3, [r6, #44]	; 0x2c
 800f984:	2b06      	cmp	r3, #6
 800f986:	d006      	beq.n	800f996 <etharp_raw+0x52>
 800f988:	4b23      	ldr	r3, [pc, #140]	; (800fa18 <etharp_raw+0xd4>)
 800f98a:	f240 4269 	movw	r2, #1129	; 0x469
 800f98e:	4923      	ldr	r1, [pc, #140]	; (800fa1c <etharp_raw+0xd8>)
 800f990:	4823      	ldr	r0, [pc, #140]	; (800fa20 <etharp_raw+0xdc>)
 800f992:	f001 fca1 	bl	80112d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800f996:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f998:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800f99a:	2600      	movs	r6, #0
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f99c:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800f99e:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f9a0:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800f9a2:	88b9      	ldrh	r1, [r7, #4]
 800f9a4:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800f9a6:	f8da 1000 	ldr.w	r1, [sl]
 800f9aa:	f8c4 1012 	str.w	r1, [r4, #18]
 800f9ae:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 800f9b2:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800f9b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f9b6:	6809      	ldr	r1, [r1, #0]
 800f9b8:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800f9bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f9be:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800f9c0:	7026      	strb	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800f9c2:	61a1      	str	r1, [r4, #24]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800f9c4:	2101      	movs	r1, #1
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f9c6:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800f9c8:	7061      	strb	r1, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f9ca:	2108      	movs	r1, #8
 800f9cc:	70a1      	strb	r1, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 800f9ce:	2106      	movs	r1, #6
 800f9d0:	7121      	strb	r1, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800f9d2:	2104      	movs	r1, #4
 800f9d4:	7161      	strb	r1, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f9d6:	f640 0106 	movw	r1, #2054	; 0x806
 800f9da:	9100      	str	r1, [sp, #0]
 800f9dc:	4629      	mov	r1, r5
 800f9de:	f001 fab5 	bl	8010f4c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800f9e2:	4628      	mov	r0, r5
 800f9e4:	f7fb f8c6 	bl	800ab74 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 800f9e8:	4630      	mov	r0, r6
}
 800f9ea:	b002      	add	sp, #8
 800f9ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f9f0:	4b09      	ldr	r3, [pc, #36]	; (800fa18 <etharp_raw+0xd4>)
 800f9f2:	f240 4262 	movw	r2, #1122	; 0x462
 800f9f6:	490b      	ldr	r1, [pc, #44]	; (800fa24 <etharp_raw+0xe0>)
 800f9f8:	4809      	ldr	r0, [pc, #36]	; (800fa20 <etharp_raw+0xdc>)
 800f9fa:	f001 fc6d 	bl	80112d8 <iprintf>
 800f9fe:	e7ba      	b.n	800f976 <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800fa00:	4b05      	ldr	r3, [pc, #20]	; (800fa18 <etharp_raw+0xd4>)
 800fa02:	f240 4257 	movw	r2, #1111	; 0x457
 800fa06:	4908      	ldr	r1, [pc, #32]	; (800fa28 <etharp_raw+0xe4>)
 800fa08:	4805      	ldr	r0, [pc, #20]	; (800fa20 <etharp_raw+0xdc>)
 800fa0a:	f001 fc65 	bl	80112d8 <iprintf>
 800fa0e:	e7a6      	b.n	800f95e <etharp_raw+0x1a>
    return ERR_MEM;
 800fa10:	f04f 30ff 	mov.w	r0, #4294967295
 800fa14:	e7e9      	b.n	800f9ea <etharp_raw+0xa6>
 800fa16:	bf00      	nop
 800fa18:	08014aac 	.word	0x08014aac
 800fa1c:	08014b5c 	.word	0x08014b5c
 800fa20:	08012578 	.word	0x08012578
 800fa24:	08014b28 	.word	0x08014b28
 800fa28:	08012e6c 	.word	0x08012e6c

0800fa2c <etharp_output_to_arp_index>:
{
 800fa2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800fa30:	4f39      	ldr	r7, [pc, #228]	; (800fb18 <etharp_output_to_arp_index+0xec>)
 800fa32:	eb02 0942 	add.w	r9, r2, r2, lsl #1
{
 800fa36:	b084      	sub	sp, #16
 800fa38:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800fa3a:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
{
 800fa3e:	4605      	mov	r5, r0
 800fa40:	460e      	mov	r6, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800fa42:	ea4f 0842 	mov.w	r8, r2, lsl #1
 800fa46:	f899 3014 	ldrb.w	r3, [r9, #20]
 800fa4a:	2b01      	cmp	r3, #1
 800fa4c:	d93d      	bls.n	800faca <etharp_output_to_arp_index+0x9e>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800fa4e:	2b02      	cmp	r3, #2
 800fa50:	d013      	beq.n	800fa7a <etharp_output_to_arp_index+0x4e>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fa52:	f04f 0918 	mov.w	r9, #24
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fa56:	f105 0a26 	add.w	sl, r5, #38	; 0x26
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fa5a:	fb09 7904 	mla	r9, r9, r4, r7
 800fa5e:	f109 090c 	add.w	r9, r9, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800fa62:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800fa66:	464b      	mov	r3, r9
 800fa68:	4652      	mov	r2, sl
 800fa6a:	4631      	mov	r1, r6
 800fa6c:	4628      	mov	r0, r5
 800fa6e:	9400      	str	r4, [sp, #0]
 800fa70:	f001 fa6c 	bl	8010f4c <ethernet_output>
}
 800fa74:	b004      	add	sp, #16
 800fa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800fa7a:	44a0      	add	r8, r4
 800fa7c:	eb07 08c8 	add.w	r8, r7, r8, lsl #3
 800fa80:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 800fa84:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800fa88:	d829      	bhi.n	800fade <etharp_output_to_arp_index+0xb2>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800fa8a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800fa8e:	d3e0      	bcc.n	800fa52 <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fa90:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fa94:	2301      	movs	r3, #1
 800fa96:	f105 0a26 	add.w	sl, r5, #38	; 0x26
 800fa9a:	4628      	mov	r0, r5
 800fa9c:	00e4      	lsls	r4, r4, #3
 800fa9e:	9303      	str	r3, [sp, #12]
 800faa0:	4b1e      	ldr	r3, [pc, #120]	; (800fb1c <etharp_output_to_arp_index+0xf0>)
 800faa2:	4651      	mov	r1, sl
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800faa4:	f104 090c 	add.w	r9, r4, #12
 800faa8:	3404      	adds	r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800faaa:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800faac:	1d2b      	adds	r3, r5, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800faae:	44b9      	add	r9, r7
 800fab0:	4427      	add	r7, r4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fab2:	9300      	str	r3, [sp, #0]
 800fab4:	4653      	mov	r3, sl
 800fab6:	464a      	mov	r2, r9
 800fab8:	9702      	str	r7, [sp, #8]
 800faba:	f7ff ff43 	bl	800f944 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d1cf      	bne.n	800fa62 <etharp_output_to_arp_index+0x36>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800fac2:	2303      	movs	r3, #3
 800fac4:	f888 3014 	strb.w	r3, [r8, #20]
 800fac8:	e7cb      	b.n	800fa62 <etharp_output_to_arp_index+0x36>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800faca:	4b15      	ldr	r3, [pc, #84]	; (800fb20 <etharp_output_to_arp_index+0xf4>)
 800facc:	f240 22ee 	movw	r2, #750	; 0x2ee
 800fad0:	4914      	ldr	r1, [pc, #80]	; (800fb24 <etharp_output_to_arp_index+0xf8>)
 800fad2:	4815      	ldr	r0, [pc, #84]	; (800fb28 <etharp_output_to_arp_index+0xfc>)
 800fad4:	f001 fc00 	bl	80112d8 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800fad8:	f899 3014 	ldrb.w	r3, [r9, #20]
 800fadc:	e7b7      	b.n	800fa4e <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800fade:	eb04 0944 	add.w	r9, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fae2:	2301      	movs	r3, #1
 800fae4:	f105 0a26 	add.w	sl, r5, #38	; 0x26
 800fae8:	4a10      	ldr	r2, [pc, #64]	; (800fb2c <etharp_output_to_arp_index+0x100>)
 800faea:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800faee:	9303      	str	r3, [sp, #12]
 800faf0:	4651      	mov	r1, sl
 800faf2:	4628      	mov	r0, r5
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800faf4:	f109 0304 	add.w	r3, r9, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800faf8:	f109 090c 	add.w	r9, r9, #12
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800fafc:	443b      	add	r3, r7
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800fafe:	44b9      	add	r9, r7
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fb00:	9302      	str	r3, [sp, #8]
 800fb02:	4b06      	ldr	r3, [pc, #24]	; (800fb1c <etharp_output_to_arp_index+0xf0>)
 800fb04:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800fb06:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fb08:	9300      	str	r3, [sp, #0]
 800fb0a:	4653      	mov	r3, sl
 800fb0c:	f7ff ff1a 	bl	800f944 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800fb10:	2800      	cmp	r0, #0
 800fb12:	d0d6      	beq.n	800fac2 <etharp_output_to_arp_index+0x96>
 800fb14:	e7a5      	b.n	800fa62 <etharp_output_to_arp_index+0x36>
 800fb16:	bf00      	nop
 800fb18:	240106c0 	.word	0x240106c0
 800fb1c:	08014f88 	.word	0x08014f88
 800fb20:	08014aac 	.word	0x08014aac
 800fb24:	08014ba0 	.word	0x08014ba0
 800fb28:	08012578 	.word	0x08012578
 800fb2c:	08014f80 	.word	0x08014f80

0800fb30 <etharp_tmr>:
{
 800fb30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb34:	4c20      	ldr	r4, [pc, #128]	; (800fbb8 <etharp_tmr+0x88>)
 800fb36:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fb38:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fb3a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800fbc0 <etharp_tmr+0x90>
 800fb3e:	4f1f      	ldr	r7, [pc, #124]	; (800fbbc <etharp_tmr+0x8c>)
 800fb40:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
 800fb44:	e00c      	b.n	800fb60 <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800fb46:	2a01      	cmp	r2, #1
 800fb48:	d101      	bne.n	800fb4e <etharp_tmr+0x1e>
 800fb4a:	2b04      	cmp	r3, #4
 800fb4c:	d812      	bhi.n	800fb74 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800fb4e:	2a03      	cmp	r2, #3
 800fb50:	d01e      	beq.n	800fb90 <etharp_tmr+0x60>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800fb52:	2a04      	cmp	r2, #4
 800fb54:	d01f      	beq.n	800fb96 <etharp_tmr+0x66>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800fb56:	2a01      	cmp	r2, #1
 800fb58:	d020      	beq.n	800fb9c <etharp_tmr+0x6c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800fb5a:	3418      	adds	r4, #24
 800fb5c:	42ac      	cmp	r4, r5
 800fb5e:	d014      	beq.n	800fb8a <etharp_tmr+0x5a>
    u8_t state = arp_table[i].state;
 800fb60:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 800fb62:	2a00      	cmp	r2, #0
 800fb64:	d0f9      	beq.n	800fb5a <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 800fb66:	89e3      	ldrh	r3, [r4, #14]
 800fb68:	3301      	adds	r3, #1
 800fb6a:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800fb6c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 800fb70:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800fb72:	d3e8      	bcc.n	800fb46 <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 800fb74:	f854 0c04 	ldr.w	r0, [r4, #-4]
 800fb78:	b118      	cbz	r0, 800fb82 <etharp_tmr+0x52>
    free_etharp_q(arp_table[i].q);
 800fb7a:	f7fa fffb 	bl	800ab74 <pbuf_free>
    arp_table[i].q = NULL;
 800fb7e:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fb82:	7426      	strb	r6, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800fb84:	3418      	adds	r4, #24
 800fb86:	42ac      	cmp	r4, r5
 800fb88:	d1ea      	bne.n	800fb60 <etharp_tmr+0x30>
}
 800fb8a:	b004      	add	sp, #16
 800fb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800fb90:	2304      	movs	r3, #4
 800fb92:	7423      	strb	r3, [r4, #16]
 800fb94:	e7e1      	b.n	800fb5a <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 800fb96:	2302      	movs	r3, #2
 800fb98:	7423      	strb	r3, [r4, #16]
 800fb9a:	e7de      	b.n	800fb5a <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800fb9c:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fb9e:	f8cd 8004 	str.w	r8, [sp, #4]
 800fba2:	f100 0326 	add.w	r3, r0, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800fba6:	1d01      	adds	r1, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fba8:	e9cd 4202 	strd	r4, r2, [sp, #8]
 800fbac:	9100      	str	r1, [sp, #0]
 800fbae:	463a      	mov	r2, r7
 800fbb0:	4619      	mov	r1, r3
 800fbb2:	f7ff fec7 	bl	800f944 <etharp_raw>
 800fbb6:	e7d0      	b.n	800fb5a <etharp_tmr+0x2a>
 800fbb8:	240106c4 	.word	0x240106c4
 800fbbc:	08014f80 	.word	0x08014f80
 800fbc0:	08014f88 	.word	0x08014f88

0800fbc4 <etharp_cleanup_netif>:
{
 800fbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc6:	4c0a      	ldr	r4, [pc, #40]	; (800fbf0 <etharp_cleanup_netif+0x2c>)
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fbc8:	2700      	movs	r7, #0
{
 800fbca:	4606      	mov	r6, r0
 800fbcc:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800fbd0:	7d23      	ldrb	r3, [r4, #20]
 800fbd2:	b113      	cbz	r3, 800fbda <etharp_cleanup_netif+0x16>
 800fbd4:	68a3      	ldr	r3, [r4, #8]
 800fbd6:	42b3      	cmp	r3, r6
 800fbd8:	d003      	beq.n	800fbe2 <etharp_cleanup_netif+0x1e>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800fbda:	3418      	adds	r4, #24
 800fbdc:	42ac      	cmp	r4, r5
 800fbde:	d1f7      	bne.n	800fbd0 <etharp_cleanup_netif+0xc>
}
 800fbe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (arp_table[i].q != NULL) {
 800fbe2:	6820      	ldr	r0, [r4, #0]
 800fbe4:	b110      	cbz	r0, 800fbec <etharp_cleanup_netif+0x28>
    free_etharp_q(arp_table[i].q);
 800fbe6:	f7fa ffc5 	bl	800ab74 <pbuf_free>
    arp_table[i].q = NULL;
 800fbea:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800fbec:	7527      	strb	r7, [r4, #20]
}
 800fbee:	e7f4      	b.n	800fbda <etharp_cleanup_netif+0x16>
 800fbf0:	240106c0 	.word	0x240106c0

0800fbf4 <etharp_input>:
{
 800fbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbf8:	460d      	mov	r5, r1
 800fbfa:	b087      	sub	sp, #28
 800fbfc:	4604      	mov	r4, r0
  LWIP_ASSERT_CORE_LOCKED();
 800fbfe:	f7f7 fac7 	bl	8007190 <sys_check_core_locking>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800fc02:	2d00      	cmp	r5, #0
 800fc04:	d07b      	beq.n	800fcfe <etharp_input+0x10a>
  hdr = (struct etharp_hdr *)p->payload;
 800fc06:	6866      	ldr	r6, [r4, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800fc08:	8833      	ldrh	r3, [r6, #0]
 800fc0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fc0e:	d102      	bne.n	800fc16 <etharp_input+0x22>
 800fc10:	7933      	ldrb	r3, [r6, #4]
 800fc12:	2b06      	cmp	r3, #6
 800fc14:	d005      	beq.n	800fc22 <etharp_input+0x2e>
  pbuf_free(p);
 800fc16:	4620      	mov	r0, r4
}
 800fc18:	b007      	add	sp, #28
 800fc1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800fc1e:	f7fa bfa9 	b.w	800ab74 <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800fc22:	7973      	ldrb	r3, [r6, #5]
 800fc24:	2b04      	cmp	r3, #4
 800fc26:	d1f6      	bne.n	800fc16 <etharp_input+0x22>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800fc28:	8873      	ldrh	r3, [r6, #2]
 800fc2a:	2b08      	cmp	r3, #8
 800fc2c:	d1f3      	bne.n	800fc16 <etharp_input+0x22>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800fc2e:	f8d6 a00e 	ldr.w	sl, [r6, #14]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800fc32:	f106 0808 	add.w	r8, r6, #8
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fc36:	686f      	ldr	r7, [r5, #4]
 800fc38:	69b3      	ldr	r3, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800fc3a:	f8cd a014 	str.w	sl, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fc3e:	2f00      	cmp	r7, #0
 800fc40:	d167      	bne.n	800fd12 <etharp_input+0x11e>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800fc42:	f04f 0b02 	mov.w	fp, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800fc46:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 800fc4a:	2b06      	cmp	r3, #6
 800fc4c:	d165      	bne.n	800fd1a <etharp_input+0x126>
  if (ip4_addr_isany(ipaddr) ||
 800fc4e:	f1ba 0f00 	cmp.w	sl, #0
 800fc52:	d03e      	beq.n	800fcd2 <etharp_input+0xde>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800fc54:	4629      	mov	r1, r5
 800fc56:	4650      	mov	r0, sl
 800fc58:	f000 fcae 	bl	80105b8 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 800fc5c:	4681      	mov	r9, r0
 800fc5e:	bbc0      	cbnz	r0, 800fcd2 <etharp_input+0xde>
      ip4_addr_ismulticast(ipaddr)) {
 800fc60:	f00a 0af0 	and.w	sl, sl, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800fc64:	f1ba 0fe0 	cmp.w	sl, #224	; 0xe0
 800fc68:	d033      	beq.n	800fcd2 <etharp_input+0xde>
  i = etharp_find_entry(ipaddr, flags, netif);
 800fc6a:	4659      	mov	r1, fp
 800fc6c:	462a      	mov	r2, r5
 800fc6e:	a805      	add	r0, sp, #20
 800fc70:	f7ff fdb0 	bl	800f7d4 <etharp_find_entry>
  if (i < 0) {
 800fc74:	1e03      	subs	r3, r0, #0
 800fc76:	db2c      	blt.n	800fcd2 <etharp_input+0xde>
    arp_table[i].state = ETHARP_STATE_STABLE;
 800fc78:	492d      	ldr	r1, [pc, #180]	; (800fd30 <etharp_input+0x13c>)
 800fc7a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800fc7e:	2002      	movs	r0, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800fc80:	f04f 0e18 	mov.w	lr, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 800fc84:	eb01 0cc2 	add.w	ip, r1, r2, lsl #3
 800fc88:	00d2      	lsls	r2, r2, #3
 800fc8a:	f88c 0014 	strb.w	r0, [ip, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800fc8e:	200c      	movs	r0, #12
  arp_table[i].netif = netif;
 800fc90:	f8cc 5008 	str.w	r5, [ip, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800fc94:	fb13 030e 	smlabb	r3, r3, lr, r0
 800fc98:	f8d8 0000 	ldr.w	r0, [r8]
 800fc9c:	50c8      	str	r0, [r1, r3]
 800fc9e:	440b      	add	r3, r1
 800fca0:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 800fca4:	8098      	strh	r0, [r3, #4]
  if (arp_table[i].q != NULL) {
 800fca6:	f851 a002 	ldr.w	sl, [r1, r2]
  arp_table[i].ctime = 0;
 800fcaa:	f8ac 9012 	strh.w	r9, [ip, #18]
  if (arp_table[i].q != NULL) {
 800fcae:	f1ba 0f00 	cmp.w	sl, #0
 800fcb2:	d00e      	beq.n	800fcd2 <etharp_input+0xde>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800fcb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
    arp_table[i].q = NULL;
 800fcb8:	f841 9002 	str.w	r9, [r1, r2]
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	f105 0226 	add.w	r2, r5, #38	; 0x26
 800fcc2:	9300      	str	r3, [sp, #0]
 800fcc4:	4651      	mov	r1, sl
 800fcc6:	4643      	mov	r3, r8
 800fcc8:	f001 f940 	bl	8010f4c <ethernet_output>
    pbuf_free(p);
 800fccc:	4650      	mov	r0, sl
 800fcce:	f7fa ff51 	bl	800ab74 <pbuf_free>
  switch (hdr->opcode) {
 800fcd2:	88f3      	ldrh	r3, [r6, #6]
      if (for_us) {
 800fcd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fcd8:	d19d      	bne.n	800fc16 <etharp_input+0x22>
 800fcda:	2f00      	cmp	r7, #0
 800fcdc:	d09b      	beq.n	800fc16 <etharp_input+0x22>
        etharp_raw(netif,
 800fcde:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800fce0:	f105 0326 	add.w	r3, r5, #38	; 0x26
        etharp_raw(netif,
 800fce4:	4642      	mov	r2, r8
 800fce6:	4628      	mov	r0, r5
 800fce8:	9103      	str	r1, [sp, #12]
 800fcea:	a905      	add	r1, sp, #20
 800fcec:	f8cd 8004 	str.w	r8, [sp, #4]
 800fcf0:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800fcf2:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 800fcf4:	9100      	str	r1, [sp, #0]
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	f7ff fe24 	bl	800f944 <etharp_raw>
 800fcfc:	e78b      	b.n	800fc16 <etharp_input+0x22>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800fcfe:	4b0d      	ldr	r3, [pc, #52]	; (800fd34 <etharp_input+0x140>)
 800fd00:	f240 228a 	movw	r2, #650	; 0x28a
 800fd04:	490c      	ldr	r1, [pc, #48]	; (800fd38 <etharp_input+0x144>)
 800fd06:	480d      	ldr	r0, [pc, #52]	; (800fd3c <etharp_input+0x148>)
}
 800fd08:	b007      	add	sp, #28
 800fd0a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800fd0e:	f001 bae3 	b.w	80112d8 <iprintf>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800fd12:	429f      	cmp	r7, r3
 800fd14:	d009      	beq.n	800fd2a <etharp_input+0x136>
 800fd16:	2700      	movs	r7, #0
 800fd18:	e793      	b.n	800fc42 <etharp_input+0x4e>
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800fd1a:	4b06      	ldr	r3, [pc, #24]	; (800fd34 <etharp_input+0x140>)
 800fd1c:	f240 12a9 	movw	r2, #425	; 0x1a9
 800fd20:	4907      	ldr	r1, [pc, #28]	; (800fd40 <etharp_input+0x14c>)
 800fd22:	4806      	ldr	r0, [pc, #24]	; (800fd3c <etharp_input+0x148>)
 800fd24:	f001 fad8 	bl	80112d8 <iprintf>
 800fd28:	e791      	b.n	800fc4e <etharp_input+0x5a>
 800fd2a:	2701      	movs	r7, #1
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800fd2c:	46bb      	mov	fp, r7
 800fd2e:	e78a      	b.n	800fc46 <etharp_input+0x52>
 800fd30:	240106c0 	.word	0x240106c0
 800fd34:	08014aac 	.word	0x08014aac
 800fd38:	08012e6c 	.word	0x08012e6c
 800fd3c:	08012578 	.word	0x08012578
 800fd40:	08014bf0 	.word	0x08014bf0

0800fd44 <etharp_query>:
{
 800fd44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd48:	460e      	mov	r6, r1
 800fd4a:	b085      	sub	sp, #20
 800fd4c:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800fd4e:	4601      	mov	r1, r0
 800fd50:	6830      	ldr	r0, [r6, #0]
{
 800fd52:	4617      	mov	r7, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800fd54:	f000 fc30 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 800fd58:	2800      	cmp	r0, #0
 800fd5a:	f040 8099 	bne.w	800fe90 <etharp_query+0x14c>
      ip4_addr_ismulticast(ipaddr) ||
 800fd5e:	6833      	ldr	r3, [r6, #0]
 800fd60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 800fd64:	2ae0      	cmp	r2, #224	; 0xe0
 800fd66:	f000 8093 	beq.w	800fe90 <etharp_query+0x14c>
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	f000 8090 	beq.w	800fe90 <etharp_query+0x14c>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800fd70:	462a      	mov	r2, r5
 800fd72:	2101      	movs	r1, #1
 800fd74:	4630      	mov	r0, r6
 800fd76:	f7ff fd2d 	bl	800f7d4 <etharp_find_entry>
  if (i_err < 0) {
 800fd7a:	f1b0 0800 	subs.w	r8, r0, #0
 800fd7e:	db4c      	blt.n	800fe1a <etharp_query+0xd6>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800fd80:	f1b8 0f7e 	cmp.w	r8, #126	; 0x7e
 800fd84:	dc41      	bgt.n	800fe0a <etharp_query+0xc6>
  i = (netif_addr_idx_t)i_err;
 800fd86:	fa5f f888 	uxtb.w	r8, r8
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800fd8a:	f8df a144 	ldr.w	sl, [pc, #324]	; 800fed0 <etharp_query+0x18c>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800fd8e:	f105 0426 	add.w	r4, r5, #38	; 0x26
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800fd92:	eb08 0948 	add.w	r9, r8, r8, lsl #1
 800fd96:	ea4f 0b48 	mov.w	fp, r8, lsl #1
 800fd9a:	eb0a 09c9 	add.w	r9, sl, r9, lsl #3
 800fd9e:	f899 3014 	ldrb.w	r3, [r9, #20]
 800fda2:	b14b      	cbz	r3, 800fdb8 <etharp_query+0x74>
  if (is_new_entry || (q == NULL)) {
 800fda4:	2f00      	cmp	r7, #0
 800fda6:	d079      	beq.n	800fe9c <etharp_query+0x158>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800fda8:	2b01      	cmp	r3, #1
  err_t result = ERR_MEM;
 800fdaa:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800fdae:	d81a      	bhi.n	800fde6 <etharp_query+0xa2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800fdb0:	d038      	beq.n	800fe24 <etharp_query+0xe0>
}
 800fdb2:	b005      	add	sp, #20
 800fdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 800fdb8:	2301      	movs	r3, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fdba:	9602      	str	r6, [sp, #8]
    arp_table[i].netif = netif;
 800fdbc:	f8c9 5008 	str.w	r5, [r9, #8]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fdc0:	4621      	mov	r1, r4
 800fdc2:	9303      	str	r3, [sp, #12]
 800fdc4:	4628      	mov	r0, r5
    arp_table[i].state = ETHARP_STATE_PENDING;
 800fdc6:	f889 3014 	strb.w	r3, [r9, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fdca:	4b3b      	ldr	r3, [pc, #236]	; (800feb8 <etharp_query+0x174>)
 800fdcc:	4a3b      	ldr	r2, [pc, #236]	; (800febc <etharp_query+0x178>)
 800fdce:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800fdd0:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fdd2:	9300      	str	r3, [sp, #0]
 800fdd4:	4623      	mov	r3, r4
 800fdd6:	f7ff fdb5 	bl	800f944 <etharp_raw>
    if (q == NULL) {
 800fdda:	2f00      	cmp	r7, #0
 800fddc:	d0e9      	beq.n	800fdb2 <etharp_query+0x6e>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800fdde:	f899 3014 	ldrb.w	r3, [r9, #20]
 800fde2:	2b01      	cmp	r3, #1
 800fde4:	d9e4      	bls.n	800fdb0 <etharp_query+0x6c>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800fde6:	2318      	movs	r3, #24
 800fde8:	4622      	mov	r2, r4
 800fdea:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800fdee:	4639      	mov	r1, r7
 800fdf0:	fb03 a308 	mla	r3, r3, r8, sl
 800fdf4:	4628      	mov	r0, r5
 800fdf6:	9400      	str	r4, [sp, #0]
    ETHARP_SET_ADDRHINT(netif, i);
 800fdf8:	4c31      	ldr	r4, [pc, #196]	; (800fec0 <etharp_query+0x17c>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800fdfa:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 800fdfc:	f884 8000 	strb.w	r8, [r4]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800fe00:	f001 f8a4 	bl	8010f4c <ethernet_output>
}
 800fe04:	b005      	add	sp, #20
 800fe06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800fe0a:	4b2e      	ldr	r3, [pc, #184]	; (800fec4 <etharp_query+0x180>)
 800fe0c:	f240 32c1 	movw	r2, #961	; 0x3c1
 800fe10:	492d      	ldr	r1, [pc, #180]	; (800fec8 <etharp_query+0x184>)
 800fe12:	482e      	ldr	r0, [pc, #184]	; (800fecc <etharp_query+0x188>)
 800fe14:	f001 fa60 	bl	80112d8 <iprintf>
 800fe18:	e7b5      	b.n	800fd86 <etharp_query+0x42>
    return (err_t)i_err;
 800fe1a:	fa4f f088 	sxtb.w	r0, r8
}
 800fe1e:	b005      	add	sp, #20
 800fe20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe24:	463c      	mov	r4, r7
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800fe26:	4d27      	ldr	r5, [pc, #156]	; (800fec4 <etharp_query+0x180>)
 800fe28:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 800fed4 <etharp_query+0x190>
 800fe2c:	4e27      	ldr	r6, [pc, #156]	; (800fecc <etharp_query+0x188>)
 800fe2e:	e004      	b.n	800fe3a <etharp_query+0xf6>
      if (PBUF_NEEDS_COPY(p)) {
 800fe30:	7b23      	ldrb	r3, [r4, #12]
 800fe32:	065a      	lsls	r2, r3, #25
 800fe34:	d412      	bmi.n	800fe5c <etharp_query+0x118>
      p = p->next;
 800fe36:	6824      	ldr	r4, [r4, #0]
    while (p) {
 800fe38:	b334      	cbz	r4, 800fe88 <etharp_query+0x144>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800fe3a:	8962      	ldrh	r2, [r4, #10]
 800fe3c:	8923      	ldrh	r3, [r4, #8]
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	d1f6      	bne.n	800fe30 <etharp_query+0xec>
 800fe42:	6822      	ldr	r2, [r4, #0]
 800fe44:	462b      	mov	r3, r5
 800fe46:	b132      	cbz	r2, 800fe56 <etharp_query+0x112>
 800fe48:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800fe4c:	4649      	mov	r1, r9
 800fe4e:	4630      	mov	r0, r6
 800fe50:	f001 fa42 	bl	80112d8 <iprintf>
 800fe54:	e7ec      	b.n	800fe30 <etharp_query+0xec>
      if (PBUF_NEEDS_COPY(p)) {
 800fe56:	7b23      	ldrb	r3, [r4, #12]
 800fe58:	065b      	lsls	r3, r3, #25
 800fe5a:	d515      	bpl.n	800fe88 <etharp_query+0x144>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800fe5c:	463a      	mov	r2, r7
 800fe5e:	f44f 7120 	mov.w	r1, #640	; 0x280
 800fe62:	200e      	movs	r0, #14
 800fe64:	f7fb f8ce 	bl	800b004 <pbuf_clone>
    if (p != NULL) {
 800fe68:	4607      	mov	r7, r0
 800fe6a:	b1a0      	cbz	r0, 800fe96 <etharp_query+0x152>
      if (arp_table[i].q != NULL) {
 800fe6c:	eb0b 0308 	add.w	r3, fp, r8
 800fe70:	f85a 0033 	ldr.w	r0, [sl, r3, lsl #3]
 800fe74:	b108      	cbz	r0, 800fe7a <etharp_query+0x136>
        pbuf_free(arp_table[i].q);
 800fe76:	f7fa fe7d 	bl	800ab74 <pbuf_free>
      arp_table[i].q = p;
 800fe7a:	44d8      	add	r8, fp
      result = ERR_OK;
 800fe7c:	2000      	movs	r0, #0
      arp_table[i].q = p;
 800fe7e:	f84a 7038 	str.w	r7, [sl, r8, lsl #3]
}
 800fe82:	b005      	add	sp, #20
 800fe84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pbuf_ref(p);
 800fe88:	4638      	mov	r0, r7
 800fe8a:	f7fa fff5 	bl	800ae78 <pbuf_ref>
    if (p != NULL) {
 800fe8e:	e7ed      	b.n	800fe6c <etharp_query+0x128>
    return ERR_ARG;
 800fe90:	f06f 000f 	mvn.w	r0, #15
 800fe94:	e78d      	b.n	800fdb2 <etharp_query+0x6e>
      result = ERR_MEM;
 800fe96:	f04f 30ff 	mov.w	r0, #4294967295
 800fe9a:	e78a      	b.n	800fdb2 <etharp_query+0x6e>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800fe9c:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800fe9e:	2301      	movs	r3, #1
 800fea0:	4f05      	ldr	r7, [pc, #20]	; (800feb8 <etharp_query+0x174>)
 800fea2:	4621      	mov	r1, r4
 800fea4:	4628      	mov	r0, r5
 800fea6:	e9cd 6302 	strd	r6, r3, [sp, #8]
 800feaa:	e9cd 2700 	strd	r2, r7, [sp]
 800feae:	4623      	mov	r3, r4
 800feb0:	4a02      	ldr	r2, [pc, #8]	; (800febc <etharp_query+0x178>)
 800feb2:	f7ff fd47 	bl	800f944 <etharp_raw>
    if (q == NULL) {
 800feb6:	e77c      	b.n	800fdb2 <etharp_query+0x6e>
 800feb8:	08014f88 	.word	0x08014f88
 800febc:	08014f80 	.word	0x08014f80
 800fec0:	240107b0 	.word	0x240107b0
 800fec4:	08014aac 	.word	0x08014aac
 800fec8:	08014c14 	.word	0x08014c14
 800fecc:	08012578 	.word	0x08012578
 800fed0:	240106c0 	.word	0x240106c0
 800fed4:	08014c24 	.word	0x08014c24

0800fed8 <etharp_output>:
{
 800fed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800feda:	4605      	mov	r5, r0
 800fedc:	b085      	sub	sp, #20
 800fede:	460f      	mov	r7, r1
 800fee0:	4616      	mov	r6, r2
  LWIP_ASSERT_CORE_LOCKED();
 800fee2:	f7f7 f955 	bl	8007190 <sys_check_core_locking>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800fee6:	2d00      	cmp	r5, #0
 800fee8:	f000 8081 	beq.w	800ffee <etharp_output+0x116>
  LWIP_ASSERT("q != NULL", q != NULL);
 800feec:	2f00      	cmp	r7, #0
 800feee:	d06d      	beq.n	800ffcc <etharp_output+0xf4>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800fef0:	2e00      	cmp	r6, #0
 800fef2:	d074      	beq.n	800ffde <etharp_output+0x106>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800fef4:	4629      	mov	r1, r5
 800fef6:	6830      	ldr	r0, [r6, #0]
 800fef8:	f000 fb5e 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 800fefc:	2800      	cmp	r0, #0
 800fefe:	d163      	bne.n	800ffc8 <etharp_output+0xf0>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800ff00:	6833      	ldr	r3, [r6, #0]
 800ff02:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ff06:	2ae0      	cmp	r2, #224	; 0xe0
 800ff08:	d039      	beq.n	800ff7e <etharp_output+0xa6>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800ff0a:	686a      	ldr	r2, [r5, #4]
 800ff0c:	68a9      	ldr	r1, [r5, #8]
 800ff0e:	405a      	eors	r2, r3
 800ff10:	420a      	tst	r2, r1
 800ff12:	d009      	beq.n	800ff28 <etharp_output+0x50>
        !ip4_addr_islinklocal(ipaddr)) {
 800ff14:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800ff16:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800ff1a:	4293      	cmp	r3, r2
 800ff1c:	d004      	beq.n	800ff28 <etharp_output+0x50>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800ff1e:	68eb      	ldr	r3, [r5, #12]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d076      	beq.n	8010012 <etharp_output+0x13a>
            dst_addr = netif_ip4_gw(netif);
 800ff24:	f105 060c 	add.w	r6, r5, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800ff28:	f8df c108 	ldr.w	ip, [pc, #264]	; 8010034 <etharp_output+0x15c>
 800ff2c:	4b3a      	ldr	r3, [pc, #232]	; (8010018 <etharp_output+0x140>)
 800ff2e:	f89c 2000 	ldrb.w	r2, [ip]
 800ff32:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800ff36:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800ff3a:	7d19      	ldrb	r1, [r3, #20]
 800ff3c:	2901      	cmp	r1, #1
 800ff3e:	d902      	bls.n	800ff46 <etharp_output+0x6e>
 800ff40:	6899      	ldr	r1, [r3, #8]
 800ff42:	42a9      	cmp	r1, r5
 800ff44:	d05e      	beq.n	8010004 <etharp_output+0x12c>
 800ff46:	4c34      	ldr	r4, [pc, #208]	; (8010018 <etharp_output+0x140>)
{
 800ff48:	2300      	movs	r3, #0
 800ff4a:	e003      	b.n	800ff54 <etharp_output+0x7c>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800ff4c:	2b0a      	cmp	r3, #10
 800ff4e:	f104 0418 	add.w	r4, r4, #24
 800ff52:	d031      	beq.n	800ffb8 <etharp_output+0xe0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800ff54:	7d20      	ldrb	r0, [r4, #20]
 800ff56:	b2da      	uxtb	r2, r3
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800ff58:	3301      	adds	r3, #1
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800ff5a:	2801      	cmp	r0, #1
 800ff5c:	d9f6      	bls.n	800ff4c <etharp_output+0x74>
 800ff5e:	68a1      	ldr	r1, [r4, #8]
 800ff60:	42a9      	cmp	r1, r5
 800ff62:	d1f3      	bne.n	800ff4c <etharp_output+0x74>
          (arp_table[i].netif == netif) &&
 800ff64:	6830      	ldr	r0, [r6, #0]
 800ff66:	6861      	ldr	r1, [r4, #4]
 800ff68:	4288      	cmp	r0, r1
 800ff6a:	d1ef      	bne.n	800ff4c <etharp_output+0x74>
        return etharp_output_to_arp_index(netif, q, i);
 800ff6c:	4639      	mov	r1, r7
 800ff6e:	4628      	mov	r0, r5
        ETHARP_SET_ADDRHINT(netif, i);
 800ff70:	f88c 2000 	strb.w	r2, [ip]
}
 800ff74:	b005      	add	sp, #20
 800ff76:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        return etharp_output_to_arp_index(netif, q, i);
 800ff7a:	f7ff bd57 	b.w	800fa2c <etharp_output_to_arp_index>
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800ff7e:	7873      	ldrb	r3, [r6, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800ff80:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800ff82:	215e      	movs	r1, #94	; 0x5e
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800ff84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800ff88:	f8ad 2008 	strh.w	r2, [sp, #8]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800ff8c:	78f2      	ldrb	r2, [r6, #3]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800ff8e:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800ff92:	78b3      	ldrb	r3, [r6, #2]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800ff94:	f88d 100a 	strb.w	r1, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800ff98:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 800ff9c:	ab02      	add	r3, sp, #8
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800ff9e:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800ffa2:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800ffa6:	f105 0226 	add.w	r2, r5, #38	; 0x26
 800ffaa:	4639      	mov	r1, r7
 800ffac:	4628      	mov	r0, r5
 800ffae:	9400      	str	r4, [sp, #0]
 800ffb0:	f000 ffcc 	bl	8010f4c <ethernet_output>
}
 800ffb4:	b005      	add	sp, #20
 800ffb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return etharp_query(netif, dst_addr, q);
 800ffb8:	463a      	mov	r2, r7
 800ffba:	4631      	mov	r1, r6
 800ffbc:	4628      	mov	r0, r5
}
 800ffbe:	b005      	add	sp, #20
 800ffc0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    return etharp_query(netif, dst_addr, q);
 800ffc4:	f7ff bebe 	b.w	800fd44 <etharp_query>
    dest = (const struct eth_addr *)&ethbroadcast;
 800ffc8:	4b14      	ldr	r3, [pc, #80]	; (801001c <etharp_output+0x144>)
 800ffca:	e7ea      	b.n	800ffa2 <etharp_output+0xca>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ffcc:	4b14      	ldr	r3, [pc, #80]	; (8010020 <etharp_output+0x148>)
 800ffce:	f240 321f 	movw	r2, #799	; 0x31f
 800ffd2:	4914      	ldr	r1, [pc, #80]	; (8010024 <etharp_output+0x14c>)
 800ffd4:	4814      	ldr	r0, [pc, #80]	; (8010028 <etharp_output+0x150>)
 800ffd6:	f001 f97f 	bl	80112d8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800ffda:	2e00      	cmp	r6, #0
 800ffdc:	d18a      	bne.n	800fef4 <etharp_output+0x1c>
 800ffde:	4b10      	ldr	r3, [pc, #64]	; (8010020 <etharp_output+0x148>)
 800ffe0:	f44f 7248 	mov.w	r2, #800	; 0x320
 800ffe4:	4911      	ldr	r1, [pc, #68]	; (801002c <etharp_output+0x154>)
 800ffe6:	4810      	ldr	r0, [pc, #64]	; (8010028 <etharp_output+0x150>)
 800ffe8:	f001 f976 	bl	80112d8 <iprintf>
 800ffec:	e782      	b.n	800fef4 <etharp_output+0x1c>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ffee:	4b0c      	ldr	r3, [pc, #48]	; (8010020 <etharp_output+0x148>)
 800fff0:	f240 321e 	movw	r2, #798	; 0x31e
 800fff4:	490e      	ldr	r1, [pc, #56]	; (8010030 <etharp_output+0x158>)
 800fff6:	480c      	ldr	r0, [pc, #48]	; (8010028 <etharp_output+0x150>)
 800fff8:	f001 f96e 	bl	80112d8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800fffc:	2f00      	cmp	r7, #0
 800fffe:	f47f af77 	bne.w	800fef0 <etharp_output+0x18>
 8010002:	e7e3      	b.n	800ffcc <etharp_output+0xf4>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8010004:	685b      	ldr	r3, [r3, #4]
 8010006:	6831      	ldr	r1, [r6, #0]
 8010008:	4299      	cmp	r1, r3
 801000a:	d19c      	bne.n	800ff46 <etharp_output+0x6e>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801000c:	4639      	mov	r1, r7
 801000e:	4628      	mov	r0, r5
 8010010:	e7b0      	b.n	800ff74 <etharp_output+0x9c>
            return ERR_RTE;
 8010012:	f06f 0003 	mvn.w	r0, #3
 8010016:	e7cd      	b.n	800ffb4 <etharp_output+0xdc>
 8010018:	240106c0 	.word	0x240106c0
 801001c:	08014f80 	.word	0x08014f80
 8010020:	08014aac 	.word	0x08014aac
 8010024:	08014c40 	.word	0x08014c40
 8010028:	08012578 	.word	0x08012578
 801002c:	08014bd0 	.word	0x08014bd0
 8010030:	08012e6c 	.word	0x08012e6c
 8010034:	240107b0 	.word	0x240107b0

08010038 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010038:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801003a:	2301      	movs	r3, #1
{
 801003c:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801003e:	4c07      	ldr	r4, [pc, #28]	; (801005c <etharp_request+0x24>)
 8010040:	4a07      	ldr	r2, [pc, #28]	; (8010060 <etharp_request+0x28>)
 8010042:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010044:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010046:	e9cd 1302 	strd	r1, r3, [sp, #8]
 801004a:	f100 0326 	add.w	r3, r0, #38	; 0x26
 801004e:	9400      	str	r4, [sp, #0]
 8010050:	4619      	mov	r1, r3
 8010052:	f7ff fc77 	bl	800f944 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8010056:	b004      	add	sp, #16
 8010058:	bd10      	pop	{r4, pc}
 801005a:	bf00      	nop
 801005c:	08014f88 	.word	0x08014f88
 8010060:	08014f80 	.word	0x08014f80

08010064 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8010064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010066:	460e      	mov	r6, r1
 8010068:	b087      	sub	sp, #28
 801006a:	4617      	mov	r7, r2
 801006c:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801006e:	2124      	movs	r1, #36	; 0x24
 8010070:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010074:	2022      	movs	r0, #34	; 0x22
 8010076:	f7fa fded 	bl	800ac54 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 801007a:	b3a8      	cbz	r0, 80100e8 <icmp_send_response+0x84>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801007c:	8943      	ldrh	r3, [r0, #10]
 801007e:	4605      	mov	r5, r0
 8010080:	2b23      	cmp	r3, #35	; 0x23
 8010082:	d933      	bls.n	80100ec <icmp_send_response+0x88>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8010084:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8010086:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8010088:	7026      	strb	r6, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 801008a:	2600      	movs	r6, #0
  icmphdr->code = code;
 801008c:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 801008e:	7126      	strb	r6, [r4, #4]
 8010090:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 8010092:	71a6      	strb	r6, [r4, #6]
 8010094:	71e6      	strb	r6, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8010096:	6818      	ldr	r0, [r3, #0]
 8010098:	6859      	ldr	r1, [r3, #4]
 801009a:	689a      	ldr	r2, [r3, #8]
 801009c:	68df      	ldr	r7, [r3, #12]
 801009e:	60a0      	str	r0, [r4, #8]
 80100a0:	6167      	str	r7, [r4, #20]
 80100a2:	60e1      	str	r1, [r4, #12]
 80100a4:	6122      	str	r2, [r4, #16]
 80100a6:	6918      	ldr	r0, [r3, #16]
 80100a8:	6959      	ldr	r1, [r3, #20]
 80100aa:	699a      	ldr	r2, [r3, #24]
 80100ac:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80100ae:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80100b0:	61e1      	str	r1, [r4, #28]
 80100b2:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 80100b4:	68db      	ldr	r3, [r3, #12]
 80100b6:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 80100b8:	f000 f8d6 	bl	8010268 <ip4_route>
#endif
  if (netif != NULL) {
 80100bc:	4607      	mov	r7, r0
 80100be:	b180      	cbz	r0, 80100e2 <icmp_send_response+0x7e>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80100c0:	8969      	ldrh	r1, [r5, #10]
 80100c2:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 80100c4:	70a6      	strb	r6, [r4, #2]
 80100c6:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80100c8:	f7f9 fdda 	bl	8009c80 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80100cc:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80100ce:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80100d0:	aa05      	add	r2, sp, #20
 80100d2:	4631      	mov	r1, r6
 80100d4:	4628      	mov	r0, r5
 80100d6:	9600      	str	r6, [sp, #0]
 80100d8:	e9cd 3701 	strd	r3, r7, [sp, #4]
 80100dc:	23ff      	movs	r3, #255	; 0xff
 80100de:	f000 fa59 	bl	8010594 <ip4_output_if>
  }
  pbuf_free(q);
 80100e2:	4628      	mov	r0, r5
 80100e4:	f7fa fd46 	bl	800ab74 <pbuf_free>
}
 80100e8:	b007      	add	sp, #28
 80100ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80100ec:	4b03      	ldr	r3, [pc, #12]	; (80100fc <icmp_send_response+0x98>)
 80100ee:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80100f2:	4903      	ldr	r1, [pc, #12]	; (8010100 <icmp_send_response+0x9c>)
 80100f4:	4803      	ldr	r0, [pc, #12]	; (8010104 <icmp_send_response+0xa0>)
 80100f6:	f001 f8ef 	bl	80112d8 <iprintf>
 80100fa:	e7c3      	b.n	8010084 <icmp_send_response+0x20>
 80100fc:	08014c4c 	.word	0x08014c4c
 8010100:	08014c84 	.word	0x08014c84
 8010104:	08012578 	.word	0x08012578

08010108 <icmp_input>:
{
 8010108:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 801010c:	4f4c      	ldr	r7, [pc, #304]	; (8010240 <icmp_input+0x138>)
{
 801010e:	b087      	sub	sp, #28
 8010110:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 8010112:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8010116:	f898 4000 	ldrb.w	r4, [r8]
 801011a:	f004 040f 	and.w	r4, r4, #15
 801011e:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8010120:	2c13      	cmp	r4, #19
 8010122:	d913      	bls.n	801014c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 8010124:	8943      	ldrh	r3, [r0, #10]
 8010126:	2b03      	cmp	r3, #3
 8010128:	d910      	bls.n	801014c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 801012a:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 801012c:	781b      	ldrb	r3, [r3, #0]
 801012e:	2b08      	cmp	r3, #8
 8010130:	d10c      	bne.n	801014c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010132:	6978      	ldr	r0, [r7, #20]
 8010134:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8010138:	2be0      	cmp	r3, #224	; 0xe0
 801013a:	d007      	beq.n	801014c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801013c:	460e      	mov	r6, r1
 801013e:	6839      	ldr	r1, [r7, #0]
 8010140:	f000 fa3a 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 8010144:	b910      	cbnz	r0, 801014c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8010146:	892b      	ldrh	r3, [r5, #8]
 8010148:	2b07      	cmp	r3, #7
 801014a:	d805      	bhi.n	8010158 <icmp_input+0x50>
  pbuf_free(p);
 801014c:	4628      	mov	r0, r5
}
 801014e:	b007      	add	sp, #28
 8010150:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 8010154:	f7fa bd0e 	b.w	800ab74 <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8010158:	4628      	mov	r0, r5
 801015a:	f7f9 fd97 	bl	8009c8c <inet_chksum_pbuf>
 801015e:	2800      	cmp	r0, #0
 8010160:	d1f4      	bne.n	801014c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8010162:	f104 010e 	add.w	r1, r4, #14
 8010166:	4628      	mov	r0, r5
 8010168:	9105      	str	r1, [sp, #20]
 801016a:	f7fa fc63 	bl	800aa34 <pbuf_add_header>
 801016e:	9905      	ldr	r1, [sp, #20]
 8010170:	2800      	cmp	r0, #0
 8010172:	d04b      	beq.n	801020c <icmp_input+0x104>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8010174:	892b      	ldrh	r3, [r5, #8]
 8010176:	1919      	adds	r1, r3, r4
 8010178:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 801017a:	428b      	cmp	r3, r1
 801017c:	d8e6      	bhi.n	801014c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801017e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010182:	200e      	movs	r0, #14
 8010184:	f7fa fd66 	bl	800ac54 <pbuf_alloc>
        if (r == NULL) {
 8010188:	4681      	mov	r9, r0
 801018a:	2800      	cmp	r0, #0
 801018c:	d0de      	beq.n	801014c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801018e:	8942      	ldrh	r2, [r0, #10]
 8010190:	f104 0308 	add.w	r3, r4, #8
 8010194:	429a      	cmp	r2, r3
 8010196:	d345      	bcc.n	8010224 <icmp_input+0x11c>
        MEMCPY(r->payload, iphdr_in, hlen);
 8010198:	4641      	mov	r1, r8
 801019a:	4622      	mov	r2, r4
 801019c:	6840      	ldr	r0, [r0, #4]
 801019e:	f001 fa06 	bl	80115ae <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 80101a2:	4621      	mov	r1, r4
 80101a4:	4648      	mov	r0, r9
 80101a6:	f7fa fc79 	bl	800aa9c <pbuf_remove_header>
 80101aa:	2800      	cmp	r0, #0
 80101ac:	d13e      	bne.n	801022c <icmp_input+0x124>
        if (pbuf_copy(r, p) != ERR_OK) {
 80101ae:	4629      	mov	r1, r5
 80101b0:	4648      	mov	r0, r9
 80101b2:	f7fa febb 	bl	800af2c <pbuf_copy>
 80101b6:	2800      	cmp	r0, #0
 80101b8:	d134      	bne.n	8010224 <icmp_input+0x11c>
        pbuf_free(p);
 80101ba:	4628      	mov	r0, r5
 80101bc:	464d      	mov	r5, r9
 80101be:	f7fa fcd9 	bl	800ab74 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 80101c2:	4621      	mov	r1, r4
 80101c4:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 80101c6:	686c      	ldr	r4, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 80101c8:	f7fa fc34 	bl	800aa34 <pbuf_add_header>
 80101cc:	2800      	cmp	r0, #0
 80101ce:	d1bd      	bne.n	801014c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80101d0:	6869      	ldr	r1, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80101d2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	60cb      	str	r3, [r1, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80101da:	693b      	ldr	r3, [r7, #16]
 80101dc:	610b      	str	r3, [r1, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80101de:	8863      	ldrh	r3, [r4, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80101e0:	7020      	strb	r0, [r4, #0]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80101e2:	4628      	mov	r0, r5
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80101e4:	4293      	cmp	r3, r2
        IPH_CHKSUM_SET(iphdr, 0);
 80101e6:	f04f 0200 	mov.w	r2, #0
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80101ea:	bf8c      	ite	hi
 80101ec:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80101ee:	3308      	addls	r3, #8
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	8063      	strh	r3, [r4, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80101f4:	23ff      	movs	r3, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 80101f6:	728a      	strb	r2, [r1, #10]
 80101f8:	72ca      	strb	r2, [r1, #11]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80101fa:	720b      	strb	r3, [r1, #8]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80101fc:	2101      	movs	r1, #1
 80101fe:	9200      	str	r2, [sp, #0]
 8010200:	e9cd 1601 	strd	r1, r6, [sp, #4]
 8010204:	490f      	ldr	r1, [pc, #60]	; (8010244 <icmp_input+0x13c>)
 8010206:	f000 f9c5 	bl	8010594 <ip4_output_if>
  pbuf_free(p);
 801020a:	e79f      	b.n	801014c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801020c:	4628      	mov	r0, r5
 801020e:	f7fa fc45 	bl	800aa9c <pbuf_remove_header>
 8010212:	2800      	cmp	r0, #0
 8010214:	d0d5      	beq.n	80101c2 <icmp_input+0xba>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8010216:	4b0c      	ldr	r3, [pc, #48]	; (8010248 <icmp_input+0x140>)
 8010218:	22c7      	movs	r2, #199	; 0xc7
 801021a:	490c      	ldr	r1, [pc, #48]	; (801024c <icmp_input+0x144>)
 801021c:	480c      	ldr	r0, [pc, #48]	; (8010250 <icmp_input+0x148>)
 801021e:	f001 f85b 	bl	80112d8 <iprintf>
          goto icmperr;
 8010222:	e793      	b.n	801014c <icmp_input+0x44>
          pbuf_free(r);
 8010224:	4648      	mov	r0, r9
 8010226:	f7fa fca5 	bl	800ab74 <pbuf_free>
          goto icmperr;
 801022a:	e78f      	b.n	801014c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801022c:	4b06      	ldr	r3, [pc, #24]	; (8010248 <icmp_input+0x140>)
 801022e:	22b6      	movs	r2, #182	; 0xb6
 8010230:	4908      	ldr	r1, [pc, #32]	; (8010254 <icmp_input+0x14c>)
 8010232:	4807      	ldr	r0, [pc, #28]	; (8010250 <icmp_input+0x148>)
 8010234:	f001 f850 	bl	80112d8 <iprintf>
          pbuf_free(r);
 8010238:	4648      	mov	r0, r9
 801023a:	f7fa fc9b 	bl	800ab74 <pbuf_free>
          goto icmperr;
 801023e:	e785      	b.n	801014c <icmp_input+0x44>
 8010240:	24009b94 	.word	0x24009b94
 8010244:	24009ba8 	.word	0x24009ba8
 8010248:	08014c4c 	.word	0x08014c4c
 801024c:	08014ce8 	.word	0x08014ce8
 8010250:	08012578 	.word	0x08012578
 8010254:	08014cb0 	.word	0x08014cb0

08010258 <icmp_dest_unreach>:
{
 8010258:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 801025a:	2103      	movs	r1, #3
 801025c:	f7ff bf02 	b.w	8010064 <icmp_send_response>

08010260 <icmp_time_exceeded>:
{
 8010260:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8010262:	210b      	movs	r1, #11
 8010264:	f7ff befe 	b.w	8010064 <icmp_send_response>

08010268 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	4604      	mov	r4, r0
#if !LWIP_SINGLE_NETIF
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();
 801026c:	f7f6 ff90 	bl	8007190 <sys_check_core_locking>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8010270:	4b15      	ldr	r3, [pc, #84]	; (80102c8 <ip4_route+0x60>)
 8010272:	6818      	ldr	r0, [r3, #0]
 8010274:	b1a0      	cbz	r0, 80102a0 <ip4_route+0x38>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010276:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 801027a:	07d9      	lsls	r1, r3, #31
 801027c:	d50d      	bpl.n	801029a <ip4_route+0x32>
 801027e:	075a      	lsls	r2, r3, #29
 8010280:	d50b      	bpl.n	801029a <ip4_route+0x32>
 8010282:	6842      	ldr	r2, [r0, #4]
 8010284:	b14a      	cbz	r2, 801029a <ip4_route+0x32>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8010286:	6821      	ldr	r1, [r4, #0]
 8010288:	6885      	ldr	r5, [r0, #8]
 801028a:	404a      	eors	r2, r1
 801028c:	422a      	tst	r2, r5
 801028e:	d016      	beq.n	80102be <ip4_route+0x56>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8010290:	079b      	lsls	r3, r3, #30
 8010292:	d402      	bmi.n	801029a <ip4_route+0x32>
 8010294:	68c3      	ldr	r3, [r0, #12]
 8010296:	4299      	cmp	r1, r3
 8010298:	d011      	beq.n	80102be <ip4_route+0x56>
  NETIF_FOREACH(netif) {
 801029a:	6800      	ldr	r0, [r0, #0]
 801029c:	2800      	cmp	r0, #0
 801029e:	d1ea      	bne.n	8010276 <ip4_route+0xe>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80102a0:	4b0a      	ldr	r3, [pc, #40]	; (80102cc <ip4_route+0x64>)
 80102a2:	6818      	ldr	r0, [r3, #0]
 80102a4:	b158      	cbz	r0, 80102be <ip4_route+0x56>
 80102a6:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80102aa:	f003 0305 	and.w	r3, r3, #5
 80102ae:	2b05      	cmp	r3, #5
 80102b0:	d106      	bne.n	80102c0 <ip4_route+0x58>
 80102b2:	6843      	ldr	r3, [r0, #4]
 80102b4:	b133      	cbz	r3, 80102c4 <ip4_route+0x5c>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80102b6:	7823      	ldrb	r3, [r4, #0]
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80102b8:	2b7f      	cmp	r3, #127	; 0x7f
 80102ba:	bf08      	it	eq
 80102bc:	2000      	moveq	r0, #0
  }

  return netif_default;
}
 80102be:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 80102c0:	2000      	movs	r0, #0
}
 80102c2:	bd38      	pop	{r3, r4, r5, pc}
    return NULL;
 80102c4:	4618      	mov	r0, r3
}
 80102c6:	bd38      	pop	{r3, r4, r5, pc}
 80102c8:	2401064c 	.word	0x2401064c
 80102cc:	24010648 	.word	0x24010648

080102d0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80102d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102d4:	4604      	mov	r4, r0
 80102d6:	460e      	mov	r6, r1
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP */
#if LWIP_RAW
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();
 80102d8:	f7f6 ff5a 	bl	8007190 <sys_check_core_locking>

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80102dc:	6867      	ldr	r7, [r4, #4]
  if (IPH_V(iphdr) != 4) {
 80102de:	783b      	ldrb	r3, [r7, #0]
 80102e0:	091a      	lsrs	r2, r3, #4
 80102e2:	2a04      	cmp	r2, #4
 80102e4:	f040 808d 	bne.w	8010402 <ip4_input+0x132>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80102e8:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80102ec:	8878      	ldrh	r0, [r7, #2]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80102ee:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80102f2:	f7f9 fc85 	bl	8009c00 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80102f6:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80102f8:	464d      	mov	r5, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80102fa:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 80102fc:	4283      	cmp	r3, r0
 80102fe:	f200 8086 	bhi.w	801040e <ip4_input+0x13e>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8010302:	8963      	ldrh	r3, [r4, #10]
 8010304:	42ab      	cmp	r3, r5
 8010306:	d37c      	bcc.n	8010402 <ip4_input+0x132>
 8010308:	8923      	ldrh	r3, [r4, #8]
 801030a:	4543      	cmp	r3, r8
 801030c:	d379      	bcc.n	8010402 <ip4_input+0x132>
 801030e:	2d13      	cmp	r5, #19
 8010310:	d977      	bls.n	8010402 <ip4_input+0x132>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8010312:	693b      	ldr	r3, [r7, #16]
 8010314:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8010488 <ip4_input+0x1b8>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010318:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801031c:	f8c8 3014 	str.w	r3, [r8, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010320:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8010322:	68f8      	ldr	r0, [r7, #12]
 8010324:	f8c8 0010 	str.w	r0, [r8, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8010328:	d076      	beq.n	8010418 <ip4_input+0x148>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801032a:	f896 202d 	ldrb.w	r2, [r6, #45]	; 0x2d
 801032e:	07d2      	lsls	r2, r2, #31
 8010330:	d503      	bpl.n	801033a <ip4_input+0x6a>
 8010332:	6872      	ldr	r2, [r6, #4]
 8010334:	2a00      	cmp	r2, #0
 8010336:	f040 8082 	bne.w	801043e <ip4_input+0x16e>
      netif = NULL;
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801033a:	b2db      	uxtb	r3, r3
 801033c:	2b7f      	cmp	r3, #127	; 0x7f
 801033e:	f000 8088 	beq.w	8010452 <ip4_input+0x182>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8010342:	4b50      	ldr	r3, [pc, #320]	; (8010484 <ip4_input+0x1b4>)
 8010344:	681d      	ldr	r5, [r3, #0]
 8010346:	b92d      	cbnz	r5, 8010354 <ip4_input+0x84>
 8010348:	e083      	b.n	8010452 <ip4_input+0x182>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801034a:	f000 f935 	bl	80105b8 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801034e:	b978      	cbnz	r0, 8010370 <ip4_input+0xa0>
        NETIF_FOREACH(netif) {
 8010350:	682d      	ldr	r5, [r5, #0]
 8010352:	b16d      	cbz	r5, 8010370 <ip4_input+0xa0>
          if (netif == inp) {
 8010354:	42ae      	cmp	r6, r5
 8010356:	d0fb      	beq.n	8010350 <ip4_input+0x80>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8010358:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 801035c:	07db      	lsls	r3, r3, #31
 801035e:	d5f7      	bpl.n	8010350 <ip4_input+0x80>
 8010360:	686b      	ldr	r3, [r5, #4]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d0f4      	beq.n	8010350 <ip4_input+0x80>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8010366:	f8d8 0014 	ldr.w	r0, [r8, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801036a:	4629      	mov	r1, r5
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801036c:	4283      	cmp	r3, r0
 801036e:	d1ec      	bne.n	801034a <ip4_input+0x7a>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8010370:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8010374:	4631      	mov	r1, r6
 8010376:	f000 f91f 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 801037a:	2800      	cmp	r0, #0
 801037c:	d141      	bne.n	8010402 <ip4_input+0x132>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801037e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010382:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8010386:	2be0      	cmp	r3, #224	; 0xe0
 8010388:	d03b      	beq.n	8010402 <ip4_input+0x132>
      return ERR_OK;
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801038a:	b3d5      	cbz	r5, 8010402 <ip4_input+0x132>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801038c:	88fb      	ldrh	r3, [r7, #6]
 801038e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8010392:	2b00      	cmp	r3, #0
 8010394:	d14b      	bne.n	801042e <ip4_input+0x15e>
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8010396:	f8c8 7008 	str.w	r7, [r8, #8]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801039a:	4649      	mov	r1, r9
 801039c:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 801039e:	e9c8 5600 	strd	r5, r6, [r8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80103a2:	783b      	ldrb	r3, [r7, #0]
 80103a4:	f003 030f 	and.w	r3, r3, #15
 80103a8:	009b      	lsls	r3, r3, #2
 80103aa:	f8a8 300c 	strh.w	r3, [r8, #12]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80103ae:	f7fa fb75 	bl	800aa9c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80103b2:	7a7b      	ldrb	r3, [r7, #9]
 80103b4:	2b06      	cmp	r3, #6
 80103b6:	d05a      	beq.n	801046e <ip4_input+0x19e>
 80103b8:	2b11      	cmp	r3, #17
 80103ba:	d053      	beq.n	8010464 <ip4_input+0x194>
 80103bc:	2b01      	cmp	r3, #1
 80103be:	d04c      	beq.n	801045a <ip4_input+0x18a>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80103c0:	4629      	mov	r1, r5
 80103c2:	f8d8 0014 	ldr.w	r0, [r8, #20]
 80103c6:	f000 f8f7 	bl	80105b8 <ip4_addr_isbroadcast_u32>
 80103ca:	b968      	cbnz	r0, 80103e8 <ip4_input+0x118>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80103cc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80103d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80103d4:	2be0      	cmp	r3, #224	; 0xe0
 80103d6:	d007      	beq.n	80103e8 <ip4_input+0x118>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80103d8:	4649      	mov	r1, r9
 80103da:	4620      	mov	r0, r4
 80103dc:	f7fa fb92 	bl	800ab04 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80103e0:	2102      	movs	r1, #2
 80103e2:	4620      	mov	r0, r4
 80103e4:	f7ff ff38 	bl	8010258 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80103e8:	4620      	mov	r0, r4
 80103ea:	f7fa fbc3 	bl	800ab74 <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80103ee:	2300      	movs	r3, #0
  ip_data.current_input_netif = NULL;
 80103f0:	e9c8 3300 	strd	r3, r3, [r8]
  ip_data.current_ip4_header = NULL;
 80103f4:	f8c8 3008 	str.w	r3, [r8, #8]
  ip_data.current_ip_header_tot_len = 0;
 80103f8:	f8a8 300c 	strh.w	r3, [r8, #12]
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());
 80103fc:	e9c8 3304 	strd	r3, r3, [r8, #16]

  return ERR_OK;
 8010400:	e002      	b.n	8010408 <ip4_input+0x138>
    pbuf_free(p);
 8010402:	4620      	mov	r0, r4
 8010404:	f7fa fbb6 	bl	800ab74 <pbuf_free>
}
 8010408:	2000      	movs	r0, #0
 801040a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pbuf_realloc(p, iphdr_len);
 801040e:	4601      	mov	r1, r0
 8010410:	4620      	mov	r0, r4
 8010412:	f7fa fccd 	bl	800adb0 <pbuf_realloc>
 8010416:	e774      	b.n	8010302 <ip4_input+0x32>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8010418:	f896 502d 	ldrb.w	r5, [r6, #45]	; 0x2d
 801041c:	f015 0501 	ands.w	r5, r5, #1
 8010420:	d0a8      	beq.n	8010374 <ip4_input+0xa4>
 8010422:	6873      	ldr	r3, [r6, #4]
 8010424:	2b00      	cmp	r3, #0
 8010426:	bf14      	ite	ne
 8010428:	4635      	movne	r5, r6
 801042a:	2500      	moveq	r5, #0
 801042c:	e7a2      	b.n	8010374 <ip4_input+0xa4>
    p = ip4_reass(p);
 801042e:	4620      	mov	r0, r4
 8010430:	f000 f9ec 	bl	801080c <ip4_reass>
    if (p == NULL) {
 8010434:	4604      	mov	r4, r0
 8010436:	2800      	cmp	r0, #0
 8010438:	d0e6      	beq.n	8010408 <ip4_input+0x138>
    iphdr = (const struct ip_hdr *)p->payload;
 801043a:	6847      	ldr	r7, [r0, #4]
 801043c:	e7ab      	b.n	8010396 <ip4_input+0xc6>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801043e:	4293      	cmp	r3, r2
 8010440:	d01a      	beq.n	8010478 <ip4_input+0x1a8>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8010442:	4618      	mov	r0, r3
 8010444:	4631      	mov	r1, r6
 8010446:	f000 f8b7 	bl	80105b8 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801044a:	b9b8      	cbnz	r0, 801047c <ip4_input+0x1ac>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801044c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8010450:	e773      	b.n	801033a <ip4_input+0x6a>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8010452:	f8d8 0010 	ldr.w	r0, [r8, #16]
      netif = NULL;
 8010456:	2500      	movs	r5, #0
 8010458:	e78c      	b.n	8010374 <ip4_input+0xa4>
        icmp_input(p, inp);
 801045a:	4631      	mov	r1, r6
 801045c:	4620      	mov	r0, r4
 801045e:	f7ff fe53 	bl	8010108 <icmp_input>
        break;
 8010462:	e7c4      	b.n	80103ee <ip4_input+0x11e>
        udp_input(p, inp);
 8010464:	4631      	mov	r1, r6
 8010466:	4620      	mov	r0, r4
 8010468:	f7ff f898 	bl	800f59c <udp_input>
        break;
 801046c:	e7bf      	b.n	80103ee <ip4_input+0x11e>
        tcp_input(p, inp);
 801046e:	4631      	mov	r1, r6
 8010470:	4620      	mov	r0, r4
 8010472:	f7fc ff7d 	bl	800d370 <tcp_input>
        break;
 8010476:	e7ba      	b.n	80103ee <ip4_input+0x11e>
 8010478:	4635      	mov	r5, r6
 801047a:	e77b      	b.n	8010374 <ip4_input+0xa4>
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801047c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8010480:	4635      	mov	r5, r6
 8010482:	e777      	b.n	8010374 <ip4_input+0xa4>
 8010484:	2401064c 	.word	0x2401064c
 8010488:	24009b94 	.word	0x24009b94

0801048c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801048c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010490:	4604      	mov	r4, r0
 8010492:	b083      	sub	sp, #12
 8010494:	4699      	mov	r9, r3
 8010496:	460f      	mov	r7, r1
 8010498:	4616      	mov	r6, r2
 801049a:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
 801049e:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 80104a2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
 80104a6:	f7f6 fe73 	bl	8007190 <sys_check_core_locking>
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80104aa:	7ba3      	ldrb	r3, [r4, #14]
 80104ac:	2b01      	cmp	r3, #1
 80104ae:	d13d      	bne.n	801052c <ip4_output_if_src+0xa0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80104b0:	2e00      	cmp	r6, #0
 80104b2:	d044      	beq.n	801053e <ip4_output_if_src+0xb2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80104b4:	2114      	movs	r1, #20
 80104b6:	4620      	mov	r0, r4
 80104b8:	f7fa fabc 	bl	800aa34 <pbuf_add_header>
 80104bc:	2800      	cmp	r0, #0
 80104be:	d159      	bne.n	8010574 <ip4_output_if_src+0xe8>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80104c0:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 80104c2:	6865      	ldr	r5, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80104c4:	2b13      	cmp	r3, #19
 80104c6:	d942      	bls.n	801054e <ip4_output_if_src+0xc2>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80104c8:	f885 9008 	strb.w	r9, [r5, #8]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80104cc:	2245      	movs	r2, #69	; 0x45
    IPH_PROTO_SET(iphdr, proto);
 80104ce:	f885 b009 	strb.w	fp, [r5, #9]
    ip4_addr_copy(iphdr->dest, *dest);
 80104d2:	6833      	ldr	r3, [r6, #0]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80104d4:	702a      	strb	r2, [r5, #0]
    IPH_TOS_SET(iphdr, tos);
 80104d6:	f885 a001 	strb.w	sl, [r5, #1]
    ip4_addr_copy(iphdr->dest, *dest);
 80104da:	612b      	str	r3, [r5, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80104dc:	8920      	ldrh	r0, [r4, #8]
 80104de:	f7f9 fb8f 	bl	8009c00 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80104e2:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8010590 <ip4_output_if_src+0x104>
    IPH_OFFSET_SET(iphdr, 0);
 80104e6:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80104e8:	8068      	strh	r0, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80104ea:	f8b9 0000 	ldrh.w	r0, [r9]
    IPH_OFFSET_SET(iphdr, 0);
 80104ee:	71ab      	strb	r3, [r5, #6]
 80104f0:	71eb      	strb	r3, [r5, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80104f2:	f7f9 fb85 	bl	8009c00 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80104f6:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80104fa:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 80104fc:	3301      	adds	r3, #1
 80104fe:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 8010502:	b367      	cbz	r7, 801055e <ip4_output_if_src+0xd2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8010504:	683b      	ldr	r3, [r7, #0]
 8010506:	60eb      	str	r3, [r5, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8010508:	2300      	movs	r3, #0
 801050a:	72ab      	strb	r3, [r5, #10]
 801050c:	72eb      	strb	r3, [r5, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801050e:	f8b8 3024 	ldrh.w	r3, [r8, #36]	; 0x24
 8010512:	b113      	cbz	r3, 801051a <ip4_output_if_src+0x8e>
 8010514:	8922      	ldrh	r2, [r4, #8]
 8010516:	429a      	cmp	r2, r3
 8010518:	d824      	bhi.n	8010564 <ip4_output_if_src+0xd8>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801051a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801051e:	4632      	mov	r2, r6
 8010520:	4621      	mov	r1, r4
 8010522:	4640      	mov	r0, r8
 8010524:	4798      	blx	r3
}
 8010526:	b003      	add	sp, #12
 8010528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801052c:	4b13      	ldr	r3, [pc, #76]	; (801057c <ip4_output_if_src+0xf0>)
 801052e:	f44f 7255 	mov.w	r2, #852	; 0x354
 8010532:	4913      	ldr	r1, [pc, #76]	; (8010580 <ip4_output_if_src+0xf4>)
 8010534:	4813      	ldr	r0, [pc, #76]	; (8010584 <ip4_output_if_src+0xf8>)
 8010536:	f000 fecf 	bl	80112d8 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 801053a:	2e00      	cmp	r6, #0
 801053c:	d1ba      	bne.n	80104b4 <ip4_output_if_src+0x28>
    if (p->len < IP_HLEN) {
 801053e:	8963      	ldrh	r3, [r4, #10]
 8010540:	2b13      	cmp	r3, #19
 8010542:	d917      	bls.n	8010574 <ip4_output_if_src+0xe8>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8010544:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 8010546:	ae01      	add	r6, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8010548:	691b      	ldr	r3, [r3, #16]
 801054a:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 801054c:	e7df      	b.n	801050e <ip4_output_if_src+0x82>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801054e:	4b0b      	ldr	r3, [pc, #44]	; (801057c <ip4_output_if_src+0xf0>)
 8010550:	f44f 7262 	mov.w	r2, #904	; 0x388
 8010554:	490c      	ldr	r1, [pc, #48]	; (8010588 <ip4_output_if_src+0xfc>)
 8010556:	480b      	ldr	r0, [pc, #44]	; (8010584 <ip4_output_if_src+0xf8>)
 8010558:	f000 febe 	bl	80112d8 <iprintf>
 801055c:	e7b4      	b.n	80104c8 <ip4_output_if_src+0x3c>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801055e:	4b0b      	ldr	r3, [pc, #44]	; (801058c <ip4_output_if_src+0x100>)
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	e7d0      	b.n	8010506 <ip4_output_if_src+0x7a>
    return ip4_frag(p, netif, dest);
 8010564:	4632      	mov	r2, r6
 8010566:	4641      	mov	r1, r8
 8010568:	4620      	mov	r0, r4
 801056a:	f000 fb83 	bl	8010c74 <ip4_frag>
}
 801056e:	b003      	add	sp, #12
 8010570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 8010574:	f06f 0001 	mvn.w	r0, #1
 8010578:	e7d5      	b.n	8010526 <ip4_output_if_src+0x9a>
 801057a:	bf00      	nop
 801057c:	08014d1c 	.word	0x08014d1c
 8010580:	08014d50 	.word	0x08014d50
 8010584:	08012578 	.word	0x08012578
 8010588:	08014d5c 	.word	0x08014d5c
 801058c:	08014d8c 	.word	0x08014d8c
 8010590:	240107b2 	.word	0x240107b2

08010594 <ip4_output_if>:
{
 8010594:	b4f0      	push	{r4, r5, r6, r7}
 8010596:	9c06      	ldr	r4, [sp, #24]
 8010598:	f89d 5010 	ldrb.w	r5, [sp, #16]
 801059c:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80105a0:	b11a      	cbz	r2, 80105aa <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 80105a2:	b109      	cbz	r1, 80105a8 <ip4_output_if+0x14>
 80105a4:	680f      	ldr	r7, [r1, #0]
 80105a6:	b907      	cbnz	r7, 80105aa <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 80105a8:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80105aa:	9504      	str	r5, [sp, #16]
 80105ac:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 80105b0:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80105b2:	f7ff bf6b 	b.w	801048c <ip4_output_if_src>
 80105b6:	bf00      	nop

080105b8 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80105b8:	1e43      	subs	r3, r0, #1
 80105ba:	3303      	adds	r3, #3
 80105bc:	d814      	bhi.n	80105e8 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80105be:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
 80105c2:	f013 0302 	ands.w	r3, r3, #2
 80105c6:	d00d      	beq.n	80105e4 <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80105c8:	684b      	ldr	r3, [r1, #4]
 80105ca:	4283      	cmp	r3, r0
 80105cc:	d00f      	beq.n	80105ee <ip4_addr_isbroadcast_u32+0x36>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80105ce:	688a      	ldr	r2, [r1, #8]
 80105d0:	4043      	eors	r3, r0
 80105d2:	4213      	tst	r3, r2
 80105d4:	d10b      	bne.n	80105ee <ip4_addr_isbroadcast_u32+0x36>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80105d6:	43d3      	mvns	r3, r2
 80105d8:	ea20 0002 	bic.w	r0, r0, r2
    return 1;
 80105dc:	1ac3      	subs	r3, r0, r3
 80105de:	fab3 f383 	clz	r3, r3
 80105e2:	095b      	lsrs	r3, r3, #5
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
  }
}
 80105e4:	4618      	mov	r0, r3
 80105e6:	4770      	bx	lr
    return 1;
 80105e8:	2301      	movs	r3, #1
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	4770      	bx	lr
    return 0;
 80105ee:	2300      	movs	r3, #0
}
 80105f0:	4618      	mov	r0, r3
 80105f2:	4770      	bx	lr

080105f4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80105f4:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80105f6:	4604      	mov	r4, r0
 80105f8:	b148      	cbz	r0, 801060e <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 80105fa:	6960      	ldr	r0, [r4, #20]
 80105fc:	b108      	cbz	r0, 8010602 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 80105fe:	f7fa fab9 	bl	800ab74 <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 8010602:	4621      	mov	r1, r4
 8010604:	2005      	movs	r0, #5
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 8010606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801060a:	f7f9 beed 	b.w	800a3e8 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801060e:	4b04      	ldr	r3, [pc, #16]	; (8010620 <ipfrag_free_pbuf_custom+0x2c>)
 8010610:	f240 22ce 	movw	r2, #718	; 0x2ce
 8010614:	4903      	ldr	r1, [pc, #12]	; (8010624 <ipfrag_free_pbuf_custom+0x30>)
 8010616:	4804      	ldr	r0, [pc, #16]	; (8010628 <ipfrag_free_pbuf_custom+0x34>)
 8010618:	f000 fe5e 	bl	80112d8 <iprintf>
 801061c:	e7ed      	b.n	80105fa <ipfrag_free_pbuf_custom+0x6>
 801061e:	bf00      	nop
 8010620:	08014d90 	.word	0x08014d90
 8010624:	08014dcc 	.word	0x08014dcc
 8010628:	08012578 	.word	0x08012578

0801062c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801062c:	4281      	cmp	r1, r0
{
 801062e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010632:	4606      	mov	r6, r0
 8010634:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8010636:	d075      	beq.n	8010724 <ip_reass_free_complete_datagram+0xf8>
  if (prev != NULL) {
 8010638:	b147      	cbz	r7, 801064c <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	42b3      	cmp	r3, r6
 801063e:	d005      	beq.n	801064c <ip_reass_free_complete_datagram+0x20>
 8010640:	4b40      	ldr	r3, [pc, #256]	; (8010744 <ip_reass_free_complete_datagram+0x118>)
 8010642:	22ad      	movs	r2, #173	; 0xad
 8010644:	4940      	ldr	r1, [pc, #256]	; (8010748 <ip_reass_free_complete_datagram+0x11c>)
 8010646:	4841      	ldr	r0, [pc, #260]	; (801074c <ip_reass_free_complete_datagram+0x120>)
 8010648:	f000 fe46 	bl	80112d8 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801064c:	6875      	ldr	r5, [r6, #4]
 801064e:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 8010650:	889a      	ldrh	r2, [r3, #4]
 8010652:	2a00      	cmp	r2, #0
 8010654:	d047      	beq.n	80106e6 <ip_reass_free_complete_datagram+0xba>
  u16_t pbufs_freed = 0;
 8010656:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801065a:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 8010744 <ip_reass_free_complete_datagram+0x118>
 801065e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8010764 <ip_reass_free_complete_datagram+0x138>
 8010662:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 801074c <ip_reass_free_complete_datagram+0x120>
 8010666:	e005      	b.n	8010674 <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 8010668:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 801066a:	4625      	mov	r5, r4
    pbuf_free(pcur);
 801066c:	f7fa fa82 	bl	800ab74 <pbuf_free>
  while (p != NULL) {
 8010670:	b1b4      	cbz	r4, 80106a0 <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 8010672:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8010674:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 8010676:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 8010678:	f7fa fbf2 	bl	800ae60 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801067c:	4458      	add	r0, fp
 801067e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8010682:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8010686:	dbef      	blt.n	8010668 <ip_reass_free_complete_datagram+0x3c>
 8010688:	4653      	mov	r3, sl
 801068a:	22cc      	movs	r2, #204	; 0xcc
 801068c:	4649      	mov	r1, r9
 801068e:	4640      	mov	r0, r8
 8010690:	f000 fe22 	bl	80112d8 <iprintf>
    pbuf_free(pcur);
 8010694:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8010696:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8010698:	f7fa fa6c 	bl	800ab74 <pbuf_free>
  while (p != NULL) {
 801069c:	2c00      	cmp	r4, #0
 801069e:	d1e8      	bne.n	8010672 <ip_reass_free_complete_datagram+0x46>
  if (reassdatagrams == ipr) {
 80106a0:	4b2b      	ldr	r3, [pc, #172]	; (8010750 <ip_reass_free_complete_datagram+0x124>)
 80106a2:	681a      	ldr	r2, [r3, #0]
 80106a4:	4296      	cmp	r6, r2
 80106a6:	d03a      	beq.n	801071e <ip_reass_free_complete_datagram+0xf2>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80106a8:	2f00      	cmp	r7, #0
 80106aa:	d042      	beq.n	8010732 <ip_reass_free_complete_datagram+0x106>
    prev->next = ipr->next;
 80106ac:	6833      	ldr	r3, [r6, #0]
 80106ae:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80106b0:	4c28      	ldr	r4, [pc, #160]	; (8010754 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 80106b2:	4631      	mov	r1, r6
 80106b4:	2004      	movs	r0, #4
 80106b6:	f7f9 fe97 	bl	800a3e8 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80106ba:	8823      	ldrh	r3, [r4, #0]
 80106bc:	455b      	cmp	r3, fp
 80106be:	d305      	bcc.n	80106cc <ip_reass_free_complete_datagram+0xa0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80106c0:	eba3 030b 	sub.w	r3, r3, fp
}
 80106c4:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80106c6:	8023      	strh	r3, [r4, #0]
}
 80106c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80106cc:	4b1d      	ldr	r3, [pc, #116]	; (8010744 <ip_reass_free_complete_datagram+0x118>)
 80106ce:	22d2      	movs	r2, #210	; 0xd2
 80106d0:	4921      	ldr	r1, [pc, #132]	; (8010758 <ip_reass_free_complete_datagram+0x12c>)
 80106d2:	481e      	ldr	r0, [pc, #120]	; (801074c <ip_reass_free_complete_datagram+0x120>)
 80106d4:	f000 fe00 	bl	80112d8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80106d8:	8823      	ldrh	r3, [r4, #0]
}
 80106da:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80106dc:	eba3 030b 	sub.w	r3, r3, fp
 80106e0:	8023      	strh	r3, [r4, #0]
}
 80106e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 80106e6:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80106e8:	6930      	ldr	r0, [r6, #16]
 80106ea:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 80106ec:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80106ee:	68f4      	ldr	r4, [r6, #12]
 80106f0:	68b2      	ldr	r2, [r6, #8]
 80106f2:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80106f4:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80106f6:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80106f8:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80106fa:	601a      	str	r2, [r3, #0]
 80106fc:	605c      	str	r4, [r3, #4]
 80106fe:	69b2      	ldr	r2, [r6, #24]
 8010700:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8010702:	f7ff fdad 	bl	8010260 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8010706:	4628      	mov	r0, r5
 8010708:	f7fa fbaa 	bl	800ae60 <pbuf_clen>
 801070c:	4683      	mov	fp, r0
    pbuf_free(p);
 801070e:	4628      	mov	r0, r5
 8010710:	f7fa fa30 	bl	800ab74 <pbuf_free>
  p = ipr->p;
 8010714:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 8010716:	2d00      	cmp	r5, #0
 8010718:	d0c2      	beq.n	80106a0 <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 801071a:	686b      	ldr	r3, [r5, #4]
 801071c:	e79d      	b.n	801065a <ip_reass_free_complete_datagram+0x2e>
    reassdatagrams = ipr->next;
 801071e:	6832      	ldr	r2, [r6, #0]
 8010720:	601a      	str	r2, [r3, #0]
 8010722:	e7c5      	b.n	80106b0 <ip_reass_free_complete_datagram+0x84>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8010724:	4b07      	ldr	r3, [pc, #28]	; (8010744 <ip_reass_free_complete_datagram+0x118>)
 8010726:	22ab      	movs	r2, #171	; 0xab
 8010728:	490c      	ldr	r1, [pc, #48]	; (801075c <ip_reass_free_complete_datagram+0x130>)
 801072a:	4808      	ldr	r0, [pc, #32]	; (801074c <ip_reass_free_complete_datagram+0x120>)
 801072c:	f000 fdd4 	bl	80112d8 <iprintf>
 8010730:	e782      	b.n	8010638 <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8010732:	4b04      	ldr	r3, [pc, #16]	; (8010744 <ip_reass_free_complete_datagram+0x118>)
 8010734:	f240 1245 	movw	r2, #325	; 0x145
 8010738:	4909      	ldr	r1, [pc, #36]	; (8010760 <ip_reass_free_complete_datagram+0x134>)
 801073a:	4804      	ldr	r0, [pc, #16]	; (801074c <ip_reass_free_complete_datagram+0x120>)
 801073c:	f000 fdcc 	bl	80112d8 <iprintf>
 8010740:	e7b4      	b.n	80106ac <ip_reass_free_complete_datagram+0x80>
 8010742:	bf00      	nop
 8010744:	08014d90 	.word	0x08014d90
 8010748:	08014de4 	.word	0x08014de4
 801074c:	08012578 	.word	0x08012578
 8010750:	240107b8 	.word	0x240107b8
 8010754:	240107b4 	.word	0x240107b4
 8010758:	08014e34 	.word	0x08014e34
 801075c:	08014dd8 	.word	0x08014dd8
 8010760:	08014e18 	.word	0x08014e18
 8010764:	08014df8 	.word	0x08014df8

08010768 <ip_reass_remove_oldest_datagram>:
{
 8010768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 801076c:	2700      	movs	r7, #0
 801076e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80107d8 <ip_reass_remove_oldest_datagram+0x70>
{
 8010772:	4605      	mov	r5, r0
 8010774:	460e      	mov	r6, r1
    r = reassdatagrams;
 8010776:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801077a:	b1f3      	cbz	r3, 80107ba <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 801077c:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801077e:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 8010782:	4621      	mov	r1, r4
    prev = NULL;
 8010784:	46a4      	mov	ip, r4
    oldest = NULL;
 8010786:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8010788:	695a      	ldr	r2, [r3, #20]
 801078a:	4572      	cmp	r2, lr
 801078c:	d018      	beq.n	80107c0 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 801078e:	3401      	adds	r4, #1
        if (oldest == NULL) {
 8010790:	b120      	cbz	r0, 801079c <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 8010792:	f893 901f 	ldrb.w	r9, [r3, #31]
 8010796:	7fc2      	ldrb	r2, [r0, #31]
 8010798:	4591      	cmp	r9, r2
 801079a:	d801      	bhi.n	80107a0 <ip_reass_remove_oldest_datagram+0x38>
 801079c:	4661      	mov	r1, ip
 801079e:	4618      	mov	r0, r3
      if (r->next != NULL) {
 80107a0:	681a      	ldr	r2, [r3, #0]
 80107a2:	469c      	mov	ip, r3
 80107a4:	4613      	mov	r3, r2
 80107a6:	2a00      	cmp	r2, #0
 80107a8:	d1ee      	bne.n	8010788 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 80107aa:	b110      	cbz	r0, 80107b2 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80107ac:	f7ff ff3e 	bl	801062c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 80107b0:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80107b2:	42b7      	cmp	r7, r6
 80107b4:	da01      	bge.n	80107ba <ip_reass_remove_oldest_datagram+0x52>
 80107b6:	2c01      	cmp	r4, #1
 80107b8:	dcdd      	bgt.n	8010776 <ip_reass_remove_oldest_datagram+0xe>
}
 80107ba:	4638      	mov	r0, r7
 80107bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80107c0:	699a      	ldr	r2, [r3, #24]
 80107c2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80107c6:	454a      	cmp	r2, r9
 80107c8:	d1e1      	bne.n	801078e <ip_reass_remove_oldest_datagram+0x26>
 80107ca:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80107ce:	88aa      	ldrh	r2, [r5, #4]
 80107d0:	4591      	cmp	r9, r2
 80107d2:	d1dc      	bne.n	801078e <ip_reass_remove_oldest_datagram+0x26>
 80107d4:	e7e4      	b.n	80107a0 <ip_reass_remove_oldest_datagram+0x38>
 80107d6:	bf00      	nop
 80107d8:	240107b8 	.word	0x240107b8

080107dc <ip_reass_tmr>:
{
 80107dc:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80107de:	4b0a      	ldr	r3, [pc, #40]	; (8010808 <ip_reass_tmr+0x2c>)
 80107e0:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 80107e2:	b140      	cbz	r0, 80107f6 <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 80107e4:	2400      	movs	r4, #0
    if (r->timer > 0) {
 80107e6:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 80107e8:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 80107ea:	b12b      	cbz	r3, 80107f8 <ip_reass_tmr+0x1c>
 80107ec:	4604      	mov	r4, r0
      r->timer--;
 80107ee:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 80107f0:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 80107f2:	2800      	cmp	r0, #0
 80107f4:	d1f7      	bne.n	80107e6 <ip_reass_tmr+0xa>
}
 80107f6:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 80107f8:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 80107fa:	4621      	mov	r1, r4
 80107fc:	f7ff ff16 	bl	801062c <ip_reass_free_complete_datagram>
      r = r->next;
 8010800:	4628      	mov	r0, r5
  while (r != NULL) {
 8010802:	2800      	cmp	r0, #0
 8010804:	d1ef      	bne.n	80107e6 <ip_reass_tmr+0xa>
 8010806:	e7f6      	b.n	80107f6 <ip_reass_tmr+0x1a>
 8010808:	240107b8 	.word	0x240107b8

0801080c <ip4_reass>:
{
 801080c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 8010810:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 8010814:	b085      	sub	sp, #20
 8010816:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8010818:	f89a 3000 	ldrb.w	r3, [sl]
 801081c:	f003 030f 	and.w	r3, r3, #15
 8010820:	2b05      	cmp	r3, #5
 8010822:	f040 8089 	bne.w	8010938 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8010826:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 801082a:	f7f9 f9e9 	bl	8009c00 <lwip_htons>
 801082e:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8010830:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 8010834:	f7f9 f9e4 	bl	8009c00 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8010838:	f89a 3000 	ldrb.w	r3, [sl]
 801083c:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8010840:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8010844:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8010848:	d376      	bcc.n	8010938 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 801084a:	1a83      	subs	r3, r0, r2
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801084c:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 8010b38 <ip4_reass+0x32c>
  clen = pbuf_clen(p);
 8010850:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 8010852:	b29b      	uxth	r3, r3
 8010854:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8010856:	f7fa fb03 	bl	800ae60 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801085a:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 801085e:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8010860:	4403      	add	r3, r0
 8010862:	2b0a      	cmp	r3, #10
 8010864:	f300 80e5 	bgt.w	8010a32 <ip4_reass+0x226>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8010868:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8010b3c <ip4_reass+0x330>
 801086c:	f8d9 4000 	ldr.w	r4, [r9]
 8010870:	2c00      	cmp	r4, #0
 8010872:	f000 80ec 	beq.w	8010a4e <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8010876:	f8da 200c 	ldr.w	r2, [sl, #12]
 801087a:	e003      	b.n	8010884 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801087c:	6824      	ldr	r4, [r4, #0]
 801087e:	2c00      	cmp	r4, #0
 8010880:	f000 80e5 	beq.w	8010a4e <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8010884:	6963      	ldr	r3, [r4, #20]
 8010886:	4293      	cmp	r3, r2
 8010888:	d1f8      	bne.n	801087c <ip4_reass+0x70>
 801088a:	f8da 3010 	ldr.w	r3, [sl, #16]
 801088e:	69a1      	ldr	r1, [r4, #24]
 8010890:	4299      	cmp	r1, r3
 8010892:	d1f3      	bne.n	801087c <ip4_reass+0x70>
 8010894:	89a1      	ldrh	r1, [r4, #12]
 8010896:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 801089a:	4299      	cmp	r1, r3
 801089c:	d1ee      	bne.n	801087c <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801089e:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 80108a2:	f7f9 f9ad 	bl	8009c00 <lwip_htons>
 80108a6:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80108aa:	2800      	cmp	r0, #0
 80108ac:	f000 80a9 	beq.w	8010a02 <ip4_reass+0x1f6>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80108b0:	f8ba 3006 	ldrh.w	r3, [sl, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80108b4:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 80108b8:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 80108bc:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 80108c0:	9301      	str	r3, [sp, #4]
 80108c2:	d108      	bne.n	80108d6 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 80108c4:	9b00      	ldr	r3, [sp, #0]
 80108c6:	18f3      	adds	r3, r6, r3
 80108c8:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80108ca:	429e      	cmp	r6, r3
 80108cc:	d812      	bhi.n	80108f4 <ip4_reass+0xe8>
 80108ce:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d80e      	bhi.n	80108f4 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80108d6:	f8d5 a004 	ldr.w	sl, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80108da:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 80108de:	f7f9 f98f 	bl	8009c00 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80108e2:	f89a 3000 	ldrb.w	r3, [sl]
 80108e6:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 80108ea:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 80108ee:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80108f2:	d229      	bcs.n	8010948 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 80108f4:	6866      	ldr	r6, [r4, #4]
 80108f6:	b9fe      	cbnz	r6, 8010938 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80108f8:	f8d9 3000 	ldr.w	r3, [r9]
 80108fc:	42a3      	cmp	r3, r4
 80108fe:	d014      	beq.n	801092a <ip4_reass+0x11e>
 8010900:	4b89      	ldr	r3, [pc, #548]	; (8010b28 <ip4_reass+0x31c>)
 8010902:	f240 22ab 	movw	r2, #683	; 0x2ab
 8010906:	4989      	ldr	r1, [pc, #548]	; (8010b2c <ip4_reass+0x320>)
 8010908:	4889      	ldr	r0, [pc, #548]	; (8010b30 <ip4_reass+0x324>)
 801090a:	f000 fce5 	bl	80112d8 <iprintf>
  if (reassdatagrams == ipr) {
 801090e:	f8d9 3000 	ldr.w	r3, [r9]
 8010912:	429c      	cmp	r4, r3
 8010914:	d009      	beq.n	801092a <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8010916:	4b84      	ldr	r3, [pc, #528]	; (8010b28 <ip4_reass+0x31c>)
 8010918:	f240 1245 	movw	r2, #325	; 0x145
 801091c:	4985      	ldr	r1, [pc, #532]	; (8010b34 <ip4_reass+0x328>)
 801091e:	4884      	ldr	r0, [pc, #528]	; (8010b30 <ip4_reass+0x324>)
 8010920:	f000 fcda 	bl	80112d8 <iprintf>
    prev->next = ipr->next;
 8010924:	6823      	ldr	r3, [r4, #0]
 8010926:	6033      	str	r3, [r6, #0]
 8010928:	deff      	udf	#255	; 0xff
    reassdatagrams = ipr->next;
 801092a:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 801092c:	4621      	mov	r1, r4
 801092e:	2004      	movs	r0, #4
    reassdatagrams = ipr->next;
 8010930:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 8010934:	f7f9 fd58 	bl	800a3e8 <memp_free>
  pbuf_free(p);
 8010938:	4628      	mov	r0, r5
  return NULL;
 801093a:	2600      	movs	r6, #0
  pbuf_free(p);
 801093c:	f7fa f91a 	bl	800ab74 <pbuf_free>
}
 8010940:	4630      	mov	r0, r6
 8010942:	b005      	add	sp, #20
 8010944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 8010948:	1a83      	subs	r3, r0, r2
  offset = IPH_OFFSET_BYTES(fraghdr);
 801094a:	f8ba 0006 	ldrh.w	r0, [sl, #6]
  len = (u16_t)(len - hlen);
 801094e:	fa1f fa83 	uxth.w	sl, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8010952:	f7f9 f955 	bl	8009c00 <lwip_htons>
 8010956:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 801095a:	f8d5 b004 	ldr.w	fp, [r5, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801095e:	00c2      	lsls	r2, r0, #3
  iprh = (struct ip_reass_helper *)new_p->payload;
 8010960:	f8cd b008 	str.w	fp, [sp, #8]
  iprh->end = (u16_t)(offset + len);
 8010964:	eb0a 0302 	add.w	r3, sl, r2
  iprh->start = offset;
 8010968:	f8ab 2004 	strh.w	r2, [fp, #4]
  iprh->end = (u16_t)(offset + len);
 801096c:	f8ab 3006 	strh.w	r3, [fp, #6]
 8010970:	b29b      	uxth	r3, r3
 8010972:	4619      	mov	r1, r3
 8010974:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 8010976:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8010978:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 801097a:	f88b 3000 	strb.w	r3, [fp]
 801097e:	f88b 3001 	strb.w	r3, [fp, #1]
 8010982:	f88b 3002 	strb.w	r3, [fp, #2]
 8010986:	f88b 3003 	strb.w	r3, [fp, #3]
  if (iprh->end < offset) {
 801098a:	d8b3      	bhi.n	80108f4 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 801098c:	6861      	ldr	r1, [r4, #4]
 801098e:	2900      	cmp	r1, #0
 8010990:	f000 80be 	beq.w	8010b10 <ip4_reass+0x304>
  int valid = 1;
 8010994:	f04f 0a01 	mov.w	sl, #1
 8010998:	4694      	mov	ip, r2
 801099a:	e00e      	b.n	80109ba <ip4_reass+0x1ae>
    } else if (iprh->start == iprh_tmp->start) {
 801099c:	d0cc      	beq.n	8010938 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 801099e:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 80109a2:	45f4      	cmp	ip, lr
 80109a4:	d3c8      	bcc.n	8010938 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 80109a6:	b122      	cbz	r2, 80109b2 <ip4_reass+0x1a6>
        if (iprh_prev->end != iprh_tmp->start) {
 80109a8:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 80109aa:	4282      	cmp	r2, r0
 80109ac:	bf18      	it	ne
 80109ae:	f04f 0a00 	movne.w	sl, #0
    q = iprh_tmp->next_pbuf;
 80109b2:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 80109b4:	2900      	cmp	r1, #0
 80109b6:	f000 8084 	beq.w	8010ac2 <ip4_reass+0x2b6>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80109ba:	461a      	mov	r2, r3
 80109bc:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 80109be:	8898      	ldrh	r0, [r3, #4]
 80109c0:	4584      	cmp	ip, r0
 80109c2:	d2eb      	bcs.n	801099c <ip4_reass+0x190>
      iprh->next_pbuf = q;
 80109c4:	4613      	mov	r3, r2
 80109c6:	f8cb 1000 	str.w	r1, [fp]
 80109ca:	4662      	mov	r2, ip
 80109cc:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d060      	beq.n	8010a94 <ip4_reass+0x288>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80109d2:	88db      	ldrh	r3, [r3, #6]
 80109d4:	429a      	cmp	r2, r3
 80109d6:	d3af      	bcc.n	8010938 <ip4_reass+0x12c>
 80109d8:	9903      	ldr	r1, [sp, #12]
 80109da:	4281      	cmp	r1, r0
 80109dc:	d8ac      	bhi.n	8010938 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 80109de:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 80109e0:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 80109e4:	d05b      	beq.n	8010a9e <ip4_reass+0x292>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80109e6:	9b01      	ldr	r3, [sp, #4]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	f000 8084 	beq.w	8010af6 <ip4_reass+0x2ea>
 80109ee:	7fa3      	ldrb	r3, [r4, #30]
 80109f0:	07db      	lsls	r3, r3, #31
 80109f2:	d45c      	bmi.n	8010aae <ip4_reass+0x2a2>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80109f4:	f8b8 3000 	ldrh.w	r3, [r8]
  return NULL;
 80109f8:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80109fa:	443b      	add	r3, r7
 80109fc:	f8a8 3000 	strh.w	r3, [r8]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8010a00:	e79e      	b.n	8010940 <ip4_reass+0x134>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8010a02:	89e0      	ldrh	r0, [r4, #14]
 8010a04:	f7f9 f8fc 	bl	8009c00 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8010a08:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8010a0c:	2800      	cmp	r0, #0
 8010a0e:	f43f af4f 	beq.w	80108b0 <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8010a12:	f8da 3000 	ldr.w	r3, [sl]
 8010a16:	f8da 0004 	ldr.w	r0, [sl, #4]
 8010a1a:	f8da 1008 	ldr.w	r1, [sl, #8]
 8010a1e:	f8da 200c 	ldr.w	r2, [sl, #12]
 8010a22:	60a3      	str	r3, [r4, #8]
 8010a24:	60e0      	str	r0, [r4, #12]
 8010a26:	6121      	str	r1, [r4, #16]
 8010a28:	6162      	str	r2, [r4, #20]
 8010a2a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8010a2e:	61a3      	str	r3, [r4, #24]
 8010a30:	e73e      	b.n	80108b0 <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010a32:	4601      	mov	r1, r0
 8010a34:	4650      	mov	r0, sl
 8010a36:	f7ff fe97 	bl	8010768 <ip_reass_remove_oldest_datagram>
 8010a3a:	2800      	cmp	r0, #0
 8010a3c:	f43f af7c 	beq.w	8010938 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8010a40:	f8b8 3000 	ldrh.w	r3, [r8]
 8010a44:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010a46:	2b0a      	cmp	r3, #10
 8010a48:	f77f af0e 	ble.w	8010868 <ip4_reass+0x5c>
 8010a4c:	e774      	b.n	8010938 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8010a4e:	2004      	movs	r0, #4
 8010a50:	f7f9 fc84 	bl	800a35c <memp_malloc>
  if (ipr == NULL) {
 8010a54:	4604      	mov	r4, r0
 8010a56:	b178      	cbz	r0, 8010a78 <ip4_reass+0x26c>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8010a58:	2300      	movs	r3, #0
 8010a5a:	61e3      	str	r3, [r4, #28]
 8010a5c:	60a3      	str	r3, [r4, #8]
 8010a5e:	60e3      	str	r3, [r4, #12]
 8010a60:	6123      	str	r3, [r4, #16]
 8010a62:	6163      	str	r3, [r4, #20]
 8010a64:	61a3      	str	r3, [r4, #24]
 8010a66:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 8010a68:	f8d9 3000 	ldr.w	r3, [r9]
  reassdatagrams = ipr;
 8010a6c:	f8c9 4000 	str.w	r4, [r9]
  ipr->next = reassdatagrams;
 8010a70:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8010a72:	230f      	movs	r3, #15
 8010a74:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8010a76:	e7cc      	b.n	8010a12 <ip4_reass+0x206>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8010a78:	4639      	mov	r1, r7
 8010a7a:	4650      	mov	r0, sl
 8010a7c:	f7ff fe74 	bl	8010768 <ip_reass_remove_oldest_datagram>
 8010a80:	4287      	cmp	r7, r0
 8010a82:	f73f af59 	bgt.w	8010938 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8010a86:	2004      	movs	r0, #4
 8010a88:	f7f9 fc68 	bl	800a35c <memp_malloc>
    if (ipr == NULL)
 8010a8c:	4604      	mov	r4, r0
 8010a8e:	2800      	cmp	r0, #0
 8010a90:	d1e2      	bne.n	8010a58 <ip4_reass+0x24c>
 8010a92:	e751      	b.n	8010938 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 8010a94:	9b03      	ldr	r3, [sp, #12]
 8010a96:	4283      	cmp	r3, r0
 8010a98:	f63f af4e 	bhi.w	8010938 <ip4_reass+0x12c>
        ipr->p = new_p;
 8010a9c:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8010a9e:	9b01      	ldr	r3, [sp, #4]
 8010aa0:	b19b      	cbz	r3, 8010aca <ip4_reass+0x2be>
 8010aa2:	7fa3      	ldrb	r3, [r4, #30]
 8010aa4:	07d9      	lsls	r1, r3, #31
 8010aa6:	d5a5      	bpl.n	80109f4 <ip4_reass+0x1e8>
    if (valid) {
 8010aa8:	f1ba 0f00 	cmp.w	sl, #0
 8010aac:	d138      	bne.n	8010b20 <ip4_reass+0x314>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8010aae:	f8b8 3000 	ldrh.w	r3, [r8]
 8010ab2:	443b      	add	r3, r7
 8010ab4:	f8a8 3000 	strh.w	r3, [r8]
  return NULL;
 8010ab8:	2600      	movs	r6, #0
}
 8010aba:	4630      	mov	r0, r6
 8010abc:	b005      	add	sp, #20
 8010abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 8010ac2:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 8010ac4:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8010ac6:	d18e      	bne.n	80109e6 <ip4_reass+0x1da>
 8010ac8:	e7e9      	b.n	8010a9e <ip4_reass+0x292>
    if (valid) {
 8010aca:	f1ba 0f00 	cmp.w	sl, #0
 8010ace:	d012      	beq.n	8010af6 <ip4_reass+0x2ea>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8010ad0:	6863      	ldr	r3, [r4, #4]
 8010ad2:	b183      	cbz	r3, 8010af6 <ip4_reass+0x2ea>
 8010ad4:	6859      	ldr	r1, [r3, #4]
 8010ad6:	888b      	ldrh	r3, [r1, #4]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d031      	beq.n	8010b40 <ip4_reass+0x334>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8010adc:	f8b8 3000 	ldrh.w	r3, [r8]
 8010ae0:	443b      	add	r3, r7
 8010ae2:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 8010ae6:	9b01      	ldr	r3, [sp, #4]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d1e5      	bne.n	8010ab8 <ip4_reass+0x2ac>
 8010aec:	e008      	b.n	8010b00 <ip4_reass+0x2f4>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8010aee:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 8010af2:	4659      	mov	r1, fp
 8010af4:	b323      	cbz	r3, 8010b40 <ip4_reass+0x334>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8010af6:	f8b8 3000 	ldrh.w	r3, [r8]
 8010afa:	443b      	add	r3, r7
 8010afc:	f8a8 3000 	strh.w	r3, [r8]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010b00:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8010b02:	9a00      	ldr	r2, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010b04:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8010b08:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010b0a:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8010b0c:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8010b0e:	e7d3      	b.n	8010ab8 <ip4_reass+0x2ac>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8010b10:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 8010b12:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d0ea      	beq.n	8010aee <ip4_reass+0x2e2>
 8010b18:	7fa3      	ldrb	r3, [r4, #30]
 8010b1a:	07da      	lsls	r2, r3, #31
 8010b1c:	f57f af6a 	bpl.w	80109f4 <ip4_reass+0x1e8>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8010b20:	6863      	ldr	r3, [r4, #4]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d0c3      	beq.n	8010aae <ip4_reass+0x2a2>
 8010b26:	e7d5      	b.n	8010ad4 <ip4_reass+0x2c8>
 8010b28:	08014d90 	.word	0x08014d90
 8010b2c:	08014ea8 	.word	0x08014ea8
 8010b30:	08012578 	.word	0x08012578
 8010b34:	08014e18 	.word	0x08014e18
 8010b38:	240107b4 	.word	0x240107b4
 8010b3c:	240107b8 	.word	0x240107b8
        q = iprh->next_pbuf;
 8010b40:	f8db 3000 	ldr.w	r3, [fp]
        while (q != NULL) {
 8010b44:	b153      	cbz	r3, 8010b5c <ip4_reass+0x350>
 8010b46:	9a02      	ldr	r2, [sp, #8]
          iprh = (struct ip_reass_helper *)q->payload;
 8010b48:	4610      	mov	r0, r2
 8010b4a:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8010b4c:	88c0      	ldrh	r0, [r0, #6]
 8010b4e:	8893      	ldrh	r3, [r2, #4]
 8010b50:	4298      	cmp	r0, r3
 8010b52:	d1c3      	bne.n	8010adc <ip4_reass+0x2d0>
          q = iprh->next_pbuf;
 8010b54:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d1f6      	bne.n	8010b48 <ip4_reass+0x33c>
 8010b5a:	9202      	str	r2, [sp, #8]
          LWIP_ASSERT("sanity check",
 8010b5c:	9b02      	ldr	r3, [sp, #8]
 8010b5e:	428b      	cmp	r3, r1
 8010b60:	d110      	bne.n	8010b84 <ip4_reass+0x378>
 8010b62:	4b3e      	ldr	r3, [pc, #248]	; (8010c5c <ip4_reass+0x450>)
 8010b64:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8010b68:	493d      	ldr	r1, [pc, #244]	; (8010c60 <ip4_reass+0x454>)
 8010b6a:	483e      	ldr	r0, [pc, #248]	; (8010c64 <ip4_reass+0x458>)
 8010b6c:	f000 fbb4 	bl	80112d8 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8010b70:	9b02      	ldr	r3, [sp, #8]
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	b133      	cbz	r3, 8010b84 <ip4_reass+0x378>
 8010b76:	4b39      	ldr	r3, [pc, #228]	; (8010c5c <ip4_reass+0x450>)
 8010b78:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8010b7c:	493a      	ldr	r1, [pc, #232]	; (8010c68 <ip4_reass+0x45c>)
 8010b7e:	4839      	ldr	r0, [pc, #228]	; (8010c64 <ip4_reass+0x458>)
 8010b80:	f000 fbaa 	bl	80112d8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8010b84:	f8b8 3000 	ldrh.w	r3, [r8]
 8010b88:	443b      	add	r3, r7
 8010b8a:	f8a8 3000 	strh.w	r3, [r8]
  if (is_last) {
 8010b8e:	9b01      	ldr	r3, [sp, #4]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d156      	bne.n	8010c42 <ip4_reass+0x436>
    u16_t datagram_len = (u16_t)(offset + len);
 8010b94:	9800      	ldr	r0, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010b96:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8010b98:	4430      	add	r0, r6
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010b9a:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8010b9e:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8010ba0:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8010ba2:	83a0      	strh	r0, [r4, #28]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8010ba4:	6863      	ldr	r3, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8010ba6:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8010ba8:	68e5      	ldr	r5, [r4, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8010baa:	685e      	ldr	r6, [r3, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8010bac:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8010bae:	68a3      	ldr	r3, [r4, #8]
 8010bb0:	6921      	ldr	r1, [r4, #16]
 8010bb2:	6962      	ldr	r2, [r4, #20]
 8010bb4:	6075      	str	r5, [r6, #4]
 8010bb6:	60b1      	str	r1, [r6, #8]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8010bb8:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8010bba:	60f2      	str	r2, [r6, #12]
 8010bbc:	6033      	str	r3, [r6, #0]
 8010bbe:	69a3      	ldr	r3, [r4, #24]
 8010bc0:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8010bc2:	f7f9 f81d 	bl	8009c00 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 8010bc6:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8010bc8:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8010bca:	71b3      	strb	r3, [r6, #6]
 8010bcc:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8010bce:	72b3      	strb	r3, [r6, #10]
 8010bd0:	72f3      	strb	r3, [r6, #11]
    p = ipr->p;
 8010bd2:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 8010bd4:	b15d      	cbz	r5, 8010bee <ip4_reass+0x3e2>
      iprh = (struct ip_reass_helper *)r->payload;
 8010bd6:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 8010bd8:	4628      	mov	r0, r5
 8010bda:	2114      	movs	r1, #20
 8010bdc:	f7f9 ff5e 	bl	800aa9c <pbuf_remove_header>
      pbuf_cat(p, r);
 8010be0:	4629      	mov	r1, r5
 8010be2:	4630      	mov	r0, r6
 8010be4:	f7fa f966 	bl	800aeb4 <pbuf_cat>
      r = iprh->next_pbuf;
 8010be8:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 8010bea:	2d00      	cmp	r5, #0
 8010bec:	d1f3      	bne.n	8010bd6 <ip4_reass+0x3ca>
    if (ipr == reassdatagrams) {
 8010bee:	f8d9 5000 	ldr.w	r5, [r9]
 8010bf2:	42a5      	cmp	r5, r4
 8010bf4:	d005      	beq.n	8010c02 <ip4_reass+0x3f6>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8010bf6:	b335      	cbz	r5, 8010c46 <ip4_reass+0x43a>
        if (ipr_prev->next == ipr) {
 8010bf8:	682b      	ldr	r3, [r5, #0]
 8010bfa:	42a3      	cmp	r3, r4
 8010bfc:	d014      	beq.n	8010c28 <ip4_reass+0x41c>
 8010bfe:	461d      	mov	r5, r3
 8010c00:	e7f9      	b.n	8010bf6 <ip4_reass+0x3ea>
    reassdatagrams = ipr->next;
 8010c02:	6823      	ldr	r3, [r4, #0]
 8010c04:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 8010c08:	4621      	mov	r1, r4
 8010c0a:	2004      	movs	r0, #4
 8010c0c:	f7f9 fbec 	bl	800a3e8 <memp_free>
    clen = pbuf_clen(p);
 8010c10:	4630      	mov	r0, r6
 8010c12:	f7fa f925 	bl	800ae60 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8010c16:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 8010c1a:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8010c1c:	4283      	cmp	r3, r0
 8010c1e:	d306      	bcc.n	8010c2e <ip4_reass+0x422>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8010c20:	1b1b      	subs	r3, r3, r4
 8010c22:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 8010c26:	e68b      	b.n	8010940 <ip4_reass+0x134>
    prev->next = ipr->next;
 8010c28:	6823      	ldr	r3, [r4, #0]
 8010c2a:	602b      	str	r3, [r5, #0]
 8010c2c:	e7ec      	b.n	8010c08 <ip4_reass+0x3fc>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8010c2e:	4b0b      	ldr	r3, [pc, #44]	; (8010c5c <ip4_reass+0x450>)
 8010c30:	f240 229b 	movw	r2, #667	; 0x29b
 8010c34:	490d      	ldr	r1, [pc, #52]	; (8010c6c <ip4_reass+0x460>)
 8010c36:	480b      	ldr	r0, [pc, #44]	; (8010c64 <ip4_reass+0x458>)
 8010c38:	f000 fb4e 	bl	80112d8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8010c3c:	f8b8 3000 	ldrh.w	r3, [r8]
 8010c40:	e7ee      	b.n	8010c20 <ip4_reass+0x414>
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8010c42:	8ba0      	ldrh	r0, [r4, #28]
 8010c44:	e7ae      	b.n	8010ba4 <ip4_reass+0x398>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8010c46:	4b05      	ldr	r3, [pc, #20]	; (8010c5c <ip4_reass+0x450>)
 8010c48:	f240 1245 	movw	r2, #325	; 0x145
 8010c4c:	4908      	ldr	r1, [pc, #32]	; (8010c70 <ip4_reass+0x464>)
 8010c4e:	4805      	ldr	r0, [pc, #20]	; (8010c64 <ip4_reass+0x458>)
 8010c50:	f000 fb42 	bl	80112d8 <iprintf>
    prev->next = ipr->next;
 8010c54:	6823      	ldr	r3, [r4, #0]
 8010c56:	602b      	str	r3, [r5, #0]
 8010c58:	deff      	udf	#255	; 0xff
 8010c5a:	bf00      	nop
 8010c5c:	08014d90 	.word	0x08014d90
 8010c60:	08014e58 	.word	0x08014e58
 8010c64:	08012578 	.word	0x08012578
 8010c68:	08014e68 	.word	0x08014e68
 8010c6c:	08014e8c 	.word	0x08014e8c
 8010c70:	08014e18 	.word	0x08014e18

08010c74 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8010c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8010c78:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
{
 8010c7a:	b08f      	sub	sp, #60	; 0x3c
 8010c7c:	4606      	mov	r6, r0
 8010c7e:	920c      	str	r2, [sp, #48]	; 0x30
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8010c80:	f1b3 0214 	subs.w	r2, r3, #20
{
 8010c84:	9109      	str	r1, [sp, #36]	; 0x24
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8010c86:	bf48      	it	mi
 8010c88:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8010c8c:	6843      	ldr	r3, [r0, #4]
 8010c8e:	9304      	str	r3, [sp, #16]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8010c90:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8010c94:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8010c96:	9208      	str	r2, [sp, #32]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8010c98:	f003 030f 	and.w	r3, r3, #15
 8010c9c:	2b05      	cmp	r3, #5
 8010c9e:	ea4f 0583 	mov.w	r5, r3, lsl #2
 8010ca2:	f040 80e5 	bne.w	8010e70 <ip4_frag+0x1fc>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8010ca6:	8943      	ldrh	r3, [r0, #10]
 8010ca8:	2b13      	cmp	r3, #19
 8010caa:	f240 80e4 	bls.w	8010e76 <ip4_frag+0x202>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8010cae:	9b04      	ldr	r3, [sp, #16]
 8010cb0:	88d8      	ldrh	r0, [r3, #6]
 8010cb2:	f7f8 ffa5 	bl	8009c00 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8010cb6:	8933      	ldrh	r3, [r6, #8]
  ofo = tmp & IP_OFFMASK;
 8010cb8:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 8010cbc:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 8010cbe:	9207      	str	r2, [sp, #28]
  mf_set = tmp & IP_MF;
 8010cc0:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 8010cc4:	b29b      	uxth	r3, r3
 8010cc6:	920d      	str	r2, [sp, #52]	; 0x34
 8010cc8:	9305      	str	r3, [sp, #20]

  while (left) {
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	f000 8098 	beq.w	8010e00 <ip4_frag+0x18c>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8010cd0:	9b08      	ldr	r3, [sp, #32]
  u16_t newpbuflen = 0;
 8010cd2:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8010cd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010e98 <ip4_frag+0x224>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8010cd8:	00db      	lsls	r3, r3, #3
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8010cda:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8010ea0 <ip4_frag+0x22c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	930a      	str	r3, [sp, #40]	; 0x28
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8010ce2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010ce6:	2114      	movs	r1, #20
 8010ce8:	200e      	movs	r0, #14
 8010cea:	f7f9 ffb3 	bl	800ac54 <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8010cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cf0:	9a05      	ldr	r2, [sp, #20]
    if (rambuf == NULL) {
 8010cf2:	9003      	str	r0, [sp, #12]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8010cf4:	4293      	cmp	r3, r2
 8010cf6:	bf28      	it	cs
 8010cf8:	4613      	movcs	r3, r2
 8010cfa:	9306      	str	r3, [sp, #24]
    if (rambuf == NULL) {
 8010cfc:	2800      	cmp	r0, #0
 8010cfe:	f000 80b4 	beq.w	8010e6a <ip4_frag+0x1f6>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8010d02:	8943      	ldrh	r3, [r0, #10]
 8010d04:	2b13      	cmp	r3, #19
 8010d06:	f240 808c 	bls.w	8010e22 <ip4_frag+0x1ae>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8010d0a:	9904      	ldr	r1, [sp, #16]
 8010d0c:	9b03      	ldr	r3, [sp, #12]
 8010d0e:	680a      	ldr	r2, [r1, #0]
 8010d10:	685b      	ldr	r3, [r3, #4]
 8010d12:	684f      	ldr	r7, [r1, #4]
 8010d14:	6888      	ldr	r0, [r1, #8]
 8010d16:	68c9      	ldr	r1, [r1, #12]
 8010d18:	605f      	str	r7, [r3, #4]
 8010d1a:	60d9      	str	r1, [r3, #12]
 8010d1c:	9904      	ldr	r1, [sp, #16]
 8010d1e:	601a      	str	r2, [r3, #0]
 8010d20:	6098      	str	r0, [r3, #8]
 8010d22:	690a      	ldr	r2, [r1, #16]
 8010d24:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8010d26:	9b03      	ldr	r3, [sp, #12]
 8010d28:	685b      	ldr	r3, [r3, #4]
 8010d2a:	930b      	str	r3, [sp, #44]	; 0x2c

    left_to_copy = fragsize;
    while (left_to_copy) {
 8010d2c:	9b06      	ldr	r3, [sp, #24]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d034      	beq.n	8010d9c <ip4_frag+0x128>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8010d32:	9302      	str	r3, [sp, #8]
      u16_t plen = (u16_t)(p->len - poff);
 8010d34:	8973      	ldrh	r3, [r6, #10]
 8010d36:	1b5c      	subs	r4, r3, r5
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8010d38:	42ab      	cmp	r3, r5
      u16_t plen = (u16_t)(p->len - poff);
 8010d3a:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8010d3c:	d369      	bcc.n	8010e12 <ip4_frag+0x19e>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8010d3e:	9b02      	ldr	r3, [sp, #8]
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8010d40:	2005      	movs	r0, #5
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8010d42:	429c      	cmp	r4, r3
 8010d44:	bf28      	it	cs
 8010d46:	461c      	movcs	r4, r3
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8010d48:	2c00      	cmp	r4, #0
 8010d4a:	d05b      	beq.n	8010e04 <ip4_frag+0x190>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8010d4c:	f7f9 fb06 	bl	800a35c <memp_malloc>
 8010d50:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8010d52:	2241      	movs	r2, #65	; 0x41
 8010d54:	4621      	mov	r1, r4
 8010d56:	2000      	movs	r0, #0
      if (pcr == NULL) {
 8010d58:	f1bb 0f00 	cmp.w	fp, #0
 8010d5c:	d06c      	beq.n	8010e38 <ip4_frag+0x1c4>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8010d5e:	9401      	str	r4, [sp, #4]
 8010d60:	465b      	mov	r3, fp
 8010d62:	6877      	ldr	r7, [r6, #4]
 8010d64:	eb07 0c05 	add.w	ip, r7, r5
 8010d68:	f8cd c000 	str.w	ip, [sp]
 8010d6c:	f7f9 fe46 	bl	800a9fc <pbuf_alloced_custom>
 8010d70:	4682      	mov	sl, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8010d72:	4630      	mov	r0, r6
      if (newpbuf == NULL) {
 8010d74:	f1ba 0f00 	cmp.w	sl, #0
 8010d78:	d068      	beq.n	8010e4c <ip4_frag+0x1d8>
      pbuf_ref(p);
 8010d7a:	f7fa f87d 	bl	800ae78 <pbuf_ref>
      pcr->original = p;
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8010d7e:	4b43      	ldr	r3, [pc, #268]	; (8010e8c <ip4_frag+0x218>)

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8010d80:	4651      	mov	r1, sl
 8010d82:	9803      	ldr	r0, [sp, #12]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8010d84:	f8cb 3010 	str.w	r3, [fp, #16]
      pcr->original = p;
 8010d88:	f8cb 6014 	str.w	r6, [fp, #20]
      pbuf_cat(rambuf, newpbuf);
 8010d8c:	f7fa f892 	bl	800aeb4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8010d90:	9b02      	ldr	r3, [sp, #8]
 8010d92:	1b1f      	subs	r7, r3, r4
 8010d94:	b2bb      	uxth	r3, r7
 8010d96:	9302      	str	r3, [sp, #8]
      if (left_to_copy) {
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d133      	bne.n	8010e04 <ip4_frag+0x190>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8010d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    poff = (u16_t)(poff + newpbuflen);
 8010d9e:	4425      	add	r5, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8010da0:	9a07      	ldr	r2, [sp, #28]
    last = (left <= netif->mtu - IP_HLEN);
 8010da2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    poff = (u16_t)(poff + newpbuflen);
 8010da4:	b2ad      	uxth	r5, r5
    tmp = (IP_OFFMASK & (ofo));
 8010da6:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 8010daa:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 8010dac:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8010dae:	4293      	cmp	r3, r2
 8010db0:	dd3f      	ble.n	8010e32 <ip4_frag+0x1be>
 8010db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d13c      	bne.n	8010e32 <ip4_frag+0x1be>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8010db8:	f7f8 ff22 	bl	8009c00 <lwip_htons>
 8010dbc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8010dbe:	9b06      	ldr	r3, [sp, #24]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8010dc0:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8010dc2:	f103 0014 	add.w	r0, r3, #20
 8010dc6:	b280      	uxth	r0, r0
 8010dc8:	f7f8 ff1a 	bl	8009c00 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 8010dcc:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8010dce:	8078      	strh	r0, [r7, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8010dd0:	72bb      	strb	r3, [r7, #10]
 8010dd2:	72fb      	strb	r3, [r7, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8010dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010dd6:	9f03      	ldr	r7, [sp, #12]
 8010dd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010dda:	4639      	mov	r1, r7
 8010ddc:	6943      	ldr	r3, [r0, #20]
 8010dde:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8010de0:	4638      	mov	r0, r7
 8010de2:	f7f9 fec7 	bl	800ab74 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8010de6:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 8010dea:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 8010dec:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
    left = (u16_t)(left - fragsize);
 8010df0:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 8010df2:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 8010df4:	9305      	str	r3, [sp, #20]
    ofo = (u16_t)(ofo + nfb);
 8010df6:	b292      	uxth	r2, r2
 8010df8:	9207      	str	r2, [sp, #28]
  while (left) {
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	f47f af71 	bne.w	8010ce2 <ip4_frag+0x6e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8010e00:	2000      	movs	r0, #0
 8010e02:	e020      	b.n	8010e46 <ip4_frag+0x1d2>
        p = p->next;
 8010e04:	6836      	ldr	r6, [r6, #0]
  u16_t newpbuflen = 0;
 8010e06:	2500      	movs	r5, #0
      u16_t plen = (u16_t)(p->len - poff);
 8010e08:	8973      	ldrh	r3, [r6, #10]
 8010e0a:	1b5c      	subs	r4, r3, r5
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8010e0c:	42ab      	cmp	r3, r5
      u16_t plen = (u16_t)(p->len - poff);
 8010e0e:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8010e10:	d295      	bcs.n	8010d3e <ip4_frag+0xca>
 8010e12:	4643      	mov	r3, r8
 8010e14:	f240 322d 	movw	r2, #813	; 0x32d
 8010e18:	491d      	ldr	r1, [pc, #116]	; (8010e90 <ip4_frag+0x21c>)
 8010e1a:	4648      	mov	r0, r9
 8010e1c:	f000 fa5c 	bl	80112d8 <iprintf>
 8010e20:	e78d      	b.n	8010d3e <ip4_frag+0xca>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8010e22:	4643      	mov	r3, r8
 8010e24:	f44f 7249 	mov.w	r2, #804	; 0x324
 8010e28:	491a      	ldr	r1, [pc, #104]	; (8010e94 <ip4_frag+0x220>)
 8010e2a:	4648      	mov	r0, r9
 8010e2c:	f000 fa54 	bl	80112d8 <iprintf>
 8010e30:	e76b      	b.n	8010d0a <ip4_frag+0x96>
      tmp = tmp | IP_MF;
 8010e32:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8010e36:	e7bf      	b.n	8010db8 <ip4_frag+0x144>
        pbuf_free(rambuf);
 8010e38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010e3c:	4658      	mov	r0, fp
 8010e3e:	f7f9 fe99 	bl	800ab74 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8010e42:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010e46:	b00f      	add	sp, #60	; 0x3c
 8010e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memp_free(MEMP_FRAG_PBUF, p);
 8010e4c:	46da      	mov	sl, fp
 8010e4e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010e52:	2005      	movs	r0, #5
 8010e54:	4651      	mov	r1, sl
 8010e56:	f7f9 fac7 	bl	800a3e8 <memp_free>
        pbuf_free(rambuf);
 8010e5a:	4658      	mov	r0, fp
 8010e5c:	f7f9 fe8a 	bl	800ab74 <pbuf_free>
  return ERR_MEM;
 8010e60:	f04f 30ff 	mov.w	r0, #4294967295
}
 8010e64:	b00f      	add	sp, #60	; 0x3c
 8010e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_MEM;
 8010e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8010e6e:	e7ea      	b.n	8010e46 <ip4_frag+0x1d2>
    return ERR_VAL;
 8010e70:	f06f 0005 	mvn.w	r0, #5
 8010e74:	e7e7      	b.n	8010e46 <ip4_frag+0x1d2>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8010e76:	4b08      	ldr	r3, [pc, #32]	; (8010e98 <ip4_frag+0x224>)
 8010e78:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8010e7c:	4907      	ldr	r1, [pc, #28]	; (8010e9c <ip4_frag+0x228>)
 8010e7e:	4808      	ldr	r0, [pc, #32]	; (8010ea0 <ip4_frag+0x22c>)
 8010e80:	f000 fa2a 	bl	80112d8 <iprintf>
 8010e84:	f06f 0005 	mvn.w	r0, #5
 8010e88:	e7dd      	b.n	8010e46 <ip4_frag+0x1d2>
 8010e8a:	bf00      	nop
 8010e8c:	080105f5 	.word	0x080105f5
 8010e90:	08014f04 	.word	0x08014f04
 8010e94:	08014ee4 	.word	0x08014ee4
 8010e98:	08014d90 	.word	0x08014d90
 8010e9c:	08014ec8 	.word	0x08014ec8
 8010ea0:	08012578 	.word	0x08012578

08010ea4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010ea4:	b570      	push	{r4, r5, r6, lr}
 8010ea6:	4604      	mov	r4, r0
 8010ea8:	460d      	mov	r5, r1
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();
 8010eaa:	f7f6 f971 	bl	8007190 <sys_check_core_locking>

  if (p->len <= SIZEOF_ETH_HDR) {
 8010eae:	8963      	ldrh	r3, [r4, #10]
 8010eb0:	2b0e      	cmp	r3, #14
 8010eb2:	d91a      	bls.n	8010eea <ethernet_input+0x46>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8010eb4:	7be3      	ldrb	r3, [r4, #15]
 8010eb6:	b91b      	cbnz	r3, 8010ec0 <ethernet_input+0x1c>
    p->if_idx = netif_get_index(netif);
 8010eb8:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8010ebc:	3301      	adds	r3, #1
 8010ebe:	73e3      	strb	r3, [r4, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8010ec0:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010ec2:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8010ec4:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8010ec6:	07d9      	lsls	r1, r3, #31
 8010ec8:	d50a      	bpl.n	8010ee0 <ethernet_input+0x3c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8010eca:	2b01      	cmp	r3, #1
 8010ecc:	d030      	beq.n	8010f30 <ethernet_input+0x8c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8010ece:	2206      	movs	r2, #6
 8010ed0:	491d      	ldr	r1, [pc, #116]	; (8010f48 <ethernet_input+0xa4>)
 8010ed2:	f000 fa76 	bl	80113c2 <memcmp>
 8010ed6:	b918      	cbnz	r0, 8010ee0 <ethernet_input+0x3c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8010ed8:	7b63      	ldrb	r3, [r4, #13]
 8010eda:	f043 0308 	orr.w	r3, r3, #8
 8010ede:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8010ee0:	2e08      	cmp	r6, #8
 8010ee2:	d016      	beq.n	8010f12 <ethernet_input+0x6e>
 8010ee4:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 8010ee8:	d004      	beq.n	8010ef4 <ethernet_input+0x50>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8010eea:	4620      	mov	r0, r4
 8010eec:	f7f9 fe42 	bl	800ab74 <pbuf_free>
  return ERR_OK;
}
 8010ef0:	2000      	movs	r0, #0
 8010ef2:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010ef4:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8010ef8:	071b      	lsls	r3, r3, #28
 8010efa:	d5f6      	bpl.n	8010eea <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010efc:	210e      	movs	r1, #14
 8010efe:	4620      	mov	r0, r4
 8010f00:	f7f9 fdcc 	bl	800aa9c <pbuf_remove_header>
 8010f04:	2800      	cmp	r0, #0
 8010f06:	d1f0      	bne.n	8010eea <ethernet_input+0x46>
        etharp_input(p, netif);
 8010f08:	4629      	mov	r1, r5
 8010f0a:	4620      	mov	r0, r4
 8010f0c:	f7fe fe72 	bl	800fbf4 <etharp_input>
      break;
 8010f10:	e7ee      	b.n	8010ef0 <ethernet_input+0x4c>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010f12:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8010f16:	071a      	lsls	r2, r3, #28
 8010f18:	d5e7      	bpl.n	8010eea <ethernet_input+0x46>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8010f1a:	210e      	movs	r1, #14
 8010f1c:	4620      	mov	r0, r4
 8010f1e:	f7f9 fdbd 	bl	800aa9c <pbuf_remove_header>
 8010f22:	2800      	cmp	r0, #0
 8010f24:	d1e1      	bne.n	8010eea <ethernet_input+0x46>
        ip4_input(p, netif);
 8010f26:	4629      	mov	r1, r5
 8010f28:	4620      	mov	r0, r4
 8010f2a:	f7ff f9d1 	bl	80102d0 <ip4_input>
      break;
 8010f2e:	e7df      	b.n	8010ef0 <ethernet_input+0x4c>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010f30:	7843      	ldrb	r3, [r0, #1]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d1d4      	bne.n	8010ee0 <ethernet_input+0x3c>
 8010f36:	7883      	ldrb	r3, [r0, #2]
 8010f38:	2b5e      	cmp	r3, #94	; 0x5e
 8010f3a:	d1d1      	bne.n	8010ee0 <ethernet_input+0x3c>
        p->flags |= PBUF_FLAG_LLMCAST;
 8010f3c:	7b63      	ldrb	r3, [r4, #13]
 8010f3e:	f043 0310 	orr.w	r3, r3, #16
 8010f42:	7363      	strb	r3, [r4, #13]
 8010f44:	e7cc      	b.n	8010ee0 <ethernet_input+0x3c>
 8010f46:	bf00      	nop
 8010f48:	08014f80 	.word	0x08014f80

08010f4c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8010f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f50:	460c      	mov	r4, r1
 8010f52:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010f54:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8010f58:	4616      	mov	r6, r2
 8010f5a:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8010f5c:	f7f8 fe50 	bl	8009c00 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8010f60:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8010f62:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8010f64:	4620      	mov	r0, r4
 8010f66:	f7f9 fd65 	bl	800aa34 <pbuf_add_header>
 8010f6a:	b9f0      	cbnz	r0, 8010faa <ethernet_output+0x5e>
      goto pbuf_header_failed;
    }
  }

  LWIP_ASSERT_CORE_LOCKED();
 8010f6c:	f7f6 f910 	bl	8007190 <sys_check_core_locking>

  ethhdr = (struct eth_hdr *)p->payload;
 8010f70:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8010f72:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	600b      	str	r3, [r1, #0]
 8010f7a:	88bb      	ldrh	r3, [r7, #4]
 8010f7c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8010f7e:	6833      	ldr	r3, [r6, #0]
 8010f80:	f8c1 3006 	str.w	r3, [r1, #6]
 8010f84:	88b3      	ldrh	r3, [r6, #4]
 8010f86:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010f88:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8010f8c:	2b06      	cmp	r3, #6
 8010f8e:	d006      	beq.n	8010f9e <ethernet_output+0x52>
 8010f90:	4b08      	ldr	r3, [pc, #32]	; (8010fb4 <ethernet_output+0x68>)
 8010f92:	f44f 7299 	mov.w	r2, #306	; 0x132
 8010f96:	4908      	ldr	r1, [pc, #32]	; (8010fb8 <ethernet_output+0x6c>)
 8010f98:	4808      	ldr	r0, [pc, #32]	; (8010fbc <ethernet_output+0x70>)
 8010f9a:	f000 f99d 	bl	80112d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010f9e:	69ab      	ldr	r3, [r5, #24]
 8010fa0:	4621      	mov	r1, r4
 8010fa2:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8010fa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8010fa8:	4718      	bx	r3
}
 8010faa:	f06f 0001 	mvn.w	r0, #1
 8010fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fb2:	bf00      	nop
 8010fb4:	08014f14 	.word	0x08014f14
 8010fb8:	08014f4c 	.word	0x08014f4c
 8010fbc:	08012578 	.word	0x08012578

08010fc0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8010fc0:	460b      	mov	r3, r1
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	2104      	movs	r1, #4
{
 8010fc6:	b510      	push	{r4, lr}
 8010fc8:	4604      	mov	r4, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f7f6 faee 	bl	80075ac <osMessageQueueNew>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8010fd0:	fab0 f380 	clz	r3, r0
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8010fd4:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 8010fd6:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 8010fd8:	4258      	negs	r0, r3
 8010fda:	bd10      	pop	{r4, pc}

08010fdc <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8010fdc:	b500      	push	{lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8010fde:	2300      	movs	r3, #0
{
 8010fe0:	b083      	sub	sp, #12
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8010fe2:	6800      	ldr	r0, [r0, #0]
{
 8010fe4:	9101      	str	r1, [sp, #4]
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8010fe6:	461a      	mov	r2, r3
 8010fe8:	a901      	add	r1, sp, #4
 8010fea:	f7f6 fb1d 	bl	8007628 <osMessageQueuePut>
 8010fee:	3800      	subs	r0, #0
 8010ff0:	bf18      	it	ne
 8010ff2:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8010ff4:	4240      	negs	r0, r0
 8010ff6:	b003      	add	sp, #12
 8010ff8:	f85d fb04 	ldr.w	pc, [sp], #4

08010ffc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8010ffc:	b570      	push	{r4, r5, r6, lr}
 8010ffe:	4615      	mov	r5, r2
 8011000:	b082      	sub	sp, #8
 8011002:	4606      	mov	r6, r0
 8011004:	9101      	str	r1, [sp, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8011006:	f7f6 f937 	bl	8007278 <osKernelGetTickCount>
#endif
  if(timeout != 0)
 801100a:	9901      	ldr	r1, [sp, #4]
  uint32_t starttime = osKernelGetTickCount();
 801100c:	4604      	mov	r4, r0
  if(timeout != 0)
 801100e:	b14d      	cbz	r5, 8011024 <sys_arch_mbox_fetch+0x28>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8011010:	462b      	mov	r3, r5
 8011012:	2200      	movs	r2, #0
 8011014:	6830      	ldr	r0, [r6, #0]
 8011016:	f7f6 fb49 	bl	80076ac <osMessageQueueGet>
    if (status == osOK)
 801101a:	b148      	cbz	r0, 8011030 <sys_arch_mbox_fetch+0x34>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801101c:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8011020:	b002      	add	sp, #8
 8011022:	bd70      	pop	{r4, r5, r6, pc}
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8011024:	f04f 33ff 	mov.w	r3, #4294967295
 8011028:	462a      	mov	r2, r5
 801102a:	6830      	ldr	r0, [r6, #0]
 801102c:	f7f6 fb3e 	bl	80076ac <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8011030:	f7f6 f922 	bl	8007278 <osKernelGetTickCount>
 8011034:	1b00      	subs	r0, r0, r4
}
 8011036:	b002      	add	sp, #8
 8011038:	bd70      	pop	{r4, r5, r6, pc}
 801103a:	bf00      	nop

0801103c <sys_mbox_valid>:
 801103c:	6800      	ldr	r0, [r0, #0]
 801103e:	3800      	subs	r0, #0
 8011040:	bf18      	it	ne
 8011042:	2001      	movne	r0, #1
 8011044:	4770      	bx	lr
 8011046:	bf00      	nop

08011048 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8011048:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801104a:	2000      	movs	r0, #0
 801104c:	f7f6 f978 	bl	8007340 <osMutexNew>
 8011050:	4b01      	ldr	r3, [pc, #4]	; (8011058 <sys_init+0x10>)
 8011052:	6018      	str	r0, [r3, #0]
#endif
}
 8011054:	bd08      	pop	{r3, pc}
 8011056:	bf00      	nop
 8011058:	240107bc 	.word	0x240107bc

0801105c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801105c:	b510      	push	{r4, lr}
 801105e:	4604      	mov	r4, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8011060:	2000      	movs	r0, #0
 8011062:	f7f6 f96d 	bl	8007340 <osMutexNew>
#endif

  if(*mutex == NULL)
 8011066:	fab0 f380 	clz	r3, r0
  *mutex = osMutexNew(NULL);
 801106a:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 801106c:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 801106e:	4258      	negs	r0, r3
 8011070:	bd10      	pop	{r4, pc}
 8011072:	bf00      	nop

08011074 <sys_mutex_lock>:
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8011074:	f04f 31ff 	mov.w	r1, #4294967295
 8011078:	6800      	ldr	r0, [r0, #0]
 801107a:	f7f6 b9a1 	b.w	80073c0 <osMutexAcquire>
 801107e:	bf00      	nop

08011080 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8011080:	6800      	ldr	r0, [r0, #0]
 8011082:	f7f6 b9c1 	b.w	8007408 <osMutexRelease>
 8011086:	bf00      	nop

08011088 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8011088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801108a:	b08b      	sub	sp, #44	; 0x2c
 801108c:	4617      	mov	r7, r2
 801108e:	460e      	mov	r6, r1
 8011090:	4605      	mov	r5, r0
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8011092:	2220      	movs	r2, #32
 8011094:	2100      	movs	r1, #0
 8011096:	a802      	add	r0, sp, #8
{
 8011098:	461c      	mov	r4, r3
  const osThreadAttr_t attributes = {
 801109a:	f000 f9bc 	bl	8011416 <memset>
 801109e:	9b10      	ldr	r3, [sp, #64]	; 0x40
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 80110a0:	4639      	mov	r1, r7
 80110a2:	aa01      	add	r2, sp, #4
 80110a4:	4630      	mov	r0, r6
  const osThreadAttr_t attributes = {
 80110a6:	9501      	str	r5, [sp, #4]
 80110a8:	9406      	str	r4, [sp, #24]
 80110aa:	9307      	str	r3, [sp, #28]
  return osThreadNew(thread, arg, &attributes);
 80110ac:	f7f6 f8ec 	bl	8007288 <osThreadNew>
#endif
}
 80110b0:	b00b      	add	sp, #44	; 0x2c
 80110b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080110b4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80110b4:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 80110b6:	4b04      	ldr	r3, [pc, #16]	; (80110c8 <sys_arch_protect+0x14>)
 80110b8:	f04f 31ff 	mov.w	r1, #4294967295
 80110bc:	6818      	ldr	r0, [r3, #0]
 80110be:	f7f6 f97f 	bl	80073c0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
}
 80110c2:	2001      	movs	r0, #1
 80110c4:	bd08      	pop	{r3, pc}
 80110c6:	bf00      	nop
 80110c8:	240107bc 	.word	0x240107bc

080110cc <sys_arch_unprotect>:
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 80110cc:	4b01      	ldr	r3, [pc, #4]	; (80110d4 <sys_arch_unprotect+0x8>)
 80110ce:	6818      	ldr	r0, [r3, #0]
 80110d0:	f7f6 b99a 	b.w	8007408 <osMutexRelease>
 80110d4:	240107bc 	.word	0x240107bc

080110d8 <rand>:
 80110d8:	4b16      	ldr	r3, [pc, #88]	; (8011134 <rand+0x5c>)
 80110da:	b510      	push	{r4, lr}
 80110dc:	681c      	ldr	r4, [r3, #0]
 80110de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80110e0:	b9b3      	cbnz	r3, 8011110 <rand+0x38>
 80110e2:	2018      	movs	r0, #24
 80110e4:	f000 fadc 	bl	80116a0 <malloc>
 80110e8:	4602      	mov	r2, r0
 80110ea:	6320      	str	r0, [r4, #48]	; 0x30
 80110ec:	b920      	cbnz	r0, 80110f8 <rand+0x20>
 80110ee:	4b12      	ldr	r3, [pc, #72]	; (8011138 <rand+0x60>)
 80110f0:	4812      	ldr	r0, [pc, #72]	; (801113c <rand+0x64>)
 80110f2:	2152      	movs	r1, #82	; 0x52
 80110f4:	f000 fa6a 	bl	80115cc <__assert_func>
 80110f8:	4911      	ldr	r1, [pc, #68]	; (8011140 <rand+0x68>)
 80110fa:	4b12      	ldr	r3, [pc, #72]	; (8011144 <rand+0x6c>)
 80110fc:	e9c0 1300 	strd	r1, r3, [r0]
 8011100:	4b11      	ldr	r3, [pc, #68]	; (8011148 <rand+0x70>)
 8011102:	6083      	str	r3, [r0, #8]
 8011104:	230b      	movs	r3, #11
 8011106:	8183      	strh	r3, [r0, #12]
 8011108:	2100      	movs	r1, #0
 801110a:	2001      	movs	r0, #1
 801110c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011110:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011112:	480e      	ldr	r0, [pc, #56]	; (801114c <rand+0x74>)
 8011114:	690b      	ldr	r3, [r1, #16]
 8011116:	694c      	ldr	r4, [r1, #20]
 8011118:	4a0d      	ldr	r2, [pc, #52]	; (8011150 <rand+0x78>)
 801111a:	4358      	muls	r0, r3
 801111c:	fb02 0004 	mla	r0, r2, r4, r0
 8011120:	fba3 3202 	umull	r3, r2, r3, r2
 8011124:	3301      	adds	r3, #1
 8011126:	eb40 0002 	adc.w	r0, r0, r2
 801112a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801112e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8011132:	bd10      	pop	{r4, pc}
 8011134:	24000088 	.word	0x24000088
 8011138:	08014f8e 	.word	0x08014f8e
 801113c:	08014fa5 	.word	0x08014fa5
 8011140:	abcd330e 	.word	0xabcd330e
 8011144:	e66d1234 	.word	0xe66d1234
 8011148:	0005deec 	.word	0x0005deec
 801114c:	5851f42d 	.word	0x5851f42d
 8011150:	4c957f2d 	.word	0x4c957f2d

08011154 <std>:
 8011154:	2300      	movs	r3, #0
 8011156:	b510      	push	{r4, lr}
 8011158:	4604      	mov	r4, r0
 801115a:	e9c0 3300 	strd	r3, r3, [r0]
 801115e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011162:	6083      	str	r3, [r0, #8]
 8011164:	8181      	strh	r1, [r0, #12]
 8011166:	6643      	str	r3, [r0, #100]	; 0x64
 8011168:	81c2      	strh	r2, [r0, #14]
 801116a:	6183      	str	r3, [r0, #24]
 801116c:	4619      	mov	r1, r3
 801116e:	2208      	movs	r2, #8
 8011170:	305c      	adds	r0, #92	; 0x5c
 8011172:	f000 f950 	bl	8011416 <memset>
 8011176:	4b0d      	ldr	r3, [pc, #52]	; (80111ac <std+0x58>)
 8011178:	6263      	str	r3, [r4, #36]	; 0x24
 801117a:	4b0d      	ldr	r3, [pc, #52]	; (80111b0 <std+0x5c>)
 801117c:	62a3      	str	r3, [r4, #40]	; 0x28
 801117e:	4b0d      	ldr	r3, [pc, #52]	; (80111b4 <std+0x60>)
 8011180:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011182:	4b0d      	ldr	r3, [pc, #52]	; (80111b8 <std+0x64>)
 8011184:	6323      	str	r3, [r4, #48]	; 0x30
 8011186:	4b0d      	ldr	r3, [pc, #52]	; (80111bc <std+0x68>)
 8011188:	6224      	str	r4, [r4, #32]
 801118a:	429c      	cmp	r4, r3
 801118c:	d006      	beq.n	801119c <std+0x48>
 801118e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8011192:	4294      	cmp	r4, r2
 8011194:	d002      	beq.n	801119c <std+0x48>
 8011196:	33d0      	adds	r3, #208	; 0xd0
 8011198:	429c      	cmp	r4, r3
 801119a:	d105      	bne.n	80111a8 <std+0x54>
 801119c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80111a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80111a4:	f000 ba00 	b.w	80115a8 <__retarget_lock_init_recursive>
 80111a8:	bd10      	pop	{r4, pc}
 80111aa:	bf00      	nop
 80111ac:	0801133d 	.word	0x0801133d
 80111b0:	0801135f 	.word	0x0801135f
 80111b4:	08011397 	.word	0x08011397
 80111b8:	080113bb 	.word	0x080113bb
 80111bc:	240107c0 	.word	0x240107c0

080111c0 <stdio_exit_handler>:
 80111c0:	4a02      	ldr	r2, [pc, #8]	; (80111cc <stdio_exit_handler+0xc>)
 80111c2:	4903      	ldr	r1, [pc, #12]	; (80111d0 <stdio_exit_handler+0x10>)
 80111c4:	4803      	ldr	r0, [pc, #12]	; (80111d4 <stdio_exit_handler+0x14>)
 80111c6:	f000 b869 	b.w	801129c <_fwalk_sglue>
 80111ca:	bf00      	nop
 80111cc:	24000030 	.word	0x24000030
 80111d0:	0801216d 	.word	0x0801216d
 80111d4:	2400003c 	.word	0x2400003c

080111d8 <cleanup_stdio>:
 80111d8:	6841      	ldr	r1, [r0, #4]
 80111da:	4b0c      	ldr	r3, [pc, #48]	; (801120c <cleanup_stdio+0x34>)
 80111dc:	4299      	cmp	r1, r3
 80111de:	b510      	push	{r4, lr}
 80111e0:	4604      	mov	r4, r0
 80111e2:	d001      	beq.n	80111e8 <cleanup_stdio+0x10>
 80111e4:	f000 ffc2 	bl	801216c <_fflush_r>
 80111e8:	68a1      	ldr	r1, [r4, #8]
 80111ea:	4b09      	ldr	r3, [pc, #36]	; (8011210 <cleanup_stdio+0x38>)
 80111ec:	4299      	cmp	r1, r3
 80111ee:	d002      	beq.n	80111f6 <cleanup_stdio+0x1e>
 80111f0:	4620      	mov	r0, r4
 80111f2:	f000 ffbb 	bl	801216c <_fflush_r>
 80111f6:	68e1      	ldr	r1, [r4, #12]
 80111f8:	4b06      	ldr	r3, [pc, #24]	; (8011214 <cleanup_stdio+0x3c>)
 80111fa:	4299      	cmp	r1, r3
 80111fc:	d004      	beq.n	8011208 <cleanup_stdio+0x30>
 80111fe:	4620      	mov	r0, r4
 8011200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011204:	f000 bfb2 	b.w	801216c <_fflush_r>
 8011208:	bd10      	pop	{r4, pc}
 801120a:	bf00      	nop
 801120c:	240107c0 	.word	0x240107c0
 8011210:	24010828 	.word	0x24010828
 8011214:	24010890 	.word	0x24010890

08011218 <global_stdio_init.part.0>:
 8011218:	b510      	push	{r4, lr}
 801121a:	4b0b      	ldr	r3, [pc, #44]	; (8011248 <global_stdio_init.part.0+0x30>)
 801121c:	4c0b      	ldr	r4, [pc, #44]	; (801124c <global_stdio_init.part.0+0x34>)
 801121e:	4a0c      	ldr	r2, [pc, #48]	; (8011250 <global_stdio_init.part.0+0x38>)
 8011220:	601a      	str	r2, [r3, #0]
 8011222:	4620      	mov	r0, r4
 8011224:	2200      	movs	r2, #0
 8011226:	2104      	movs	r1, #4
 8011228:	f7ff ff94 	bl	8011154 <std>
 801122c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011230:	2201      	movs	r2, #1
 8011232:	2109      	movs	r1, #9
 8011234:	f7ff ff8e 	bl	8011154 <std>
 8011238:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801123c:	2202      	movs	r2, #2
 801123e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011242:	2112      	movs	r1, #18
 8011244:	f7ff bf86 	b.w	8011154 <std>
 8011248:	240108f8 	.word	0x240108f8
 801124c:	240107c0 	.word	0x240107c0
 8011250:	080111c1 	.word	0x080111c1

08011254 <__sfp_lock_acquire>:
 8011254:	4801      	ldr	r0, [pc, #4]	; (801125c <__sfp_lock_acquire+0x8>)
 8011256:	f000 b9a8 	b.w	80115aa <__retarget_lock_acquire_recursive>
 801125a:	bf00      	nop
 801125c:	24010901 	.word	0x24010901

08011260 <__sfp_lock_release>:
 8011260:	4801      	ldr	r0, [pc, #4]	; (8011268 <__sfp_lock_release+0x8>)
 8011262:	f000 b9a3 	b.w	80115ac <__retarget_lock_release_recursive>
 8011266:	bf00      	nop
 8011268:	24010901 	.word	0x24010901

0801126c <__sinit>:
 801126c:	b510      	push	{r4, lr}
 801126e:	4604      	mov	r4, r0
 8011270:	f7ff fff0 	bl	8011254 <__sfp_lock_acquire>
 8011274:	6a23      	ldr	r3, [r4, #32]
 8011276:	b11b      	cbz	r3, 8011280 <__sinit+0x14>
 8011278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801127c:	f7ff bff0 	b.w	8011260 <__sfp_lock_release>
 8011280:	4b04      	ldr	r3, [pc, #16]	; (8011294 <__sinit+0x28>)
 8011282:	6223      	str	r3, [r4, #32]
 8011284:	4b04      	ldr	r3, [pc, #16]	; (8011298 <__sinit+0x2c>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d1f5      	bne.n	8011278 <__sinit+0xc>
 801128c:	f7ff ffc4 	bl	8011218 <global_stdio_init.part.0>
 8011290:	e7f2      	b.n	8011278 <__sinit+0xc>
 8011292:	bf00      	nop
 8011294:	080111d9 	.word	0x080111d9
 8011298:	240108f8 	.word	0x240108f8

0801129c <_fwalk_sglue>:
 801129c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112a0:	4607      	mov	r7, r0
 80112a2:	4688      	mov	r8, r1
 80112a4:	4614      	mov	r4, r2
 80112a6:	2600      	movs	r6, #0
 80112a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80112ac:	f1b9 0901 	subs.w	r9, r9, #1
 80112b0:	d505      	bpl.n	80112be <_fwalk_sglue+0x22>
 80112b2:	6824      	ldr	r4, [r4, #0]
 80112b4:	2c00      	cmp	r4, #0
 80112b6:	d1f7      	bne.n	80112a8 <_fwalk_sglue+0xc>
 80112b8:	4630      	mov	r0, r6
 80112ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112be:	89ab      	ldrh	r3, [r5, #12]
 80112c0:	2b01      	cmp	r3, #1
 80112c2:	d907      	bls.n	80112d4 <_fwalk_sglue+0x38>
 80112c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80112c8:	3301      	adds	r3, #1
 80112ca:	d003      	beq.n	80112d4 <_fwalk_sglue+0x38>
 80112cc:	4629      	mov	r1, r5
 80112ce:	4638      	mov	r0, r7
 80112d0:	47c0      	blx	r8
 80112d2:	4306      	orrs	r6, r0
 80112d4:	3568      	adds	r5, #104	; 0x68
 80112d6:	e7e9      	b.n	80112ac <_fwalk_sglue+0x10>

080112d8 <iprintf>:
 80112d8:	b40f      	push	{r0, r1, r2, r3}
 80112da:	b507      	push	{r0, r1, r2, lr}
 80112dc:	4906      	ldr	r1, [pc, #24]	; (80112f8 <iprintf+0x20>)
 80112de:	ab04      	add	r3, sp, #16
 80112e0:	6808      	ldr	r0, [r1, #0]
 80112e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80112e6:	6881      	ldr	r1, [r0, #8]
 80112e8:	9301      	str	r3, [sp, #4]
 80112ea:	f000 fc0f 	bl	8011b0c <_vfiprintf_r>
 80112ee:	b003      	add	sp, #12
 80112f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80112f4:	b004      	add	sp, #16
 80112f6:	4770      	bx	lr
 80112f8:	24000088 	.word	0x24000088

080112fc <siprintf>:
 80112fc:	b40e      	push	{r1, r2, r3}
 80112fe:	b500      	push	{lr}
 8011300:	b09c      	sub	sp, #112	; 0x70
 8011302:	ab1d      	add	r3, sp, #116	; 0x74
 8011304:	9002      	str	r0, [sp, #8]
 8011306:	9006      	str	r0, [sp, #24]
 8011308:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801130c:	4809      	ldr	r0, [pc, #36]	; (8011334 <siprintf+0x38>)
 801130e:	9107      	str	r1, [sp, #28]
 8011310:	9104      	str	r1, [sp, #16]
 8011312:	4909      	ldr	r1, [pc, #36]	; (8011338 <siprintf+0x3c>)
 8011314:	f853 2b04 	ldr.w	r2, [r3], #4
 8011318:	9105      	str	r1, [sp, #20]
 801131a:	6800      	ldr	r0, [r0, #0]
 801131c:	9301      	str	r3, [sp, #4]
 801131e:	a902      	add	r1, sp, #8
 8011320:	f000 facc 	bl	80118bc <_svfiprintf_r>
 8011324:	9b02      	ldr	r3, [sp, #8]
 8011326:	2200      	movs	r2, #0
 8011328:	701a      	strb	r2, [r3, #0]
 801132a:	b01c      	add	sp, #112	; 0x70
 801132c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011330:	b003      	add	sp, #12
 8011332:	4770      	bx	lr
 8011334:	24000088 	.word	0x24000088
 8011338:	ffff0208 	.word	0xffff0208

0801133c <__sread>:
 801133c:	b510      	push	{r4, lr}
 801133e:	460c      	mov	r4, r1
 8011340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011344:	f000 f8e8 	bl	8011518 <_read_r>
 8011348:	2800      	cmp	r0, #0
 801134a:	bfab      	itete	ge
 801134c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801134e:	89a3      	ldrhlt	r3, [r4, #12]
 8011350:	181b      	addge	r3, r3, r0
 8011352:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011356:	bfac      	ite	ge
 8011358:	6563      	strge	r3, [r4, #84]	; 0x54
 801135a:	81a3      	strhlt	r3, [r4, #12]
 801135c:	bd10      	pop	{r4, pc}

0801135e <__swrite>:
 801135e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011362:	461f      	mov	r7, r3
 8011364:	898b      	ldrh	r3, [r1, #12]
 8011366:	05db      	lsls	r3, r3, #23
 8011368:	4605      	mov	r5, r0
 801136a:	460c      	mov	r4, r1
 801136c:	4616      	mov	r6, r2
 801136e:	d505      	bpl.n	801137c <__swrite+0x1e>
 8011370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011374:	2302      	movs	r3, #2
 8011376:	2200      	movs	r2, #0
 8011378:	f000 f8bc 	bl	80114f4 <_lseek_r>
 801137c:	89a3      	ldrh	r3, [r4, #12]
 801137e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011382:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011386:	81a3      	strh	r3, [r4, #12]
 8011388:	4632      	mov	r2, r6
 801138a:	463b      	mov	r3, r7
 801138c:	4628      	mov	r0, r5
 801138e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011392:	f000 b8d3 	b.w	801153c <_write_r>

08011396 <__sseek>:
 8011396:	b510      	push	{r4, lr}
 8011398:	460c      	mov	r4, r1
 801139a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801139e:	f000 f8a9 	bl	80114f4 <_lseek_r>
 80113a2:	1c43      	adds	r3, r0, #1
 80113a4:	89a3      	ldrh	r3, [r4, #12]
 80113a6:	bf15      	itete	ne
 80113a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80113aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80113ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80113b2:	81a3      	strheq	r3, [r4, #12]
 80113b4:	bf18      	it	ne
 80113b6:	81a3      	strhne	r3, [r4, #12]
 80113b8:	bd10      	pop	{r4, pc}

080113ba <__sclose>:
 80113ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113be:	f000 b833 	b.w	8011428 <_close_r>

080113c2 <memcmp>:
 80113c2:	b510      	push	{r4, lr}
 80113c4:	3901      	subs	r1, #1
 80113c6:	4402      	add	r2, r0
 80113c8:	4290      	cmp	r0, r2
 80113ca:	d101      	bne.n	80113d0 <memcmp+0xe>
 80113cc:	2000      	movs	r0, #0
 80113ce:	e005      	b.n	80113dc <memcmp+0x1a>
 80113d0:	7803      	ldrb	r3, [r0, #0]
 80113d2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80113d6:	42a3      	cmp	r3, r4
 80113d8:	d001      	beq.n	80113de <memcmp+0x1c>
 80113da:	1b18      	subs	r0, r3, r4
 80113dc:	bd10      	pop	{r4, pc}
 80113de:	3001      	adds	r0, #1
 80113e0:	e7f2      	b.n	80113c8 <memcmp+0x6>

080113e2 <memmove>:
 80113e2:	4288      	cmp	r0, r1
 80113e4:	b510      	push	{r4, lr}
 80113e6:	eb01 0402 	add.w	r4, r1, r2
 80113ea:	d902      	bls.n	80113f2 <memmove+0x10>
 80113ec:	4284      	cmp	r4, r0
 80113ee:	4623      	mov	r3, r4
 80113f0:	d807      	bhi.n	8011402 <memmove+0x20>
 80113f2:	1e43      	subs	r3, r0, #1
 80113f4:	42a1      	cmp	r1, r4
 80113f6:	d008      	beq.n	801140a <memmove+0x28>
 80113f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80113fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011400:	e7f8      	b.n	80113f4 <memmove+0x12>
 8011402:	4402      	add	r2, r0
 8011404:	4601      	mov	r1, r0
 8011406:	428a      	cmp	r2, r1
 8011408:	d100      	bne.n	801140c <memmove+0x2a>
 801140a:	bd10      	pop	{r4, pc}
 801140c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011410:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011414:	e7f7      	b.n	8011406 <memmove+0x24>

08011416 <memset>:
 8011416:	4402      	add	r2, r0
 8011418:	4603      	mov	r3, r0
 801141a:	4293      	cmp	r3, r2
 801141c:	d100      	bne.n	8011420 <memset+0xa>
 801141e:	4770      	bx	lr
 8011420:	f803 1b01 	strb.w	r1, [r3], #1
 8011424:	e7f9      	b.n	801141a <memset+0x4>
	...

08011428 <_close_r>:
 8011428:	b538      	push	{r3, r4, r5, lr}
 801142a:	4d06      	ldr	r5, [pc, #24]	; (8011444 <_close_r+0x1c>)
 801142c:	2300      	movs	r3, #0
 801142e:	4604      	mov	r4, r0
 8011430:	4608      	mov	r0, r1
 8011432:	602b      	str	r3, [r5, #0]
 8011434:	f7f0 fa18 	bl	8001868 <_close>
 8011438:	1c43      	adds	r3, r0, #1
 801143a:	d102      	bne.n	8011442 <_close_r+0x1a>
 801143c:	682b      	ldr	r3, [r5, #0]
 801143e:	b103      	cbz	r3, 8011442 <_close_r+0x1a>
 8011440:	6023      	str	r3, [r4, #0]
 8011442:	bd38      	pop	{r3, r4, r5, pc}
 8011444:	240108fc 	.word	0x240108fc

08011448 <_reclaim_reent>:
 8011448:	4b29      	ldr	r3, [pc, #164]	; (80114f0 <_reclaim_reent+0xa8>)
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	4283      	cmp	r3, r0
 801144e:	b570      	push	{r4, r5, r6, lr}
 8011450:	4604      	mov	r4, r0
 8011452:	d04b      	beq.n	80114ec <_reclaim_reent+0xa4>
 8011454:	69c3      	ldr	r3, [r0, #28]
 8011456:	b143      	cbz	r3, 801146a <_reclaim_reent+0x22>
 8011458:	68db      	ldr	r3, [r3, #12]
 801145a:	2b00      	cmp	r3, #0
 801145c:	d144      	bne.n	80114e8 <_reclaim_reent+0xa0>
 801145e:	69e3      	ldr	r3, [r4, #28]
 8011460:	6819      	ldr	r1, [r3, #0]
 8011462:	b111      	cbz	r1, 801146a <_reclaim_reent+0x22>
 8011464:	4620      	mov	r0, r4
 8011466:	f000 f8cf 	bl	8011608 <_free_r>
 801146a:	6961      	ldr	r1, [r4, #20]
 801146c:	b111      	cbz	r1, 8011474 <_reclaim_reent+0x2c>
 801146e:	4620      	mov	r0, r4
 8011470:	f000 f8ca 	bl	8011608 <_free_r>
 8011474:	69e1      	ldr	r1, [r4, #28]
 8011476:	b111      	cbz	r1, 801147e <_reclaim_reent+0x36>
 8011478:	4620      	mov	r0, r4
 801147a:	f000 f8c5 	bl	8011608 <_free_r>
 801147e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011480:	b111      	cbz	r1, 8011488 <_reclaim_reent+0x40>
 8011482:	4620      	mov	r0, r4
 8011484:	f000 f8c0 	bl	8011608 <_free_r>
 8011488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801148a:	b111      	cbz	r1, 8011492 <_reclaim_reent+0x4a>
 801148c:	4620      	mov	r0, r4
 801148e:	f000 f8bb 	bl	8011608 <_free_r>
 8011492:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011494:	b111      	cbz	r1, 801149c <_reclaim_reent+0x54>
 8011496:	4620      	mov	r0, r4
 8011498:	f000 f8b6 	bl	8011608 <_free_r>
 801149c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801149e:	b111      	cbz	r1, 80114a6 <_reclaim_reent+0x5e>
 80114a0:	4620      	mov	r0, r4
 80114a2:	f000 f8b1 	bl	8011608 <_free_r>
 80114a6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80114a8:	b111      	cbz	r1, 80114b0 <_reclaim_reent+0x68>
 80114aa:	4620      	mov	r0, r4
 80114ac:	f000 f8ac 	bl	8011608 <_free_r>
 80114b0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80114b2:	b111      	cbz	r1, 80114ba <_reclaim_reent+0x72>
 80114b4:	4620      	mov	r0, r4
 80114b6:	f000 f8a7 	bl	8011608 <_free_r>
 80114ba:	6a23      	ldr	r3, [r4, #32]
 80114bc:	b1b3      	cbz	r3, 80114ec <_reclaim_reent+0xa4>
 80114be:	4620      	mov	r0, r4
 80114c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80114c4:	4718      	bx	r3
 80114c6:	5949      	ldr	r1, [r1, r5]
 80114c8:	b941      	cbnz	r1, 80114dc <_reclaim_reent+0x94>
 80114ca:	3504      	adds	r5, #4
 80114cc:	69e3      	ldr	r3, [r4, #28]
 80114ce:	2d80      	cmp	r5, #128	; 0x80
 80114d0:	68d9      	ldr	r1, [r3, #12]
 80114d2:	d1f8      	bne.n	80114c6 <_reclaim_reent+0x7e>
 80114d4:	4620      	mov	r0, r4
 80114d6:	f000 f897 	bl	8011608 <_free_r>
 80114da:	e7c0      	b.n	801145e <_reclaim_reent+0x16>
 80114dc:	680e      	ldr	r6, [r1, #0]
 80114de:	4620      	mov	r0, r4
 80114e0:	f000 f892 	bl	8011608 <_free_r>
 80114e4:	4631      	mov	r1, r6
 80114e6:	e7ef      	b.n	80114c8 <_reclaim_reent+0x80>
 80114e8:	2500      	movs	r5, #0
 80114ea:	e7ef      	b.n	80114cc <_reclaim_reent+0x84>
 80114ec:	bd70      	pop	{r4, r5, r6, pc}
 80114ee:	bf00      	nop
 80114f0:	24000088 	.word	0x24000088

080114f4 <_lseek_r>:
 80114f4:	b538      	push	{r3, r4, r5, lr}
 80114f6:	4d07      	ldr	r5, [pc, #28]	; (8011514 <_lseek_r+0x20>)
 80114f8:	4604      	mov	r4, r0
 80114fa:	4608      	mov	r0, r1
 80114fc:	4611      	mov	r1, r2
 80114fe:	2200      	movs	r2, #0
 8011500:	602a      	str	r2, [r5, #0]
 8011502:	461a      	mov	r2, r3
 8011504:	f7f0 f9bc 	bl	8001880 <_lseek>
 8011508:	1c43      	adds	r3, r0, #1
 801150a:	d102      	bne.n	8011512 <_lseek_r+0x1e>
 801150c:	682b      	ldr	r3, [r5, #0]
 801150e:	b103      	cbz	r3, 8011512 <_lseek_r+0x1e>
 8011510:	6023      	str	r3, [r4, #0]
 8011512:	bd38      	pop	{r3, r4, r5, pc}
 8011514:	240108fc 	.word	0x240108fc

08011518 <_read_r>:
 8011518:	b538      	push	{r3, r4, r5, lr}
 801151a:	4d07      	ldr	r5, [pc, #28]	; (8011538 <_read_r+0x20>)
 801151c:	4604      	mov	r4, r0
 801151e:	4608      	mov	r0, r1
 8011520:	4611      	mov	r1, r2
 8011522:	2200      	movs	r2, #0
 8011524:	602a      	str	r2, [r5, #0]
 8011526:	461a      	mov	r2, r3
 8011528:	f7f0 f982 	bl	8001830 <_read>
 801152c:	1c43      	adds	r3, r0, #1
 801152e:	d102      	bne.n	8011536 <_read_r+0x1e>
 8011530:	682b      	ldr	r3, [r5, #0]
 8011532:	b103      	cbz	r3, 8011536 <_read_r+0x1e>
 8011534:	6023      	str	r3, [r4, #0]
 8011536:	bd38      	pop	{r3, r4, r5, pc}
 8011538:	240108fc 	.word	0x240108fc

0801153c <_write_r>:
 801153c:	b538      	push	{r3, r4, r5, lr}
 801153e:	4d07      	ldr	r5, [pc, #28]	; (801155c <_write_r+0x20>)
 8011540:	4604      	mov	r4, r0
 8011542:	4608      	mov	r0, r1
 8011544:	4611      	mov	r1, r2
 8011546:	2200      	movs	r2, #0
 8011548:	602a      	str	r2, [r5, #0]
 801154a:	461a      	mov	r2, r3
 801154c:	f7f0 f97e 	bl	800184c <_write>
 8011550:	1c43      	adds	r3, r0, #1
 8011552:	d102      	bne.n	801155a <_write_r+0x1e>
 8011554:	682b      	ldr	r3, [r5, #0]
 8011556:	b103      	cbz	r3, 801155a <_write_r+0x1e>
 8011558:	6023      	str	r3, [r4, #0]
 801155a:	bd38      	pop	{r3, r4, r5, pc}
 801155c:	240108fc 	.word	0x240108fc

08011560 <__libc_init_array>:
 8011560:	b570      	push	{r4, r5, r6, lr}
 8011562:	4d0d      	ldr	r5, [pc, #52]	; (8011598 <__libc_init_array+0x38>)
 8011564:	4c0d      	ldr	r4, [pc, #52]	; (801159c <__libc_init_array+0x3c>)
 8011566:	1b64      	subs	r4, r4, r5
 8011568:	10a4      	asrs	r4, r4, #2
 801156a:	2600      	movs	r6, #0
 801156c:	42a6      	cmp	r6, r4
 801156e:	d109      	bne.n	8011584 <__libc_init_array+0x24>
 8011570:	4d0b      	ldr	r5, [pc, #44]	; (80115a0 <__libc_init_array+0x40>)
 8011572:	4c0c      	ldr	r4, [pc, #48]	; (80115a4 <__libc_init_array+0x44>)
 8011574:	f000 ffe0 	bl	8012538 <_init>
 8011578:	1b64      	subs	r4, r4, r5
 801157a:	10a4      	asrs	r4, r4, #2
 801157c:	2600      	movs	r6, #0
 801157e:	42a6      	cmp	r6, r4
 8011580:	d105      	bne.n	801158e <__libc_init_array+0x2e>
 8011582:	bd70      	pop	{r4, r5, r6, pc}
 8011584:	f855 3b04 	ldr.w	r3, [r5], #4
 8011588:	4798      	blx	r3
 801158a:	3601      	adds	r6, #1
 801158c:	e7ee      	b.n	801156c <__libc_init_array+0xc>
 801158e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011592:	4798      	blx	r3
 8011594:	3601      	adds	r6, #1
 8011596:	e7f2      	b.n	801157e <__libc_init_array+0x1e>
 8011598:	08015074 	.word	0x08015074
 801159c:	08015074 	.word	0x08015074
 80115a0:	08015074 	.word	0x08015074
 80115a4:	08015078 	.word	0x08015078

080115a8 <__retarget_lock_init_recursive>:
 80115a8:	4770      	bx	lr

080115aa <__retarget_lock_acquire_recursive>:
 80115aa:	4770      	bx	lr

080115ac <__retarget_lock_release_recursive>:
 80115ac:	4770      	bx	lr

080115ae <memcpy>:
 80115ae:	440a      	add	r2, r1
 80115b0:	4291      	cmp	r1, r2
 80115b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80115b6:	d100      	bne.n	80115ba <memcpy+0xc>
 80115b8:	4770      	bx	lr
 80115ba:	b510      	push	{r4, lr}
 80115bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80115c4:	4291      	cmp	r1, r2
 80115c6:	d1f9      	bne.n	80115bc <memcpy+0xe>
 80115c8:	bd10      	pop	{r4, pc}
	...

080115cc <__assert_func>:
 80115cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80115ce:	4614      	mov	r4, r2
 80115d0:	461a      	mov	r2, r3
 80115d2:	4b09      	ldr	r3, [pc, #36]	; (80115f8 <__assert_func+0x2c>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	4605      	mov	r5, r0
 80115d8:	68d8      	ldr	r0, [r3, #12]
 80115da:	b14c      	cbz	r4, 80115f0 <__assert_func+0x24>
 80115dc:	4b07      	ldr	r3, [pc, #28]	; (80115fc <__assert_func+0x30>)
 80115de:	9100      	str	r1, [sp, #0]
 80115e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80115e4:	4906      	ldr	r1, [pc, #24]	; (8011600 <__assert_func+0x34>)
 80115e6:	462b      	mov	r3, r5
 80115e8:	f000 fde8 	bl	80121bc <fiprintf>
 80115ec:	f000 fe9e 	bl	801232c <abort>
 80115f0:	4b04      	ldr	r3, [pc, #16]	; (8011604 <__assert_func+0x38>)
 80115f2:	461c      	mov	r4, r3
 80115f4:	e7f3      	b.n	80115de <__assert_func+0x12>
 80115f6:	bf00      	nop
 80115f8:	24000088 	.word	0x24000088
 80115fc:	08014ffd 	.word	0x08014ffd
 8011600:	0801500a 	.word	0x0801500a
 8011604:	08015038 	.word	0x08015038

08011608 <_free_r>:
 8011608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801160a:	2900      	cmp	r1, #0
 801160c:	d044      	beq.n	8011698 <_free_r+0x90>
 801160e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011612:	9001      	str	r0, [sp, #4]
 8011614:	2b00      	cmp	r3, #0
 8011616:	f1a1 0404 	sub.w	r4, r1, #4
 801161a:	bfb8      	it	lt
 801161c:	18e4      	addlt	r4, r4, r3
 801161e:	f000 f8e7 	bl	80117f0 <__malloc_lock>
 8011622:	4a1e      	ldr	r2, [pc, #120]	; (801169c <_free_r+0x94>)
 8011624:	9801      	ldr	r0, [sp, #4]
 8011626:	6813      	ldr	r3, [r2, #0]
 8011628:	b933      	cbnz	r3, 8011638 <_free_r+0x30>
 801162a:	6063      	str	r3, [r4, #4]
 801162c:	6014      	str	r4, [r2, #0]
 801162e:	b003      	add	sp, #12
 8011630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011634:	f000 b8e2 	b.w	80117fc <__malloc_unlock>
 8011638:	42a3      	cmp	r3, r4
 801163a:	d908      	bls.n	801164e <_free_r+0x46>
 801163c:	6825      	ldr	r5, [r4, #0]
 801163e:	1961      	adds	r1, r4, r5
 8011640:	428b      	cmp	r3, r1
 8011642:	bf01      	itttt	eq
 8011644:	6819      	ldreq	r1, [r3, #0]
 8011646:	685b      	ldreq	r3, [r3, #4]
 8011648:	1949      	addeq	r1, r1, r5
 801164a:	6021      	streq	r1, [r4, #0]
 801164c:	e7ed      	b.n	801162a <_free_r+0x22>
 801164e:	461a      	mov	r2, r3
 8011650:	685b      	ldr	r3, [r3, #4]
 8011652:	b10b      	cbz	r3, 8011658 <_free_r+0x50>
 8011654:	42a3      	cmp	r3, r4
 8011656:	d9fa      	bls.n	801164e <_free_r+0x46>
 8011658:	6811      	ldr	r1, [r2, #0]
 801165a:	1855      	adds	r5, r2, r1
 801165c:	42a5      	cmp	r5, r4
 801165e:	d10b      	bne.n	8011678 <_free_r+0x70>
 8011660:	6824      	ldr	r4, [r4, #0]
 8011662:	4421      	add	r1, r4
 8011664:	1854      	adds	r4, r2, r1
 8011666:	42a3      	cmp	r3, r4
 8011668:	6011      	str	r1, [r2, #0]
 801166a:	d1e0      	bne.n	801162e <_free_r+0x26>
 801166c:	681c      	ldr	r4, [r3, #0]
 801166e:	685b      	ldr	r3, [r3, #4]
 8011670:	6053      	str	r3, [r2, #4]
 8011672:	440c      	add	r4, r1
 8011674:	6014      	str	r4, [r2, #0]
 8011676:	e7da      	b.n	801162e <_free_r+0x26>
 8011678:	d902      	bls.n	8011680 <_free_r+0x78>
 801167a:	230c      	movs	r3, #12
 801167c:	6003      	str	r3, [r0, #0]
 801167e:	e7d6      	b.n	801162e <_free_r+0x26>
 8011680:	6825      	ldr	r5, [r4, #0]
 8011682:	1961      	adds	r1, r4, r5
 8011684:	428b      	cmp	r3, r1
 8011686:	bf04      	itt	eq
 8011688:	6819      	ldreq	r1, [r3, #0]
 801168a:	685b      	ldreq	r3, [r3, #4]
 801168c:	6063      	str	r3, [r4, #4]
 801168e:	bf04      	itt	eq
 8011690:	1949      	addeq	r1, r1, r5
 8011692:	6021      	streq	r1, [r4, #0]
 8011694:	6054      	str	r4, [r2, #4]
 8011696:	e7ca      	b.n	801162e <_free_r+0x26>
 8011698:	b003      	add	sp, #12
 801169a:	bd30      	pop	{r4, r5, pc}
 801169c:	24010904 	.word	0x24010904

080116a0 <malloc>:
 80116a0:	4b02      	ldr	r3, [pc, #8]	; (80116ac <malloc+0xc>)
 80116a2:	4601      	mov	r1, r0
 80116a4:	6818      	ldr	r0, [r3, #0]
 80116a6:	f000 b823 	b.w	80116f0 <_malloc_r>
 80116aa:	bf00      	nop
 80116ac:	24000088 	.word	0x24000088

080116b0 <sbrk_aligned>:
 80116b0:	b570      	push	{r4, r5, r6, lr}
 80116b2:	4e0e      	ldr	r6, [pc, #56]	; (80116ec <sbrk_aligned+0x3c>)
 80116b4:	460c      	mov	r4, r1
 80116b6:	6831      	ldr	r1, [r6, #0]
 80116b8:	4605      	mov	r5, r0
 80116ba:	b911      	cbnz	r1, 80116c2 <sbrk_aligned+0x12>
 80116bc:	f000 fe26 	bl	801230c <_sbrk_r>
 80116c0:	6030      	str	r0, [r6, #0]
 80116c2:	4621      	mov	r1, r4
 80116c4:	4628      	mov	r0, r5
 80116c6:	f000 fe21 	bl	801230c <_sbrk_r>
 80116ca:	1c43      	adds	r3, r0, #1
 80116cc:	d00a      	beq.n	80116e4 <sbrk_aligned+0x34>
 80116ce:	1cc4      	adds	r4, r0, #3
 80116d0:	f024 0403 	bic.w	r4, r4, #3
 80116d4:	42a0      	cmp	r0, r4
 80116d6:	d007      	beq.n	80116e8 <sbrk_aligned+0x38>
 80116d8:	1a21      	subs	r1, r4, r0
 80116da:	4628      	mov	r0, r5
 80116dc:	f000 fe16 	bl	801230c <_sbrk_r>
 80116e0:	3001      	adds	r0, #1
 80116e2:	d101      	bne.n	80116e8 <sbrk_aligned+0x38>
 80116e4:	f04f 34ff 	mov.w	r4, #4294967295
 80116e8:	4620      	mov	r0, r4
 80116ea:	bd70      	pop	{r4, r5, r6, pc}
 80116ec:	24010908 	.word	0x24010908

080116f0 <_malloc_r>:
 80116f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116f4:	1ccd      	adds	r5, r1, #3
 80116f6:	f025 0503 	bic.w	r5, r5, #3
 80116fa:	3508      	adds	r5, #8
 80116fc:	2d0c      	cmp	r5, #12
 80116fe:	bf38      	it	cc
 8011700:	250c      	movcc	r5, #12
 8011702:	2d00      	cmp	r5, #0
 8011704:	4607      	mov	r7, r0
 8011706:	db01      	blt.n	801170c <_malloc_r+0x1c>
 8011708:	42a9      	cmp	r1, r5
 801170a:	d905      	bls.n	8011718 <_malloc_r+0x28>
 801170c:	230c      	movs	r3, #12
 801170e:	603b      	str	r3, [r7, #0]
 8011710:	2600      	movs	r6, #0
 8011712:	4630      	mov	r0, r6
 8011714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011718:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80117ec <_malloc_r+0xfc>
 801171c:	f000 f868 	bl	80117f0 <__malloc_lock>
 8011720:	f8d8 3000 	ldr.w	r3, [r8]
 8011724:	461c      	mov	r4, r3
 8011726:	bb5c      	cbnz	r4, 8011780 <_malloc_r+0x90>
 8011728:	4629      	mov	r1, r5
 801172a:	4638      	mov	r0, r7
 801172c:	f7ff ffc0 	bl	80116b0 <sbrk_aligned>
 8011730:	1c43      	adds	r3, r0, #1
 8011732:	4604      	mov	r4, r0
 8011734:	d155      	bne.n	80117e2 <_malloc_r+0xf2>
 8011736:	f8d8 4000 	ldr.w	r4, [r8]
 801173a:	4626      	mov	r6, r4
 801173c:	2e00      	cmp	r6, #0
 801173e:	d145      	bne.n	80117cc <_malloc_r+0xdc>
 8011740:	2c00      	cmp	r4, #0
 8011742:	d048      	beq.n	80117d6 <_malloc_r+0xe6>
 8011744:	6823      	ldr	r3, [r4, #0]
 8011746:	4631      	mov	r1, r6
 8011748:	4638      	mov	r0, r7
 801174a:	eb04 0903 	add.w	r9, r4, r3
 801174e:	f000 fddd 	bl	801230c <_sbrk_r>
 8011752:	4581      	cmp	r9, r0
 8011754:	d13f      	bne.n	80117d6 <_malloc_r+0xe6>
 8011756:	6821      	ldr	r1, [r4, #0]
 8011758:	1a6d      	subs	r5, r5, r1
 801175a:	4629      	mov	r1, r5
 801175c:	4638      	mov	r0, r7
 801175e:	f7ff ffa7 	bl	80116b0 <sbrk_aligned>
 8011762:	3001      	adds	r0, #1
 8011764:	d037      	beq.n	80117d6 <_malloc_r+0xe6>
 8011766:	6823      	ldr	r3, [r4, #0]
 8011768:	442b      	add	r3, r5
 801176a:	6023      	str	r3, [r4, #0]
 801176c:	f8d8 3000 	ldr.w	r3, [r8]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d038      	beq.n	80117e6 <_malloc_r+0xf6>
 8011774:	685a      	ldr	r2, [r3, #4]
 8011776:	42a2      	cmp	r2, r4
 8011778:	d12b      	bne.n	80117d2 <_malloc_r+0xe2>
 801177a:	2200      	movs	r2, #0
 801177c:	605a      	str	r2, [r3, #4]
 801177e:	e00f      	b.n	80117a0 <_malloc_r+0xb0>
 8011780:	6822      	ldr	r2, [r4, #0]
 8011782:	1b52      	subs	r2, r2, r5
 8011784:	d41f      	bmi.n	80117c6 <_malloc_r+0xd6>
 8011786:	2a0b      	cmp	r2, #11
 8011788:	d917      	bls.n	80117ba <_malloc_r+0xca>
 801178a:	1961      	adds	r1, r4, r5
 801178c:	42a3      	cmp	r3, r4
 801178e:	6025      	str	r5, [r4, #0]
 8011790:	bf18      	it	ne
 8011792:	6059      	strne	r1, [r3, #4]
 8011794:	6863      	ldr	r3, [r4, #4]
 8011796:	bf08      	it	eq
 8011798:	f8c8 1000 	streq.w	r1, [r8]
 801179c:	5162      	str	r2, [r4, r5]
 801179e:	604b      	str	r3, [r1, #4]
 80117a0:	4638      	mov	r0, r7
 80117a2:	f104 060b 	add.w	r6, r4, #11
 80117a6:	f000 f829 	bl	80117fc <__malloc_unlock>
 80117aa:	f026 0607 	bic.w	r6, r6, #7
 80117ae:	1d23      	adds	r3, r4, #4
 80117b0:	1af2      	subs	r2, r6, r3
 80117b2:	d0ae      	beq.n	8011712 <_malloc_r+0x22>
 80117b4:	1b9b      	subs	r3, r3, r6
 80117b6:	50a3      	str	r3, [r4, r2]
 80117b8:	e7ab      	b.n	8011712 <_malloc_r+0x22>
 80117ba:	42a3      	cmp	r3, r4
 80117bc:	6862      	ldr	r2, [r4, #4]
 80117be:	d1dd      	bne.n	801177c <_malloc_r+0x8c>
 80117c0:	f8c8 2000 	str.w	r2, [r8]
 80117c4:	e7ec      	b.n	80117a0 <_malloc_r+0xb0>
 80117c6:	4623      	mov	r3, r4
 80117c8:	6864      	ldr	r4, [r4, #4]
 80117ca:	e7ac      	b.n	8011726 <_malloc_r+0x36>
 80117cc:	4634      	mov	r4, r6
 80117ce:	6876      	ldr	r6, [r6, #4]
 80117d0:	e7b4      	b.n	801173c <_malloc_r+0x4c>
 80117d2:	4613      	mov	r3, r2
 80117d4:	e7cc      	b.n	8011770 <_malloc_r+0x80>
 80117d6:	230c      	movs	r3, #12
 80117d8:	603b      	str	r3, [r7, #0]
 80117da:	4638      	mov	r0, r7
 80117dc:	f000 f80e 	bl	80117fc <__malloc_unlock>
 80117e0:	e797      	b.n	8011712 <_malloc_r+0x22>
 80117e2:	6025      	str	r5, [r4, #0]
 80117e4:	e7dc      	b.n	80117a0 <_malloc_r+0xb0>
 80117e6:	605b      	str	r3, [r3, #4]
 80117e8:	deff      	udf	#255	; 0xff
 80117ea:	bf00      	nop
 80117ec:	24010904 	.word	0x24010904

080117f0 <__malloc_lock>:
 80117f0:	4801      	ldr	r0, [pc, #4]	; (80117f8 <__malloc_lock+0x8>)
 80117f2:	f7ff beda 	b.w	80115aa <__retarget_lock_acquire_recursive>
 80117f6:	bf00      	nop
 80117f8:	24010900 	.word	0x24010900

080117fc <__malloc_unlock>:
 80117fc:	4801      	ldr	r0, [pc, #4]	; (8011804 <__malloc_unlock+0x8>)
 80117fe:	f7ff bed5 	b.w	80115ac <__retarget_lock_release_recursive>
 8011802:	bf00      	nop
 8011804:	24010900 	.word	0x24010900

08011808 <__ssputs_r>:
 8011808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801180c:	688e      	ldr	r6, [r1, #8]
 801180e:	461f      	mov	r7, r3
 8011810:	42be      	cmp	r6, r7
 8011812:	680b      	ldr	r3, [r1, #0]
 8011814:	4682      	mov	sl, r0
 8011816:	460c      	mov	r4, r1
 8011818:	4690      	mov	r8, r2
 801181a:	d82c      	bhi.n	8011876 <__ssputs_r+0x6e>
 801181c:	898a      	ldrh	r2, [r1, #12]
 801181e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011822:	d026      	beq.n	8011872 <__ssputs_r+0x6a>
 8011824:	6965      	ldr	r5, [r4, #20]
 8011826:	6909      	ldr	r1, [r1, #16]
 8011828:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801182c:	eba3 0901 	sub.w	r9, r3, r1
 8011830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011834:	1c7b      	adds	r3, r7, #1
 8011836:	444b      	add	r3, r9
 8011838:	106d      	asrs	r5, r5, #1
 801183a:	429d      	cmp	r5, r3
 801183c:	bf38      	it	cc
 801183e:	461d      	movcc	r5, r3
 8011840:	0553      	lsls	r3, r2, #21
 8011842:	d527      	bpl.n	8011894 <__ssputs_r+0x8c>
 8011844:	4629      	mov	r1, r5
 8011846:	f7ff ff53 	bl	80116f0 <_malloc_r>
 801184a:	4606      	mov	r6, r0
 801184c:	b360      	cbz	r0, 80118a8 <__ssputs_r+0xa0>
 801184e:	6921      	ldr	r1, [r4, #16]
 8011850:	464a      	mov	r2, r9
 8011852:	f7ff feac 	bl	80115ae <memcpy>
 8011856:	89a3      	ldrh	r3, [r4, #12]
 8011858:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801185c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011860:	81a3      	strh	r3, [r4, #12]
 8011862:	6126      	str	r6, [r4, #16]
 8011864:	6165      	str	r5, [r4, #20]
 8011866:	444e      	add	r6, r9
 8011868:	eba5 0509 	sub.w	r5, r5, r9
 801186c:	6026      	str	r6, [r4, #0]
 801186e:	60a5      	str	r5, [r4, #8]
 8011870:	463e      	mov	r6, r7
 8011872:	42be      	cmp	r6, r7
 8011874:	d900      	bls.n	8011878 <__ssputs_r+0x70>
 8011876:	463e      	mov	r6, r7
 8011878:	6820      	ldr	r0, [r4, #0]
 801187a:	4632      	mov	r2, r6
 801187c:	4641      	mov	r1, r8
 801187e:	f7ff fdb0 	bl	80113e2 <memmove>
 8011882:	68a3      	ldr	r3, [r4, #8]
 8011884:	1b9b      	subs	r3, r3, r6
 8011886:	60a3      	str	r3, [r4, #8]
 8011888:	6823      	ldr	r3, [r4, #0]
 801188a:	4433      	add	r3, r6
 801188c:	6023      	str	r3, [r4, #0]
 801188e:	2000      	movs	r0, #0
 8011890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011894:	462a      	mov	r2, r5
 8011896:	f000 fd50 	bl	801233a <_realloc_r>
 801189a:	4606      	mov	r6, r0
 801189c:	2800      	cmp	r0, #0
 801189e:	d1e0      	bne.n	8011862 <__ssputs_r+0x5a>
 80118a0:	6921      	ldr	r1, [r4, #16]
 80118a2:	4650      	mov	r0, sl
 80118a4:	f7ff feb0 	bl	8011608 <_free_r>
 80118a8:	230c      	movs	r3, #12
 80118aa:	f8ca 3000 	str.w	r3, [sl]
 80118ae:	89a3      	ldrh	r3, [r4, #12]
 80118b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118b4:	81a3      	strh	r3, [r4, #12]
 80118b6:	f04f 30ff 	mov.w	r0, #4294967295
 80118ba:	e7e9      	b.n	8011890 <__ssputs_r+0x88>

080118bc <_svfiprintf_r>:
 80118bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c0:	4698      	mov	r8, r3
 80118c2:	898b      	ldrh	r3, [r1, #12]
 80118c4:	061b      	lsls	r3, r3, #24
 80118c6:	b09d      	sub	sp, #116	; 0x74
 80118c8:	4607      	mov	r7, r0
 80118ca:	460d      	mov	r5, r1
 80118cc:	4614      	mov	r4, r2
 80118ce:	d50e      	bpl.n	80118ee <_svfiprintf_r+0x32>
 80118d0:	690b      	ldr	r3, [r1, #16]
 80118d2:	b963      	cbnz	r3, 80118ee <_svfiprintf_r+0x32>
 80118d4:	2140      	movs	r1, #64	; 0x40
 80118d6:	f7ff ff0b 	bl	80116f0 <_malloc_r>
 80118da:	6028      	str	r0, [r5, #0]
 80118dc:	6128      	str	r0, [r5, #16]
 80118de:	b920      	cbnz	r0, 80118ea <_svfiprintf_r+0x2e>
 80118e0:	230c      	movs	r3, #12
 80118e2:	603b      	str	r3, [r7, #0]
 80118e4:	f04f 30ff 	mov.w	r0, #4294967295
 80118e8:	e0d0      	b.n	8011a8c <_svfiprintf_r+0x1d0>
 80118ea:	2340      	movs	r3, #64	; 0x40
 80118ec:	616b      	str	r3, [r5, #20]
 80118ee:	2300      	movs	r3, #0
 80118f0:	9309      	str	r3, [sp, #36]	; 0x24
 80118f2:	2320      	movs	r3, #32
 80118f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80118fc:	2330      	movs	r3, #48	; 0x30
 80118fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011aa4 <_svfiprintf_r+0x1e8>
 8011902:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011906:	f04f 0901 	mov.w	r9, #1
 801190a:	4623      	mov	r3, r4
 801190c:	469a      	mov	sl, r3
 801190e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011912:	b10a      	cbz	r2, 8011918 <_svfiprintf_r+0x5c>
 8011914:	2a25      	cmp	r2, #37	; 0x25
 8011916:	d1f9      	bne.n	801190c <_svfiprintf_r+0x50>
 8011918:	ebba 0b04 	subs.w	fp, sl, r4
 801191c:	d00b      	beq.n	8011936 <_svfiprintf_r+0x7a>
 801191e:	465b      	mov	r3, fp
 8011920:	4622      	mov	r2, r4
 8011922:	4629      	mov	r1, r5
 8011924:	4638      	mov	r0, r7
 8011926:	f7ff ff6f 	bl	8011808 <__ssputs_r>
 801192a:	3001      	adds	r0, #1
 801192c:	f000 80a9 	beq.w	8011a82 <_svfiprintf_r+0x1c6>
 8011930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011932:	445a      	add	r2, fp
 8011934:	9209      	str	r2, [sp, #36]	; 0x24
 8011936:	f89a 3000 	ldrb.w	r3, [sl]
 801193a:	2b00      	cmp	r3, #0
 801193c:	f000 80a1 	beq.w	8011a82 <_svfiprintf_r+0x1c6>
 8011940:	2300      	movs	r3, #0
 8011942:	f04f 32ff 	mov.w	r2, #4294967295
 8011946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801194a:	f10a 0a01 	add.w	sl, sl, #1
 801194e:	9304      	str	r3, [sp, #16]
 8011950:	9307      	str	r3, [sp, #28]
 8011952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011956:	931a      	str	r3, [sp, #104]	; 0x68
 8011958:	4654      	mov	r4, sl
 801195a:	2205      	movs	r2, #5
 801195c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011960:	4850      	ldr	r0, [pc, #320]	; (8011aa4 <_svfiprintf_r+0x1e8>)
 8011962:	f7ee fcdd 	bl	8000320 <memchr>
 8011966:	9a04      	ldr	r2, [sp, #16]
 8011968:	b9d8      	cbnz	r0, 80119a2 <_svfiprintf_r+0xe6>
 801196a:	06d0      	lsls	r0, r2, #27
 801196c:	bf44      	itt	mi
 801196e:	2320      	movmi	r3, #32
 8011970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011974:	0711      	lsls	r1, r2, #28
 8011976:	bf44      	itt	mi
 8011978:	232b      	movmi	r3, #43	; 0x2b
 801197a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801197e:	f89a 3000 	ldrb.w	r3, [sl]
 8011982:	2b2a      	cmp	r3, #42	; 0x2a
 8011984:	d015      	beq.n	80119b2 <_svfiprintf_r+0xf6>
 8011986:	9a07      	ldr	r2, [sp, #28]
 8011988:	4654      	mov	r4, sl
 801198a:	2000      	movs	r0, #0
 801198c:	f04f 0c0a 	mov.w	ip, #10
 8011990:	4621      	mov	r1, r4
 8011992:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011996:	3b30      	subs	r3, #48	; 0x30
 8011998:	2b09      	cmp	r3, #9
 801199a:	d94d      	bls.n	8011a38 <_svfiprintf_r+0x17c>
 801199c:	b1b0      	cbz	r0, 80119cc <_svfiprintf_r+0x110>
 801199e:	9207      	str	r2, [sp, #28]
 80119a0:	e014      	b.n	80119cc <_svfiprintf_r+0x110>
 80119a2:	eba0 0308 	sub.w	r3, r0, r8
 80119a6:	fa09 f303 	lsl.w	r3, r9, r3
 80119aa:	4313      	orrs	r3, r2
 80119ac:	9304      	str	r3, [sp, #16]
 80119ae:	46a2      	mov	sl, r4
 80119b0:	e7d2      	b.n	8011958 <_svfiprintf_r+0x9c>
 80119b2:	9b03      	ldr	r3, [sp, #12]
 80119b4:	1d19      	adds	r1, r3, #4
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	9103      	str	r1, [sp, #12]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	bfbb      	ittet	lt
 80119be:	425b      	neglt	r3, r3
 80119c0:	f042 0202 	orrlt.w	r2, r2, #2
 80119c4:	9307      	strge	r3, [sp, #28]
 80119c6:	9307      	strlt	r3, [sp, #28]
 80119c8:	bfb8      	it	lt
 80119ca:	9204      	strlt	r2, [sp, #16]
 80119cc:	7823      	ldrb	r3, [r4, #0]
 80119ce:	2b2e      	cmp	r3, #46	; 0x2e
 80119d0:	d10c      	bne.n	80119ec <_svfiprintf_r+0x130>
 80119d2:	7863      	ldrb	r3, [r4, #1]
 80119d4:	2b2a      	cmp	r3, #42	; 0x2a
 80119d6:	d134      	bne.n	8011a42 <_svfiprintf_r+0x186>
 80119d8:	9b03      	ldr	r3, [sp, #12]
 80119da:	1d1a      	adds	r2, r3, #4
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	9203      	str	r2, [sp, #12]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	bfb8      	it	lt
 80119e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80119e8:	3402      	adds	r4, #2
 80119ea:	9305      	str	r3, [sp, #20]
 80119ec:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8011ab4 <_svfiprintf_r+0x1f8>
 80119f0:	7821      	ldrb	r1, [r4, #0]
 80119f2:	2203      	movs	r2, #3
 80119f4:	4650      	mov	r0, sl
 80119f6:	f7ee fc93 	bl	8000320 <memchr>
 80119fa:	b138      	cbz	r0, 8011a0c <_svfiprintf_r+0x150>
 80119fc:	9b04      	ldr	r3, [sp, #16]
 80119fe:	eba0 000a 	sub.w	r0, r0, sl
 8011a02:	2240      	movs	r2, #64	; 0x40
 8011a04:	4082      	lsls	r2, r0
 8011a06:	4313      	orrs	r3, r2
 8011a08:	3401      	adds	r4, #1
 8011a0a:	9304      	str	r3, [sp, #16]
 8011a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a10:	4825      	ldr	r0, [pc, #148]	; (8011aa8 <_svfiprintf_r+0x1ec>)
 8011a12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a16:	2206      	movs	r2, #6
 8011a18:	f7ee fc82 	bl	8000320 <memchr>
 8011a1c:	2800      	cmp	r0, #0
 8011a1e:	d038      	beq.n	8011a92 <_svfiprintf_r+0x1d6>
 8011a20:	4b22      	ldr	r3, [pc, #136]	; (8011aac <_svfiprintf_r+0x1f0>)
 8011a22:	bb1b      	cbnz	r3, 8011a6c <_svfiprintf_r+0x1b0>
 8011a24:	9b03      	ldr	r3, [sp, #12]
 8011a26:	3307      	adds	r3, #7
 8011a28:	f023 0307 	bic.w	r3, r3, #7
 8011a2c:	3308      	adds	r3, #8
 8011a2e:	9303      	str	r3, [sp, #12]
 8011a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a32:	4433      	add	r3, r6
 8011a34:	9309      	str	r3, [sp, #36]	; 0x24
 8011a36:	e768      	b.n	801190a <_svfiprintf_r+0x4e>
 8011a38:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a3c:	460c      	mov	r4, r1
 8011a3e:	2001      	movs	r0, #1
 8011a40:	e7a6      	b.n	8011990 <_svfiprintf_r+0xd4>
 8011a42:	2300      	movs	r3, #0
 8011a44:	3401      	adds	r4, #1
 8011a46:	9305      	str	r3, [sp, #20]
 8011a48:	4619      	mov	r1, r3
 8011a4a:	f04f 0c0a 	mov.w	ip, #10
 8011a4e:	4620      	mov	r0, r4
 8011a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a54:	3a30      	subs	r2, #48	; 0x30
 8011a56:	2a09      	cmp	r2, #9
 8011a58:	d903      	bls.n	8011a62 <_svfiprintf_r+0x1a6>
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d0c6      	beq.n	80119ec <_svfiprintf_r+0x130>
 8011a5e:	9105      	str	r1, [sp, #20]
 8011a60:	e7c4      	b.n	80119ec <_svfiprintf_r+0x130>
 8011a62:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a66:	4604      	mov	r4, r0
 8011a68:	2301      	movs	r3, #1
 8011a6a:	e7f0      	b.n	8011a4e <_svfiprintf_r+0x192>
 8011a6c:	ab03      	add	r3, sp, #12
 8011a6e:	9300      	str	r3, [sp, #0]
 8011a70:	462a      	mov	r2, r5
 8011a72:	4b0f      	ldr	r3, [pc, #60]	; (8011ab0 <_svfiprintf_r+0x1f4>)
 8011a74:	a904      	add	r1, sp, #16
 8011a76:	4638      	mov	r0, r7
 8011a78:	f3af 8000 	nop.w
 8011a7c:	1c42      	adds	r2, r0, #1
 8011a7e:	4606      	mov	r6, r0
 8011a80:	d1d6      	bne.n	8011a30 <_svfiprintf_r+0x174>
 8011a82:	89ab      	ldrh	r3, [r5, #12]
 8011a84:	065b      	lsls	r3, r3, #25
 8011a86:	f53f af2d 	bmi.w	80118e4 <_svfiprintf_r+0x28>
 8011a8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a8c:	b01d      	add	sp, #116	; 0x74
 8011a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a92:	ab03      	add	r3, sp, #12
 8011a94:	9300      	str	r3, [sp, #0]
 8011a96:	462a      	mov	r2, r5
 8011a98:	4b05      	ldr	r3, [pc, #20]	; (8011ab0 <_svfiprintf_r+0x1f4>)
 8011a9a:	a904      	add	r1, sp, #16
 8011a9c:	4638      	mov	r0, r7
 8011a9e:	f000 f9bd 	bl	8011e1c <_printf_i>
 8011aa2:	e7eb      	b.n	8011a7c <_svfiprintf_r+0x1c0>
 8011aa4:	08015039 	.word	0x08015039
 8011aa8:	08015043 	.word	0x08015043
 8011aac:	00000000 	.word	0x00000000
 8011ab0:	08011809 	.word	0x08011809
 8011ab4:	0801503f 	.word	0x0801503f

08011ab8 <__sfputc_r>:
 8011ab8:	6893      	ldr	r3, [r2, #8]
 8011aba:	3b01      	subs	r3, #1
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	b410      	push	{r4}
 8011ac0:	6093      	str	r3, [r2, #8]
 8011ac2:	da08      	bge.n	8011ad6 <__sfputc_r+0x1e>
 8011ac4:	6994      	ldr	r4, [r2, #24]
 8011ac6:	42a3      	cmp	r3, r4
 8011ac8:	db01      	blt.n	8011ace <__sfputc_r+0x16>
 8011aca:	290a      	cmp	r1, #10
 8011acc:	d103      	bne.n	8011ad6 <__sfputc_r+0x1e>
 8011ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ad2:	f000 bb85 	b.w	80121e0 <__swbuf_r>
 8011ad6:	6813      	ldr	r3, [r2, #0]
 8011ad8:	1c58      	adds	r0, r3, #1
 8011ada:	6010      	str	r0, [r2, #0]
 8011adc:	7019      	strb	r1, [r3, #0]
 8011ade:	4608      	mov	r0, r1
 8011ae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ae4:	4770      	bx	lr

08011ae6 <__sfputs_r>:
 8011ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ae8:	4606      	mov	r6, r0
 8011aea:	460f      	mov	r7, r1
 8011aec:	4614      	mov	r4, r2
 8011aee:	18d5      	adds	r5, r2, r3
 8011af0:	42ac      	cmp	r4, r5
 8011af2:	d101      	bne.n	8011af8 <__sfputs_r+0x12>
 8011af4:	2000      	movs	r0, #0
 8011af6:	e007      	b.n	8011b08 <__sfputs_r+0x22>
 8011af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011afc:	463a      	mov	r2, r7
 8011afe:	4630      	mov	r0, r6
 8011b00:	f7ff ffda 	bl	8011ab8 <__sfputc_r>
 8011b04:	1c43      	adds	r3, r0, #1
 8011b06:	d1f3      	bne.n	8011af0 <__sfputs_r+0xa>
 8011b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011b0c <_vfiprintf_r>:
 8011b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b10:	460d      	mov	r5, r1
 8011b12:	b09d      	sub	sp, #116	; 0x74
 8011b14:	4614      	mov	r4, r2
 8011b16:	4698      	mov	r8, r3
 8011b18:	4606      	mov	r6, r0
 8011b1a:	b118      	cbz	r0, 8011b24 <_vfiprintf_r+0x18>
 8011b1c:	6a03      	ldr	r3, [r0, #32]
 8011b1e:	b90b      	cbnz	r3, 8011b24 <_vfiprintf_r+0x18>
 8011b20:	f7ff fba4 	bl	801126c <__sinit>
 8011b24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b26:	07d9      	lsls	r1, r3, #31
 8011b28:	d405      	bmi.n	8011b36 <_vfiprintf_r+0x2a>
 8011b2a:	89ab      	ldrh	r3, [r5, #12]
 8011b2c:	059a      	lsls	r2, r3, #22
 8011b2e:	d402      	bmi.n	8011b36 <_vfiprintf_r+0x2a>
 8011b30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b32:	f7ff fd3a 	bl	80115aa <__retarget_lock_acquire_recursive>
 8011b36:	89ab      	ldrh	r3, [r5, #12]
 8011b38:	071b      	lsls	r3, r3, #28
 8011b3a:	d501      	bpl.n	8011b40 <_vfiprintf_r+0x34>
 8011b3c:	692b      	ldr	r3, [r5, #16]
 8011b3e:	b99b      	cbnz	r3, 8011b68 <_vfiprintf_r+0x5c>
 8011b40:	4629      	mov	r1, r5
 8011b42:	4630      	mov	r0, r6
 8011b44:	f000 fb8a 	bl	801225c <__swsetup_r>
 8011b48:	b170      	cbz	r0, 8011b68 <_vfiprintf_r+0x5c>
 8011b4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b4c:	07dc      	lsls	r4, r3, #31
 8011b4e:	d504      	bpl.n	8011b5a <_vfiprintf_r+0x4e>
 8011b50:	f04f 30ff 	mov.w	r0, #4294967295
 8011b54:	b01d      	add	sp, #116	; 0x74
 8011b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b5a:	89ab      	ldrh	r3, [r5, #12]
 8011b5c:	0598      	lsls	r0, r3, #22
 8011b5e:	d4f7      	bmi.n	8011b50 <_vfiprintf_r+0x44>
 8011b60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b62:	f7ff fd23 	bl	80115ac <__retarget_lock_release_recursive>
 8011b66:	e7f3      	b.n	8011b50 <_vfiprintf_r+0x44>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8011b6c:	2320      	movs	r3, #32
 8011b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b72:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b76:	2330      	movs	r3, #48	; 0x30
 8011b78:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011d2c <_vfiprintf_r+0x220>
 8011b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b80:	f04f 0901 	mov.w	r9, #1
 8011b84:	4623      	mov	r3, r4
 8011b86:	469a      	mov	sl, r3
 8011b88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b8c:	b10a      	cbz	r2, 8011b92 <_vfiprintf_r+0x86>
 8011b8e:	2a25      	cmp	r2, #37	; 0x25
 8011b90:	d1f9      	bne.n	8011b86 <_vfiprintf_r+0x7a>
 8011b92:	ebba 0b04 	subs.w	fp, sl, r4
 8011b96:	d00b      	beq.n	8011bb0 <_vfiprintf_r+0xa4>
 8011b98:	465b      	mov	r3, fp
 8011b9a:	4622      	mov	r2, r4
 8011b9c:	4629      	mov	r1, r5
 8011b9e:	4630      	mov	r0, r6
 8011ba0:	f7ff ffa1 	bl	8011ae6 <__sfputs_r>
 8011ba4:	3001      	adds	r0, #1
 8011ba6:	f000 80a9 	beq.w	8011cfc <_vfiprintf_r+0x1f0>
 8011baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bac:	445a      	add	r2, fp
 8011bae:	9209      	str	r2, [sp, #36]	; 0x24
 8011bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	f000 80a1 	beq.w	8011cfc <_vfiprintf_r+0x1f0>
 8011bba:	2300      	movs	r3, #0
 8011bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8011bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bc4:	f10a 0a01 	add.w	sl, sl, #1
 8011bc8:	9304      	str	r3, [sp, #16]
 8011bca:	9307      	str	r3, [sp, #28]
 8011bcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bd0:	931a      	str	r3, [sp, #104]	; 0x68
 8011bd2:	4654      	mov	r4, sl
 8011bd4:	2205      	movs	r2, #5
 8011bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bda:	4854      	ldr	r0, [pc, #336]	; (8011d2c <_vfiprintf_r+0x220>)
 8011bdc:	f7ee fba0 	bl	8000320 <memchr>
 8011be0:	9a04      	ldr	r2, [sp, #16]
 8011be2:	b9d8      	cbnz	r0, 8011c1c <_vfiprintf_r+0x110>
 8011be4:	06d1      	lsls	r1, r2, #27
 8011be6:	bf44      	itt	mi
 8011be8:	2320      	movmi	r3, #32
 8011bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bee:	0713      	lsls	r3, r2, #28
 8011bf0:	bf44      	itt	mi
 8011bf2:	232b      	movmi	r3, #43	; 0x2b
 8011bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bf8:	f89a 3000 	ldrb.w	r3, [sl]
 8011bfc:	2b2a      	cmp	r3, #42	; 0x2a
 8011bfe:	d015      	beq.n	8011c2c <_vfiprintf_r+0x120>
 8011c00:	9a07      	ldr	r2, [sp, #28]
 8011c02:	4654      	mov	r4, sl
 8011c04:	2000      	movs	r0, #0
 8011c06:	f04f 0c0a 	mov.w	ip, #10
 8011c0a:	4621      	mov	r1, r4
 8011c0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c10:	3b30      	subs	r3, #48	; 0x30
 8011c12:	2b09      	cmp	r3, #9
 8011c14:	d94d      	bls.n	8011cb2 <_vfiprintf_r+0x1a6>
 8011c16:	b1b0      	cbz	r0, 8011c46 <_vfiprintf_r+0x13a>
 8011c18:	9207      	str	r2, [sp, #28]
 8011c1a:	e014      	b.n	8011c46 <_vfiprintf_r+0x13a>
 8011c1c:	eba0 0308 	sub.w	r3, r0, r8
 8011c20:	fa09 f303 	lsl.w	r3, r9, r3
 8011c24:	4313      	orrs	r3, r2
 8011c26:	9304      	str	r3, [sp, #16]
 8011c28:	46a2      	mov	sl, r4
 8011c2a:	e7d2      	b.n	8011bd2 <_vfiprintf_r+0xc6>
 8011c2c:	9b03      	ldr	r3, [sp, #12]
 8011c2e:	1d19      	adds	r1, r3, #4
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	9103      	str	r1, [sp, #12]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	bfbb      	ittet	lt
 8011c38:	425b      	neglt	r3, r3
 8011c3a:	f042 0202 	orrlt.w	r2, r2, #2
 8011c3e:	9307      	strge	r3, [sp, #28]
 8011c40:	9307      	strlt	r3, [sp, #28]
 8011c42:	bfb8      	it	lt
 8011c44:	9204      	strlt	r2, [sp, #16]
 8011c46:	7823      	ldrb	r3, [r4, #0]
 8011c48:	2b2e      	cmp	r3, #46	; 0x2e
 8011c4a:	d10c      	bne.n	8011c66 <_vfiprintf_r+0x15a>
 8011c4c:	7863      	ldrb	r3, [r4, #1]
 8011c4e:	2b2a      	cmp	r3, #42	; 0x2a
 8011c50:	d134      	bne.n	8011cbc <_vfiprintf_r+0x1b0>
 8011c52:	9b03      	ldr	r3, [sp, #12]
 8011c54:	1d1a      	adds	r2, r3, #4
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	9203      	str	r2, [sp, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	bfb8      	it	lt
 8011c5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c62:	3402      	adds	r4, #2
 8011c64:	9305      	str	r3, [sp, #20]
 8011c66:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011d3c <_vfiprintf_r+0x230>
 8011c6a:	7821      	ldrb	r1, [r4, #0]
 8011c6c:	2203      	movs	r2, #3
 8011c6e:	4650      	mov	r0, sl
 8011c70:	f7ee fb56 	bl	8000320 <memchr>
 8011c74:	b138      	cbz	r0, 8011c86 <_vfiprintf_r+0x17a>
 8011c76:	9b04      	ldr	r3, [sp, #16]
 8011c78:	eba0 000a 	sub.w	r0, r0, sl
 8011c7c:	2240      	movs	r2, #64	; 0x40
 8011c7e:	4082      	lsls	r2, r0
 8011c80:	4313      	orrs	r3, r2
 8011c82:	3401      	adds	r4, #1
 8011c84:	9304      	str	r3, [sp, #16]
 8011c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c8a:	4829      	ldr	r0, [pc, #164]	; (8011d30 <_vfiprintf_r+0x224>)
 8011c8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c90:	2206      	movs	r2, #6
 8011c92:	f7ee fb45 	bl	8000320 <memchr>
 8011c96:	2800      	cmp	r0, #0
 8011c98:	d03f      	beq.n	8011d1a <_vfiprintf_r+0x20e>
 8011c9a:	4b26      	ldr	r3, [pc, #152]	; (8011d34 <_vfiprintf_r+0x228>)
 8011c9c:	bb1b      	cbnz	r3, 8011ce6 <_vfiprintf_r+0x1da>
 8011c9e:	9b03      	ldr	r3, [sp, #12]
 8011ca0:	3307      	adds	r3, #7
 8011ca2:	f023 0307 	bic.w	r3, r3, #7
 8011ca6:	3308      	adds	r3, #8
 8011ca8:	9303      	str	r3, [sp, #12]
 8011caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cac:	443b      	add	r3, r7
 8011cae:	9309      	str	r3, [sp, #36]	; 0x24
 8011cb0:	e768      	b.n	8011b84 <_vfiprintf_r+0x78>
 8011cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cb6:	460c      	mov	r4, r1
 8011cb8:	2001      	movs	r0, #1
 8011cba:	e7a6      	b.n	8011c0a <_vfiprintf_r+0xfe>
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	3401      	adds	r4, #1
 8011cc0:	9305      	str	r3, [sp, #20]
 8011cc2:	4619      	mov	r1, r3
 8011cc4:	f04f 0c0a 	mov.w	ip, #10
 8011cc8:	4620      	mov	r0, r4
 8011cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cce:	3a30      	subs	r2, #48	; 0x30
 8011cd0:	2a09      	cmp	r2, #9
 8011cd2:	d903      	bls.n	8011cdc <_vfiprintf_r+0x1d0>
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d0c6      	beq.n	8011c66 <_vfiprintf_r+0x15a>
 8011cd8:	9105      	str	r1, [sp, #20]
 8011cda:	e7c4      	b.n	8011c66 <_vfiprintf_r+0x15a>
 8011cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ce0:	4604      	mov	r4, r0
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	e7f0      	b.n	8011cc8 <_vfiprintf_r+0x1bc>
 8011ce6:	ab03      	add	r3, sp, #12
 8011ce8:	9300      	str	r3, [sp, #0]
 8011cea:	462a      	mov	r2, r5
 8011cec:	4b12      	ldr	r3, [pc, #72]	; (8011d38 <_vfiprintf_r+0x22c>)
 8011cee:	a904      	add	r1, sp, #16
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	f3af 8000 	nop.w
 8011cf6:	4607      	mov	r7, r0
 8011cf8:	1c78      	adds	r0, r7, #1
 8011cfa:	d1d6      	bne.n	8011caa <_vfiprintf_r+0x19e>
 8011cfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cfe:	07d9      	lsls	r1, r3, #31
 8011d00:	d405      	bmi.n	8011d0e <_vfiprintf_r+0x202>
 8011d02:	89ab      	ldrh	r3, [r5, #12]
 8011d04:	059a      	lsls	r2, r3, #22
 8011d06:	d402      	bmi.n	8011d0e <_vfiprintf_r+0x202>
 8011d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d0a:	f7ff fc4f 	bl	80115ac <__retarget_lock_release_recursive>
 8011d0e:	89ab      	ldrh	r3, [r5, #12]
 8011d10:	065b      	lsls	r3, r3, #25
 8011d12:	f53f af1d 	bmi.w	8011b50 <_vfiprintf_r+0x44>
 8011d16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d18:	e71c      	b.n	8011b54 <_vfiprintf_r+0x48>
 8011d1a:	ab03      	add	r3, sp, #12
 8011d1c:	9300      	str	r3, [sp, #0]
 8011d1e:	462a      	mov	r2, r5
 8011d20:	4b05      	ldr	r3, [pc, #20]	; (8011d38 <_vfiprintf_r+0x22c>)
 8011d22:	a904      	add	r1, sp, #16
 8011d24:	4630      	mov	r0, r6
 8011d26:	f000 f879 	bl	8011e1c <_printf_i>
 8011d2a:	e7e4      	b.n	8011cf6 <_vfiprintf_r+0x1ea>
 8011d2c:	08015039 	.word	0x08015039
 8011d30:	08015043 	.word	0x08015043
 8011d34:	00000000 	.word	0x00000000
 8011d38:	08011ae7 	.word	0x08011ae7
 8011d3c:	0801503f 	.word	0x0801503f

08011d40 <_printf_common>:
 8011d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d44:	4616      	mov	r6, r2
 8011d46:	4699      	mov	r9, r3
 8011d48:	688a      	ldr	r2, [r1, #8]
 8011d4a:	690b      	ldr	r3, [r1, #16]
 8011d4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011d50:	4293      	cmp	r3, r2
 8011d52:	bfb8      	it	lt
 8011d54:	4613      	movlt	r3, r2
 8011d56:	6033      	str	r3, [r6, #0]
 8011d58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011d5c:	4607      	mov	r7, r0
 8011d5e:	460c      	mov	r4, r1
 8011d60:	b10a      	cbz	r2, 8011d66 <_printf_common+0x26>
 8011d62:	3301      	adds	r3, #1
 8011d64:	6033      	str	r3, [r6, #0]
 8011d66:	6823      	ldr	r3, [r4, #0]
 8011d68:	0699      	lsls	r1, r3, #26
 8011d6a:	bf42      	ittt	mi
 8011d6c:	6833      	ldrmi	r3, [r6, #0]
 8011d6e:	3302      	addmi	r3, #2
 8011d70:	6033      	strmi	r3, [r6, #0]
 8011d72:	6825      	ldr	r5, [r4, #0]
 8011d74:	f015 0506 	ands.w	r5, r5, #6
 8011d78:	d106      	bne.n	8011d88 <_printf_common+0x48>
 8011d7a:	f104 0a19 	add.w	sl, r4, #25
 8011d7e:	68e3      	ldr	r3, [r4, #12]
 8011d80:	6832      	ldr	r2, [r6, #0]
 8011d82:	1a9b      	subs	r3, r3, r2
 8011d84:	42ab      	cmp	r3, r5
 8011d86:	dc26      	bgt.n	8011dd6 <_printf_common+0x96>
 8011d88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011d8c:	1e13      	subs	r3, r2, #0
 8011d8e:	6822      	ldr	r2, [r4, #0]
 8011d90:	bf18      	it	ne
 8011d92:	2301      	movne	r3, #1
 8011d94:	0692      	lsls	r2, r2, #26
 8011d96:	d42b      	bmi.n	8011df0 <_printf_common+0xb0>
 8011d98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d9c:	4649      	mov	r1, r9
 8011d9e:	4638      	mov	r0, r7
 8011da0:	47c0      	blx	r8
 8011da2:	3001      	adds	r0, #1
 8011da4:	d01e      	beq.n	8011de4 <_printf_common+0xa4>
 8011da6:	6823      	ldr	r3, [r4, #0]
 8011da8:	6922      	ldr	r2, [r4, #16]
 8011daa:	f003 0306 	and.w	r3, r3, #6
 8011dae:	2b04      	cmp	r3, #4
 8011db0:	bf02      	ittt	eq
 8011db2:	68e5      	ldreq	r5, [r4, #12]
 8011db4:	6833      	ldreq	r3, [r6, #0]
 8011db6:	1aed      	subeq	r5, r5, r3
 8011db8:	68a3      	ldr	r3, [r4, #8]
 8011dba:	bf0c      	ite	eq
 8011dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011dc0:	2500      	movne	r5, #0
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	bfc4      	itt	gt
 8011dc6:	1a9b      	subgt	r3, r3, r2
 8011dc8:	18ed      	addgt	r5, r5, r3
 8011dca:	2600      	movs	r6, #0
 8011dcc:	341a      	adds	r4, #26
 8011dce:	42b5      	cmp	r5, r6
 8011dd0:	d11a      	bne.n	8011e08 <_printf_common+0xc8>
 8011dd2:	2000      	movs	r0, #0
 8011dd4:	e008      	b.n	8011de8 <_printf_common+0xa8>
 8011dd6:	2301      	movs	r3, #1
 8011dd8:	4652      	mov	r2, sl
 8011dda:	4649      	mov	r1, r9
 8011ddc:	4638      	mov	r0, r7
 8011dde:	47c0      	blx	r8
 8011de0:	3001      	adds	r0, #1
 8011de2:	d103      	bne.n	8011dec <_printf_common+0xac>
 8011de4:	f04f 30ff 	mov.w	r0, #4294967295
 8011de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dec:	3501      	adds	r5, #1
 8011dee:	e7c6      	b.n	8011d7e <_printf_common+0x3e>
 8011df0:	18e1      	adds	r1, r4, r3
 8011df2:	1c5a      	adds	r2, r3, #1
 8011df4:	2030      	movs	r0, #48	; 0x30
 8011df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011dfa:	4422      	add	r2, r4
 8011dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011e04:	3302      	adds	r3, #2
 8011e06:	e7c7      	b.n	8011d98 <_printf_common+0x58>
 8011e08:	2301      	movs	r3, #1
 8011e0a:	4622      	mov	r2, r4
 8011e0c:	4649      	mov	r1, r9
 8011e0e:	4638      	mov	r0, r7
 8011e10:	47c0      	blx	r8
 8011e12:	3001      	adds	r0, #1
 8011e14:	d0e6      	beq.n	8011de4 <_printf_common+0xa4>
 8011e16:	3601      	adds	r6, #1
 8011e18:	e7d9      	b.n	8011dce <_printf_common+0x8e>
	...

08011e1c <_printf_i>:
 8011e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e20:	7e0f      	ldrb	r7, [r1, #24]
 8011e22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011e24:	2f78      	cmp	r7, #120	; 0x78
 8011e26:	4691      	mov	r9, r2
 8011e28:	4680      	mov	r8, r0
 8011e2a:	460c      	mov	r4, r1
 8011e2c:	469a      	mov	sl, r3
 8011e2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011e32:	d807      	bhi.n	8011e44 <_printf_i+0x28>
 8011e34:	2f62      	cmp	r7, #98	; 0x62
 8011e36:	d80a      	bhi.n	8011e4e <_printf_i+0x32>
 8011e38:	2f00      	cmp	r7, #0
 8011e3a:	f000 80d4 	beq.w	8011fe6 <_printf_i+0x1ca>
 8011e3e:	2f58      	cmp	r7, #88	; 0x58
 8011e40:	f000 80c0 	beq.w	8011fc4 <_printf_i+0x1a8>
 8011e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011e4c:	e03a      	b.n	8011ec4 <_printf_i+0xa8>
 8011e4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011e52:	2b15      	cmp	r3, #21
 8011e54:	d8f6      	bhi.n	8011e44 <_printf_i+0x28>
 8011e56:	a101      	add	r1, pc, #4	; (adr r1, 8011e5c <_printf_i+0x40>)
 8011e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011e5c:	08011eb5 	.word	0x08011eb5
 8011e60:	08011ec9 	.word	0x08011ec9
 8011e64:	08011e45 	.word	0x08011e45
 8011e68:	08011e45 	.word	0x08011e45
 8011e6c:	08011e45 	.word	0x08011e45
 8011e70:	08011e45 	.word	0x08011e45
 8011e74:	08011ec9 	.word	0x08011ec9
 8011e78:	08011e45 	.word	0x08011e45
 8011e7c:	08011e45 	.word	0x08011e45
 8011e80:	08011e45 	.word	0x08011e45
 8011e84:	08011e45 	.word	0x08011e45
 8011e88:	08011fcd 	.word	0x08011fcd
 8011e8c:	08011ef5 	.word	0x08011ef5
 8011e90:	08011f87 	.word	0x08011f87
 8011e94:	08011e45 	.word	0x08011e45
 8011e98:	08011e45 	.word	0x08011e45
 8011e9c:	08011fef 	.word	0x08011fef
 8011ea0:	08011e45 	.word	0x08011e45
 8011ea4:	08011ef5 	.word	0x08011ef5
 8011ea8:	08011e45 	.word	0x08011e45
 8011eac:	08011e45 	.word	0x08011e45
 8011eb0:	08011f8f 	.word	0x08011f8f
 8011eb4:	682b      	ldr	r3, [r5, #0]
 8011eb6:	1d1a      	adds	r2, r3, #4
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	602a      	str	r2, [r5, #0]
 8011ebc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ec0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011ec4:	2301      	movs	r3, #1
 8011ec6:	e09f      	b.n	8012008 <_printf_i+0x1ec>
 8011ec8:	6820      	ldr	r0, [r4, #0]
 8011eca:	682b      	ldr	r3, [r5, #0]
 8011ecc:	0607      	lsls	r7, r0, #24
 8011ece:	f103 0104 	add.w	r1, r3, #4
 8011ed2:	6029      	str	r1, [r5, #0]
 8011ed4:	d501      	bpl.n	8011eda <_printf_i+0xbe>
 8011ed6:	681e      	ldr	r6, [r3, #0]
 8011ed8:	e003      	b.n	8011ee2 <_printf_i+0xc6>
 8011eda:	0646      	lsls	r6, r0, #25
 8011edc:	d5fb      	bpl.n	8011ed6 <_printf_i+0xba>
 8011ede:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011ee2:	2e00      	cmp	r6, #0
 8011ee4:	da03      	bge.n	8011eee <_printf_i+0xd2>
 8011ee6:	232d      	movs	r3, #45	; 0x2d
 8011ee8:	4276      	negs	r6, r6
 8011eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011eee:	485a      	ldr	r0, [pc, #360]	; (8012058 <_printf_i+0x23c>)
 8011ef0:	230a      	movs	r3, #10
 8011ef2:	e012      	b.n	8011f1a <_printf_i+0xfe>
 8011ef4:	682b      	ldr	r3, [r5, #0]
 8011ef6:	6820      	ldr	r0, [r4, #0]
 8011ef8:	1d19      	adds	r1, r3, #4
 8011efa:	6029      	str	r1, [r5, #0]
 8011efc:	0605      	lsls	r5, r0, #24
 8011efe:	d501      	bpl.n	8011f04 <_printf_i+0xe8>
 8011f00:	681e      	ldr	r6, [r3, #0]
 8011f02:	e002      	b.n	8011f0a <_printf_i+0xee>
 8011f04:	0641      	lsls	r1, r0, #25
 8011f06:	d5fb      	bpl.n	8011f00 <_printf_i+0xe4>
 8011f08:	881e      	ldrh	r6, [r3, #0]
 8011f0a:	4853      	ldr	r0, [pc, #332]	; (8012058 <_printf_i+0x23c>)
 8011f0c:	2f6f      	cmp	r7, #111	; 0x6f
 8011f0e:	bf0c      	ite	eq
 8011f10:	2308      	moveq	r3, #8
 8011f12:	230a      	movne	r3, #10
 8011f14:	2100      	movs	r1, #0
 8011f16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011f1a:	6865      	ldr	r5, [r4, #4]
 8011f1c:	60a5      	str	r5, [r4, #8]
 8011f1e:	2d00      	cmp	r5, #0
 8011f20:	bfa2      	ittt	ge
 8011f22:	6821      	ldrge	r1, [r4, #0]
 8011f24:	f021 0104 	bicge.w	r1, r1, #4
 8011f28:	6021      	strge	r1, [r4, #0]
 8011f2a:	b90e      	cbnz	r6, 8011f30 <_printf_i+0x114>
 8011f2c:	2d00      	cmp	r5, #0
 8011f2e:	d04b      	beq.n	8011fc8 <_printf_i+0x1ac>
 8011f30:	4615      	mov	r5, r2
 8011f32:	fbb6 f1f3 	udiv	r1, r6, r3
 8011f36:	fb03 6711 	mls	r7, r3, r1, r6
 8011f3a:	5dc7      	ldrb	r7, [r0, r7]
 8011f3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011f40:	4637      	mov	r7, r6
 8011f42:	42bb      	cmp	r3, r7
 8011f44:	460e      	mov	r6, r1
 8011f46:	d9f4      	bls.n	8011f32 <_printf_i+0x116>
 8011f48:	2b08      	cmp	r3, #8
 8011f4a:	d10b      	bne.n	8011f64 <_printf_i+0x148>
 8011f4c:	6823      	ldr	r3, [r4, #0]
 8011f4e:	07de      	lsls	r6, r3, #31
 8011f50:	d508      	bpl.n	8011f64 <_printf_i+0x148>
 8011f52:	6923      	ldr	r3, [r4, #16]
 8011f54:	6861      	ldr	r1, [r4, #4]
 8011f56:	4299      	cmp	r1, r3
 8011f58:	bfde      	ittt	le
 8011f5a:	2330      	movle	r3, #48	; 0x30
 8011f5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011f60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011f64:	1b52      	subs	r2, r2, r5
 8011f66:	6122      	str	r2, [r4, #16]
 8011f68:	f8cd a000 	str.w	sl, [sp]
 8011f6c:	464b      	mov	r3, r9
 8011f6e:	aa03      	add	r2, sp, #12
 8011f70:	4621      	mov	r1, r4
 8011f72:	4640      	mov	r0, r8
 8011f74:	f7ff fee4 	bl	8011d40 <_printf_common>
 8011f78:	3001      	adds	r0, #1
 8011f7a:	d14a      	bne.n	8012012 <_printf_i+0x1f6>
 8011f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f80:	b004      	add	sp, #16
 8011f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f86:	6823      	ldr	r3, [r4, #0]
 8011f88:	f043 0320 	orr.w	r3, r3, #32
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	4833      	ldr	r0, [pc, #204]	; (801205c <_printf_i+0x240>)
 8011f90:	2778      	movs	r7, #120	; 0x78
 8011f92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011f96:	6823      	ldr	r3, [r4, #0]
 8011f98:	6829      	ldr	r1, [r5, #0]
 8011f9a:	061f      	lsls	r7, r3, #24
 8011f9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8011fa0:	d402      	bmi.n	8011fa8 <_printf_i+0x18c>
 8011fa2:	065f      	lsls	r7, r3, #25
 8011fa4:	bf48      	it	mi
 8011fa6:	b2b6      	uxthmi	r6, r6
 8011fa8:	07df      	lsls	r7, r3, #31
 8011faa:	bf48      	it	mi
 8011fac:	f043 0320 	orrmi.w	r3, r3, #32
 8011fb0:	6029      	str	r1, [r5, #0]
 8011fb2:	bf48      	it	mi
 8011fb4:	6023      	strmi	r3, [r4, #0]
 8011fb6:	b91e      	cbnz	r6, 8011fc0 <_printf_i+0x1a4>
 8011fb8:	6823      	ldr	r3, [r4, #0]
 8011fba:	f023 0320 	bic.w	r3, r3, #32
 8011fbe:	6023      	str	r3, [r4, #0]
 8011fc0:	2310      	movs	r3, #16
 8011fc2:	e7a7      	b.n	8011f14 <_printf_i+0xf8>
 8011fc4:	4824      	ldr	r0, [pc, #144]	; (8012058 <_printf_i+0x23c>)
 8011fc6:	e7e4      	b.n	8011f92 <_printf_i+0x176>
 8011fc8:	4615      	mov	r5, r2
 8011fca:	e7bd      	b.n	8011f48 <_printf_i+0x12c>
 8011fcc:	682b      	ldr	r3, [r5, #0]
 8011fce:	6826      	ldr	r6, [r4, #0]
 8011fd0:	6961      	ldr	r1, [r4, #20]
 8011fd2:	1d18      	adds	r0, r3, #4
 8011fd4:	6028      	str	r0, [r5, #0]
 8011fd6:	0635      	lsls	r5, r6, #24
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	d501      	bpl.n	8011fe0 <_printf_i+0x1c4>
 8011fdc:	6019      	str	r1, [r3, #0]
 8011fde:	e002      	b.n	8011fe6 <_printf_i+0x1ca>
 8011fe0:	0670      	lsls	r0, r6, #25
 8011fe2:	d5fb      	bpl.n	8011fdc <_printf_i+0x1c0>
 8011fe4:	8019      	strh	r1, [r3, #0]
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	6123      	str	r3, [r4, #16]
 8011fea:	4615      	mov	r5, r2
 8011fec:	e7bc      	b.n	8011f68 <_printf_i+0x14c>
 8011fee:	682b      	ldr	r3, [r5, #0]
 8011ff0:	1d1a      	adds	r2, r3, #4
 8011ff2:	602a      	str	r2, [r5, #0]
 8011ff4:	681d      	ldr	r5, [r3, #0]
 8011ff6:	6862      	ldr	r2, [r4, #4]
 8011ff8:	2100      	movs	r1, #0
 8011ffa:	4628      	mov	r0, r5
 8011ffc:	f7ee f990 	bl	8000320 <memchr>
 8012000:	b108      	cbz	r0, 8012006 <_printf_i+0x1ea>
 8012002:	1b40      	subs	r0, r0, r5
 8012004:	6060      	str	r0, [r4, #4]
 8012006:	6863      	ldr	r3, [r4, #4]
 8012008:	6123      	str	r3, [r4, #16]
 801200a:	2300      	movs	r3, #0
 801200c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012010:	e7aa      	b.n	8011f68 <_printf_i+0x14c>
 8012012:	6923      	ldr	r3, [r4, #16]
 8012014:	462a      	mov	r2, r5
 8012016:	4649      	mov	r1, r9
 8012018:	4640      	mov	r0, r8
 801201a:	47d0      	blx	sl
 801201c:	3001      	adds	r0, #1
 801201e:	d0ad      	beq.n	8011f7c <_printf_i+0x160>
 8012020:	6823      	ldr	r3, [r4, #0]
 8012022:	079b      	lsls	r3, r3, #30
 8012024:	d413      	bmi.n	801204e <_printf_i+0x232>
 8012026:	68e0      	ldr	r0, [r4, #12]
 8012028:	9b03      	ldr	r3, [sp, #12]
 801202a:	4298      	cmp	r0, r3
 801202c:	bfb8      	it	lt
 801202e:	4618      	movlt	r0, r3
 8012030:	e7a6      	b.n	8011f80 <_printf_i+0x164>
 8012032:	2301      	movs	r3, #1
 8012034:	4632      	mov	r2, r6
 8012036:	4649      	mov	r1, r9
 8012038:	4640      	mov	r0, r8
 801203a:	47d0      	blx	sl
 801203c:	3001      	adds	r0, #1
 801203e:	d09d      	beq.n	8011f7c <_printf_i+0x160>
 8012040:	3501      	adds	r5, #1
 8012042:	68e3      	ldr	r3, [r4, #12]
 8012044:	9903      	ldr	r1, [sp, #12]
 8012046:	1a5b      	subs	r3, r3, r1
 8012048:	42ab      	cmp	r3, r5
 801204a:	dcf2      	bgt.n	8012032 <_printf_i+0x216>
 801204c:	e7eb      	b.n	8012026 <_printf_i+0x20a>
 801204e:	2500      	movs	r5, #0
 8012050:	f104 0619 	add.w	r6, r4, #25
 8012054:	e7f5      	b.n	8012042 <_printf_i+0x226>
 8012056:	bf00      	nop
 8012058:	0801504a 	.word	0x0801504a
 801205c:	0801505b 	.word	0x0801505b

08012060 <__sflush_r>:
 8012060:	898a      	ldrh	r2, [r1, #12]
 8012062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012066:	4605      	mov	r5, r0
 8012068:	0710      	lsls	r0, r2, #28
 801206a:	460c      	mov	r4, r1
 801206c:	d458      	bmi.n	8012120 <__sflush_r+0xc0>
 801206e:	684b      	ldr	r3, [r1, #4]
 8012070:	2b00      	cmp	r3, #0
 8012072:	dc05      	bgt.n	8012080 <__sflush_r+0x20>
 8012074:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012076:	2b00      	cmp	r3, #0
 8012078:	dc02      	bgt.n	8012080 <__sflush_r+0x20>
 801207a:	2000      	movs	r0, #0
 801207c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012080:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012082:	2e00      	cmp	r6, #0
 8012084:	d0f9      	beq.n	801207a <__sflush_r+0x1a>
 8012086:	2300      	movs	r3, #0
 8012088:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801208c:	682f      	ldr	r7, [r5, #0]
 801208e:	6a21      	ldr	r1, [r4, #32]
 8012090:	602b      	str	r3, [r5, #0]
 8012092:	d032      	beq.n	80120fa <__sflush_r+0x9a>
 8012094:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012096:	89a3      	ldrh	r3, [r4, #12]
 8012098:	075a      	lsls	r2, r3, #29
 801209a:	d505      	bpl.n	80120a8 <__sflush_r+0x48>
 801209c:	6863      	ldr	r3, [r4, #4]
 801209e:	1ac0      	subs	r0, r0, r3
 80120a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80120a2:	b10b      	cbz	r3, 80120a8 <__sflush_r+0x48>
 80120a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80120a6:	1ac0      	subs	r0, r0, r3
 80120a8:	2300      	movs	r3, #0
 80120aa:	4602      	mov	r2, r0
 80120ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80120ae:	6a21      	ldr	r1, [r4, #32]
 80120b0:	4628      	mov	r0, r5
 80120b2:	47b0      	blx	r6
 80120b4:	1c43      	adds	r3, r0, #1
 80120b6:	89a3      	ldrh	r3, [r4, #12]
 80120b8:	d106      	bne.n	80120c8 <__sflush_r+0x68>
 80120ba:	6829      	ldr	r1, [r5, #0]
 80120bc:	291d      	cmp	r1, #29
 80120be:	d82b      	bhi.n	8012118 <__sflush_r+0xb8>
 80120c0:	4a29      	ldr	r2, [pc, #164]	; (8012168 <__sflush_r+0x108>)
 80120c2:	410a      	asrs	r2, r1
 80120c4:	07d6      	lsls	r6, r2, #31
 80120c6:	d427      	bmi.n	8012118 <__sflush_r+0xb8>
 80120c8:	2200      	movs	r2, #0
 80120ca:	6062      	str	r2, [r4, #4]
 80120cc:	04d9      	lsls	r1, r3, #19
 80120ce:	6922      	ldr	r2, [r4, #16]
 80120d0:	6022      	str	r2, [r4, #0]
 80120d2:	d504      	bpl.n	80120de <__sflush_r+0x7e>
 80120d4:	1c42      	adds	r2, r0, #1
 80120d6:	d101      	bne.n	80120dc <__sflush_r+0x7c>
 80120d8:	682b      	ldr	r3, [r5, #0]
 80120da:	b903      	cbnz	r3, 80120de <__sflush_r+0x7e>
 80120dc:	6560      	str	r0, [r4, #84]	; 0x54
 80120de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120e0:	602f      	str	r7, [r5, #0]
 80120e2:	2900      	cmp	r1, #0
 80120e4:	d0c9      	beq.n	801207a <__sflush_r+0x1a>
 80120e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80120ea:	4299      	cmp	r1, r3
 80120ec:	d002      	beq.n	80120f4 <__sflush_r+0x94>
 80120ee:	4628      	mov	r0, r5
 80120f0:	f7ff fa8a 	bl	8011608 <_free_r>
 80120f4:	2000      	movs	r0, #0
 80120f6:	6360      	str	r0, [r4, #52]	; 0x34
 80120f8:	e7c0      	b.n	801207c <__sflush_r+0x1c>
 80120fa:	2301      	movs	r3, #1
 80120fc:	4628      	mov	r0, r5
 80120fe:	47b0      	blx	r6
 8012100:	1c41      	adds	r1, r0, #1
 8012102:	d1c8      	bne.n	8012096 <__sflush_r+0x36>
 8012104:	682b      	ldr	r3, [r5, #0]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d0c5      	beq.n	8012096 <__sflush_r+0x36>
 801210a:	2b1d      	cmp	r3, #29
 801210c:	d001      	beq.n	8012112 <__sflush_r+0xb2>
 801210e:	2b16      	cmp	r3, #22
 8012110:	d101      	bne.n	8012116 <__sflush_r+0xb6>
 8012112:	602f      	str	r7, [r5, #0]
 8012114:	e7b1      	b.n	801207a <__sflush_r+0x1a>
 8012116:	89a3      	ldrh	r3, [r4, #12]
 8012118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801211c:	81a3      	strh	r3, [r4, #12]
 801211e:	e7ad      	b.n	801207c <__sflush_r+0x1c>
 8012120:	690f      	ldr	r7, [r1, #16]
 8012122:	2f00      	cmp	r7, #0
 8012124:	d0a9      	beq.n	801207a <__sflush_r+0x1a>
 8012126:	0793      	lsls	r3, r2, #30
 8012128:	680e      	ldr	r6, [r1, #0]
 801212a:	bf08      	it	eq
 801212c:	694b      	ldreq	r3, [r1, #20]
 801212e:	600f      	str	r7, [r1, #0]
 8012130:	bf18      	it	ne
 8012132:	2300      	movne	r3, #0
 8012134:	eba6 0807 	sub.w	r8, r6, r7
 8012138:	608b      	str	r3, [r1, #8]
 801213a:	f1b8 0f00 	cmp.w	r8, #0
 801213e:	dd9c      	ble.n	801207a <__sflush_r+0x1a>
 8012140:	6a21      	ldr	r1, [r4, #32]
 8012142:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012144:	4643      	mov	r3, r8
 8012146:	463a      	mov	r2, r7
 8012148:	4628      	mov	r0, r5
 801214a:	47b0      	blx	r6
 801214c:	2800      	cmp	r0, #0
 801214e:	dc06      	bgt.n	801215e <__sflush_r+0xfe>
 8012150:	89a3      	ldrh	r3, [r4, #12]
 8012152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012156:	81a3      	strh	r3, [r4, #12]
 8012158:	f04f 30ff 	mov.w	r0, #4294967295
 801215c:	e78e      	b.n	801207c <__sflush_r+0x1c>
 801215e:	4407      	add	r7, r0
 8012160:	eba8 0800 	sub.w	r8, r8, r0
 8012164:	e7e9      	b.n	801213a <__sflush_r+0xda>
 8012166:	bf00      	nop
 8012168:	dfbffffe 	.word	0xdfbffffe

0801216c <_fflush_r>:
 801216c:	b538      	push	{r3, r4, r5, lr}
 801216e:	690b      	ldr	r3, [r1, #16]
 8012170:	4605      	mov	r5, r0
 8012172:	460c      	mov	r4, r1
 8012174:	b913      	cbnz	r3, 801217c <_fflush_r+0x10>
 8012176:	2500      	movs	r5, #0
 8012178:	4628      	mov	r0, r5
 801217a:	bd38      	pop	{r3, r4, r5, pc}
 801217c:	b118      	cbz	r0, 8012186 <_fflush_r+0x1a>
 801217e:	6a03      	ldr	r3, [r0, #32]
 8012180:	b90b      	cbnz	r3, 8012186 <_fflush_r+0x1a>
 8012182:	f7ff f873 	bl	801126c <__sinit>
 8012186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801218a:	2b00      	cmp	r3, #0
 801218c:	d0f3      	beq.n	8012176 <_fflush_r+0xa>
 801218e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012190:	07d0      	lsls	r0, r2, #31
 8012192:	d404      	bmi.n	801219e <_fflush_r+0x32>
 8012194:	0599      	lsls	r1, r3, #22
 8012196:	d402      	bmi.n	801219e <_fflush_r+0x32>
 8012198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801219a:	f7ff fa06 	bl	80115aa <__retarget_lock_acquire_recursive>
 801219e:	4628      	mov	r0, r5
 80121a0:	4621      	mov	r1, r4
 80121a2:	f7ff ff5d 	bl	8012060 <__sflush_r>
 80121a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121a8:	07da      	lsls	r2, r3, #31
 80121aa:	4605      	mov	r5, r0
 80121ac:	d4e4      	bmi.n	8012178 <_fflush_r+0xc>
 80121ae:	89a3      	ldrh	r3, [r4, #12]
 80121b0:	059b      	lsls	r3, r3, #22
 80121b2:	d4e1      	bmi.n	8012178 <_fflush_r+0xc>
 80121b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121b6:	f7ff f9f9 	bl	80115ac <__retarget_lock_release_recursive>
 80121ba:	e7dd      	b.n	8012178 <_fflush_r+0xc>

080121bc <fiprintf>:
 80121bc:	b40e      	push	{r1, r2, r3}
 80121be:	b503      	push	{r0, r1, lr}
 80121c0:	4601      	mov	r1, r0
 80121c2:	ab03      	add	r3, sp, #12
 80121c4:	4805      	ldr	r0, [pc, #20]	; (80121dc <fiprintf+0x20>)
 80121c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80121ca:	6800      	ldr	r0, [r0, #0]
 80121cc:	9301      	str	r3, [sp, #4]
 80121ce:	f7ff fc9d 	bl	8011b0c <_vfiprintf_r>
 80121d2:	b002      	add	sp, #8
 80121d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80121d8:	b003      	add	sp, #12
 80121da:	4770      	bx	lr
 80121dc:	24000088 	.word	0x24000088

080121e0 <__swbuf_r>:
 80121e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121e2:	460e      	mov	r6, r1
 80121e4:	4614      	mov	r4, r2
 80121e6:	4605      	mov	r5, r0
 80121e8:	b118      	cbz	r0, 80121f2 <__swbuf_r+0x12>
 80121ea:	6a03      	ldr	r3, [r0, #32]
 80121ec:	b90b      	cbnz	r3, 80121f2 <__swbuf_r+0x12>
 80121ee:	f7ff f83d 	bl	801126c <__sinit>
 80121f2:	69a3      	ldr	r3, [r4, #24]
 80121f4:	60a3      	str	r3, [r4, #8]
 80121f6:	89a3      	ldrh	r3, [r4, #12]
 80121f8:	071a      	lsls	r2, r3, #28
 80121fa:	d525      	bpl.n	8012248 <__swbuf_r+0x68>
 80121fc:	6923      	ldr	r3, [r4, #16]
 80121fe:	b31b      	cbz	r3, 8012248 <__swbuf_r+0x68>
 8012200:	6823      	ldr	r3, [r4, #0]
 8012202:	6922      	ldr	r2, [r4, #16]
 8012204:	1a98      	subs	r0, r3, r2
 8012206:	6963      	ldr	r3, [r4, #20]
 8012208:	b2f6      	uxtb	r6, r6
 801220a:	4283      	cmp	r3, r0
 801220c:	4637      	mov	r7, r6
 801220e:	dc04      	bgt.n	801221a <__swbuf_r+0x3a>
 8012210:	4621      	mov	r1, r4
 8012212:	4628      	mov	r0, r5
 8012214:	f7ff ffaa 	bl	801216c <_fflush_r>
 8012218:	b9e0      	cbnz	r0, 8012254 <__swbuf_r+0x74>
 801221a:	68a3      	ldr	r3, [r4, #8]
 801221c:	3b01      	subs	r3, #1
 801221e:	60a3      	str	r3, [r4, #8]
 8012220:	6823      	ldr	r3, [r4, #0]
 8012222:	1c5a      	adds	r2, r3, #1
 8012224:	6022      	str	r2, [r4, #0]
 8012226:	701e      	strb	r6, [r3, #0]
 8012228:	6962      	ldr	r2, [r4, #20]
 801222a:	1c43      	adds	r3, r0, #1
 801222c:	429a      	cmp	r2, r3
 801222e:	d004      	beq.n	801223a <__swbuf_r+0x5a>
 8012230:	89a3      	ldrh	r3, [r4, #12]
 8012232:	07db      	lsls	r3, r3, #31
 8012234:	d506      	bpl.n	8012244 <__swbuf_r+0x64>
 8012236:	2e0a      	cmp	r6, #10
 8012238:	d104      	bne.n	8012244 <__swbuf_r+0x64>
 801223a:	4621      	mov	r1, r4
 801223c:	4628      	mov	r0, r5
 801223e:	f7ff ff95 	bl	801216c <_fflush_r>
 8012242:	b938      	cbnz	r0, 8012254 <__swbuf_r+0x74>
 8012244:	4638      	mov	r0, r7
 8012246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012248:	4621      	mov	r1, r4
 801224a:	4628      	mov	r0, r5
 801224c:	f000 f806 	bl	801225c <__swsetup_r>
 8012250:	2800      	cmp	r0, #0
 8012252:	d0d5      	beq.n	8012200 <__swbuf_r+0x20>
 8012254:	f04f 37ff 	mov.w	r7, #4294967295
 8012258:	e7f4      	b.n	8012244 <__swbuf_r+0x64>
	...

0801225c <__swsetup_r>:
 801225c:	b538      	push	{r3, r4, r5, lr}
 801225e:	4b2a      	ldr	r3, [pc, #168]	; (8012308 <__swsetup_r+0xac>)
 8012260:	4605      	mov	r5, r0
 8012262:	6818      	ldr	r0, [r3, #0]
 8012264:	460c      	mov	r4, r1
 8012266:	b118      	cbz	r0, 8012270 <__swsetup_r+0x14>
 8012268:	6a03      	ldr	r3, [r0, #32]
 801226a:	b90b      	cbnz	r3, 8012270 <__swsetup_r+0x14>
 801226c:	f7fe fffe 	bl	801126c <__sinit>
 8012270:	89a3      	ldrh	r3, [r4, #12]
 8012272:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012276:	0718      	lsls	r0, r3, #28
 8012278:	d422      	bmi.n	80122c0 <__swsetup_r+0x64>
 801227a:	06d9      	lsls	r1, r3, #27
 801227c:	d407      	bmi.n	801228e <__swsetup_r+0x32>
 801227e:	2309      	movs	r3, #9
 8012280:	602b      	str	r3, [r5, #0]
 8012282:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012286:	81a3      	strh	r3, [r4, #12]
 8012288:	f04f 30ff 	mov.w	r0, #4294967295
 801228c:	e034      	b.n	80122f8 <__swsetup_r+0x9c>
 801228e:	0758      	lsls	r0, r3, #29
 8012290:	d512      	bpl.n	80122b8 <__swsetup_r+0x5c>
 8012292:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012294:	b141      	cbz	r1, 80122a8 <__swsetup_r+0x4c>
 8012296:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801229a:	4299      	cmp	r1, r3
 801229c:	d002      	beq.n	80122a4 <__swsetup_r+0x48>
 801229e:	4628      	mov	r0, r5
 80122a0:	f7ff f9b2 	bl	8011608 <_free_r>
 80122a4:	2300      	movs	r3, #0
 80122a6:	6363      	str	r3, [r4, #52]	; 0x34
 80122a8:	89a3      	ldrh	r3, [r4, #12]
 80122aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80122ae:	81a3      	strh	r3, [r4, #12]
 80122b0:	2300      	movs	r3, #0
 80122b2:	6063      	str	r3, [r4, #4]
 80122b4:	6923      	ldr	r3, [r4, #16]
 80122b6:	6023      	str	r3, [r4, #0]
 80122b8:	89a3      	ldrh	r3, [r4, #12]
 80122ba:	f043 0308 	orr.w	r3, r3, #8
 80122be:	81a3      	strh	r3, [r4, #12]
 80122c0:	6923      	ldr	r3, [r4, #16]
 80122c2:	b94b      	cbnz	r3, 80122d8 <__swsetup_r+0x7c>
 80122c4:	89a3      	ldrh	r3, [r4, #12]
 80122c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80122ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80122ce:	d003      	beq.n	80122d8 <__swsetup_r+0x7c>
 80122d0:	4621      	mov	r1, r4
 80122d2:	4628      	mov	r0, r5
 80122d4:	f000 f886 	bl	80123e4 <__smakebuf_r>
 80122d8:	89a0      	ldrh	r0, [r4, #12]
 80122da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122de:	f010 0301 	ands.w	r3, r0, #1
 80122e2:	d00a      	beq.n	80122fa <__swsetup_r+0x9e>
 80122e4:	2300      	movs	r3, #0
 80122e6:	60a3      	str	r3, [r4, #8]
 80122e8:	6963      	ldr	r3, [r4, #20]
 80122ea:	425b      	negs	r3, r3
 80122ec:	61a3      	str	r3, [r4, #24]
 80122ee:	6923      	ldr	r3, [r4, #16]
 80122f0:	b943      	cbnz	r3, 8012304 <__swsetup_r+0xa8>
 80122f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80122f6:	d1c4      	bne.n	8012282 <__swsetup_r+0x26>
 80122f8:	bd38      	pop	{r3, r4, r5, pc}
 80122fa:	0781      	lsls	r1, r0, #30
 80122fc:	bf58      	it	pl
 80122fe:	6963      	ldrpl	r3, [r4, #20]
 8012300:	60a3      	str	r3, [r4, #8]
 8012302:	e7f4      	b.n	80122ee <__swsetup_r+0x92>
 8012304:	2000      	movs	r0, #0
 8012306:	e7f7      	b.n	80122f8 <__swsetup_r+0x9c>
 8012308:	24000088 	.word	0x24000088

0801230c <_sbrk_r>:
 801230c:	b538      	push	{r3, r4, r5, lr}
 801230e:	4d06      	ldr	r5, [pc, #24]	; (8012328 <_sbrk_r+0x1c>)
 8012310:	2300      	movs	r3, #0
 8012312:	4604      	mov	r4, r0
 8012314:	4608      	mov	r0, r1
 8012316:	602b      	str	r3, [r5, #0]
 8012318:	f7ef fab4 	bl	8001884 <_sbrk>
 801231c:	1c43      	adds	r3, r0, #1
 801231e:	d102      	bne.n	8012326 <_sbrk_r+0x1a>
 8012320:	682b      	ldr	r3, [r5, #0]
 8012322:	b103      	cbz	r3, 8012326 <_sbrk_r+0x1a>
 8012324:	6023      	str	r3, [r4, #0]
 8012326:	bd38      	pop	{r3, r4, r5, pc}
 8012328:	240108fc 	.word	0x240108fc

0801232c <abort>:
 801232c:	b508      	push	{r3, lr}
 801232e:	2006      	movs	r0, #6
 8012330:	f000 f8bc 	bl	80124ac <raise>
 8012334:	2001      	movs	r0, #1
 8012336:	f7ef fa75 	bl	8001824 <_exit>

0801233a <_realloc_r>:
 801233a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801233e:	4680      	mov	r8, r0
 8012340:	4614      	mov	r4, r2
 8012342:	460e      	mov	r6, r1
 8012344:	b921      	cbnz	r1, 8012350 <_realloc_r+0x16>
 8012346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801234a:	4611      	mov	r1, r2
 801234c:	f7ff b9d0 	b.w	80116f0 <_malloc_r>
 8012350:	b92a      	cbnz	r2, 801235e <_realloc_r+0x24>
 8012352:	f7ff f959 	bl	8011608 <_free_r>
 8012356:	4625      	mov	r5, r4
 8012358:	4628      	mov	r0, r5
 801235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801235e:	f000 f8e3 	bl	8012528 <_malloc_usable_size_r>
 8012362:	4284      	cmp	r4, r0
 8012364:	4607      	mov	r7, r0
 8012366:	d802      	bhi.n	801236e <_realloc_r+0x34>
 8012368:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801236c:	d812      	bhi.n	8012394 <_realloc_r+0x5a>
 801236e:	4621      	mov	r1, r4
 8012370:	4640      	mov	r0, r8
 8012372:	f7ff f9bd 	bl	80116f0 <_malloc_r>
 8012376:	4605      	mov	r5, r0
 8012378:	2800      	cmp	r0, #0
 801237a:	d0ed      	beq.n	8012358 <_realloc_r+0x1e>
 801237c:	42bc      	cmp	r4, r7
 801237e:	4622      	mov	r2, r4
 8012380:	4631      	mov	r1, r6
 8012382:	bf28      	it	cs
 8012384:	463a      	movcs	r2, r7
 8012386:	f7ff f912 	bl	80115ae <memcpy>
 801238a:	4631      	mov	r1, r6
 801238c:	4640      	mov	r0, r8
 801238e:	f7ff f93b 	bl	8011608 <_free_r>
 8012392:	e7e1      	b.n	8012358 <_realloc_r+0x1e>
 8012394:	4635      	mov	r5, r6
 8012396:	e7df      	b.n	8012358 <_realloc_r+0x1e>

08012398 <__swhatbuf_r>:
 8012398:	b570      	push	{r4, r5, r6, lr}
 801239a:	460c      	mov	r4, r1
 801239c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123a0:	2900      	cmp	r1, #0
 80123a2:	b096      	sub	sp, #88	; 0x58
 80123a4:	4615      	mov	r5, r2
 80123a6:	461e      	mov	r6, r3
 80123a8:	da0d      	bge.n	80123c6 <__swhatbuf_r+0x2e>
 80123aa:	89a3      	ldrh	r3, [r4, #12]
 80123ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80123b0:	f04f 0100 	mov.w	r1, #0
 80123b4:	bf0c      	ite	eq
 80123b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80123ba:	2340      	movne	r3, #64	; 0x40
 80123bc:	2000      	movs	r0, #0
 80123be:	6031      	str	r1, [r6, #0]
 80123c0:	602b      	str	r3, [r5, #0]
 80123c2:	b016      	add	sp, #88	; 0x58
 80123c4:	bd70      	pop	{r4, r5, r6, pc}
 80123c6:	466a      	mov	r2, sp
 80123c8:	f000 f878 	bl	80124bc <_fstat_r>
 80123cc:	2800      	cmp	r0, #0
 80123ce:	dbec      	blt.n	80123aa <__swhatbuf_r+0x12>
 80123d0:	9901      	ldr	r1, [sp, #4]
 80123d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80123d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80123da:	4259      	negs	r1, r3
 80123dc:	4159      	adcs	r1, r3
 80123de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80123e2:	e7eb      	b.n	80123bc <__swhatbuf_r+0x24>

080123e4 <__smakebuf_r>:
 80123e4:	898b      	ldrh	r3, [r1, #12]
 80123e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80123e8:	079d      	lsls	r5, r3, #30
 80123ea:	4606      	mov	r6, r0
 80123ec:	460c      	mov	r4, r1
 80123ee:	d507      	bpl.n	8012400 <__smakebuf_r+0x1c>
 80123f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80123f4:	6023      	str	r3, [r4, #0]
 80123f6:	6123      	str	r3, [r4, #16]
 80123f8:	2301      	movs	r3, #1
 80123fa:	6163      	str	r3, [r4, #20]
 80123fc:	b002      	add	sp, #8
 80123fe:	bd70      	pop	{r4, r5, r6, pc}
 8012400:	ab01      	add	r3, sp, #4
 8012402:	466a      	mov	r2, sp
 8012404:	f7ff ffc8 	bl	8012398 <__swhatbuf_r>
 8012408:	9900      	ldr	r1, [sp, #0]
 801240a:	4605      	mov	r5, r0
 801240c:	4630      	mov	r0, r6
 801240e:	f7ff f96f 	bl	80116f0 <_malloc_r>
 8012412:	b948      	cbnz	r0, 8012428 <__smakebuf_r+0x44>
 8012414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012418:	059a      	lsls	r2, r3, #22
 801241a:	d4ef      	bmi.n	80123fc <__smakebuf_r+0x18>
 801241c:	f023 0303 	bic.w	r3, r3, #3
 8012420:	f043 0302 	orr.w	r3, r3, #2
 8012424:	81a3      	strh	r3, [r4, #12]
 8012426:	e7e3      	b.n	80123f0 <__smakebuf_r+0xc>
 8012428:	89a3      	ldrh	r3, [r4, #12]
 801242a:	6020      	str	r0, [r4, #0]
 801242c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012430:	81a3      	strh	r3, [r4, #12]
 8012432:	9b00      	ldr	r3, [sp, #0]
 8012434:	6163      	str	r3, [r4, #20]
 8012436:	9b01      	ldr	r3, [sp, #4]
 8012438:	6120      	str	r0, [r4, #16]
 801243a:	b15b      	cbz	r3, 8012454 <__smakebuf_r+0x70>
 801243c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012440:	4630      	mov	r0, r6
 8012442:	f000 f84d 	bl	80124e0 <_isatty_r>
 8012446:	b128      	cbz	r0, 8012454 <__smakebuf_r+0x70>
 8012448:	89a3      	ldrh	r3, [r4, #12]
 801244a:	f023 0303 	bic.w	r3, r3, #3
 801244e:	f043 0301 	orr.w	r3, r3, #1
 8012452:	81a3      	strh	r3, [r4, #12]
 8012454:	89a3      	ldrh	r3, [r4, #12]
 8012456:	431d      	orrs	r5, r3
 8012458:	81a5      	strh	r5, [r4, #12]
 801245a:	e7cf      	b.n	80123fc <__smakebuf_r+0x18>

0801245c <_raise_r>:
 801245c:	291f      	cmp	r1, #31
 801245e:	b538      	push	{r3, r4, r5, lr}
 8012460:	4604      	mov	r4, r0
 8012462:	460d      	mov	r5, r1
 8012464:	d904      	bls.n	8012470 <_raise_r+0x14>
 8012466:	2316      	movs	r3, #22
 8012468:	6003      	str	r3, [r0, #0]
 801246a:	f04f 30ff 	mov.w	r0, #4294967295
 801246e:	bd38      	pop	{r3, r4, r5, pc}
 8012470:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8012472:	b112      	cbz	r2, 801247a <_raise_r+0x1e>
 8012474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012478:	b94b      	cbnz	r3, 801248e <_raise_r+0x32>
 801247a:	4620      	mov	r0, r4
 801247c:	f000 f852 	bl	8012524 <_getpid_r>
 8012480:	462a      	mov	r2, r5
 8012482:	4601      	mov	r1, r0
 8012484:	4620      	mov	r0, r4
 8012486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801248a:	f000 b839 	b.w	8012500 <_kill_r>
 801248e:	2b01      	cmp	r3, #1
 8012490:	d00a      	beq.n	80124a8 <_raise_r+0x4c>
 8012492:	1c59      	adds	r1, r3, #1
 8012494:	d103      	bne.n	801249e <_raise_r+0x42>
 8012496:	2316      	movs	r3, #22
 8012498:	6003      	str	r3, [r0, #0]
 801249a:	2001      	movs	r0, #1
 801249c:	e7e7      	b.n	801246e <_raise_r+0x12>
 801249e:	2400      	movs	r4, #0
 80124a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80124a4:	4628      	mov	r0, r5
 80124a6:	4798      	blx	r3
 80124a8:	2000      	movs	r0, #0
 80124aa:	e7e0      	b.n	801246e <_raise_r+0x12>

080124ac <raise>:
 80124ac:	4b02      	ldr	r3, [pc, #8]	; (80124b8 <raise+0xc>)
 80124ae:	4601      	mov	r1, r0
 80124b0:	6818      	ldr	r0, [r3, #0]
 80124b2:	f7ff bfd3 	b.w	801245c <_raise_r>
 80124b6:	bf00      	nop
 80124b8:	24000088 	.word	0x24000088

080124bc <_fstat_r>:
 80124bc:	b538      	push	{r3, r4, r5, lr}
 80124be:	4d07      	ldr	r5, [pc, #28]	; (80124dc <_fstat_r+0x20>)
 80124c0:	2300      	movs	r3, #0
 80124c2:	4604      	mov	r4, r0
 80124c4:	4608      	mov	r0, r1
 80124c6:	4611      	mov	r1, r2
 80124c8:	602b      	str	r3, [r5, #0]
 80124ca:	f7ef f9d1 	bl	8001870 <_fstat>
 80124ce:	1c43      	adds	r3, r0, #1
 80124d0:	d102      	bne.n	80124d8 <_fstat_r+0x1c>
 80124d2:	682b      	ldr	r3, [r5, #0]
 80124d4:	b103      	cbz	r3, 80124d8 <_fstat_r+0x1c>
 80124d6:	6023      	str	r3, [r4, #0]
 80124d8:	bd38      	pop	{r3, r4, r5, pc}
 80124da:	bf00      	nop
 80124dc:	240108fc 	.word	0x240108fc

080124e0 <_isatty_r>:
 80124e0:	b538      	push	{r3, r4, r5, lr}
 80124e2:	4d06      	ldr	r5, [pc, #24]	; (80124fc <_isatty_r+0x1c>)
 80124e4:	2300      	movs	r3, #0
 80124e6:	4604      	mov	r4, r0
 80124e8:	4608      	mov	r0, r1
 80124ea:	602b      	str	r3, [r5, #0]
 80124ec:	f7ef f9c6 	bl	800187c <_isatty>
 80124f0:	1c43      	adds	r3, r0, #1
 80124f2:	d102      	bne.n	80124fa <_isatty_r+0x1a>
 80124f4:	682b      	ldr	r3, [r5, #0]
 80124f6:	b103      	cbz	r3, 80124fa <_isatty_r+0x1a>
 80124f8:	6023      	str	r3, [r4, #0]
 80124fa:	bd38      	pop	{r3, r4, r5, pc}
 80124fc:	240108fc 	.word	0x240108fc

08012500 <_kill_r>:
 8012500:	b538      	push	{r3, r4, r5, lr}
 8012502:	4d07      	ldr	r5, [pc, #28]	; (8012520 <_kill_r+0x20>)
 8012504:	2300      	movs	r3, #0
 8012506:	4604      	mov	r4, r0
 8012508:	4608      	mov	r0, r1
 801250a:	4611      	mov	r1, r2
 801250c:	602b      	str	r3, [r5, #0]
 801250e:	f7ef f981 	bl	8001814 <_kill>
 8012512:	1c43      	adds	r3, r0, #1
 8012514:	d102      	bne.n	801251c <_kill_r+0x1c>
 8012516:	682b      	ldr	r3, [r5, #0]
 8012518:	b103      	cbz	r3, 801251c <_kill_r+0x1c>
 801251a:	6023      	str	r3, [r4, #0]
 801251c:	bd38      	pop	{r3, r4, r5, pc}
 801251e:	bf00      	nop
 8012520:	240108fc 	.word	0x240108fc

08012524 <_getpid_r>:
 8012524:	f7ef b974 	b.w	8001810 <_getpid>

08012528 <_malloc_usable_size_r>:
 8012528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801252c:	1f18      	subs	r0, r3, #4
 801252e:	2b00      	cmp	r3, #0
 8012530:	bfbc      	itt	lt
 8012532:	580b      	ldrlt	r3, [r1, r0]
 8012534:	18c0      	addlt	r0, r0, r3
 8012536:	4770      	bx	lr

08012538 <_init>:
 8012538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801253a:	bf00      	nop
 801253c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801253e:	bc08      	pop	{r3}
 8012540:	469e      	mov	lr, r3
 8012542:	4770      	bx	lr

08012544 <_fini>:
 8012544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012546:	bf00      	nop
 8012548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801254a:	bc08      	pop	{r3}
 801254c:	469e      	mov	lr, r3
 801254e:	4770      	bx	lr
