Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 21 00:09:41 2021
| Host         : friday running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z015clg485-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 81
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| DPIP-1    | Warning  | Input pipelining           | 32         |
| DPOP-1    | Warning  | PREG Output pipelining     | 20         |
| DPOP-2    | Warning  | MREG Output pipelining     | 20         |
| REQP-1839 | Warning  | RAMB36 async control check | 8          |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
30 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 30 listed).
Related violations: <none>


