/* bench 24960.3.0 403e0ca2bc62 */
/* bench 24960.3.1 4bee8f0c7e6e */
/* bench 24960.3.2 86a791a5c393 */
/* bench 24960.3.3 fa7b3236215c */
/* bench 24960.3.4 558a20827978 */
/* bench 24960.3.5 9b4c567634ff */
 * Copyright (C) 2006  Ralf Baechle <ralf@linux-mips.org>
 */
#include <linux/dma-direct.h>
#include <asm/ip32/crime.h>

/*
 * Few notes.
 * 1. CPU sees memory as two chunks: 0-256M@0x0, and the rest @0x40000000+256M
 * 2. PCI sees memory as one big chunk @0x0 (or we could use 0x40000000 for
 *    native-endian)
/* bench 14442.4.0 ea96bcbc0015 */
/* bench 14442.4.1 95d9dbba0e95 */
/* bench 14442.4.2 2f99fd6f05f1 */
/* bench 14442.4.3 11c7d44b379a */
/* bench 14442.4.4 135a2a9c8e77 */
/* bench 14442.4.5 67e747b28db3 */
/* bench 14442.4.6 446f897897fb */
/* bench 14442.4.7 7e999431a84e */
/* bench 14442.4.8 b4dac3f43201 */
/* bench 14442.4.9 769a35303193 */
/* bench 14442.4.10 3fbe142c5102 */
 * Thus we translate differently, depending on device.
/* bench 14859.0.0 fe6d349a595e */
/* bench 14859.0.1 4a9e480f0cb6 */
/* bench 14859.0.2 573f33816d66 */
/* bench 14859.0.3 1074a5b542d6 */
/* bench 14859.0.4 5a105b7bc17b */
/* bench 14859.0.5 1b2405df3efe */
/* bench 14859.0.6 920c020bf269 */
/* bench 14859.0.7 606136cd4d6d */

dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
{
	dma_addr_t dma_addr = paddr & RAM_OFFSET_MASK;

	if (!dev)
		dma_addr += CRIME_HI_MEM_BASE;
	return dma_addr;
}

phys_addr_t dma_to_phys(struct device *dev, dma_addr_t dma_addr)
{
	phys_addr_t paddr = dma_addr & RAM_OFFSET_MASK;

	if (dma_addr >= 256*1024*1024)
		paddr += CRIME_HI_MEM_BASE;
	return paddr;
}
