

================================================================
== Vivado HLS Report for 'toThreshold_Sobel'
================================================================
* Date:           Fri Jun 26 18:10:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  410|  2108306|  410|  2108306|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: p_src_cols_V_read_6 [1/1] 0.00ns
:2  %p_src_cols_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_6 [1/1] 0.00ns
:3  %p_src_rows_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_5 [2/2] 1.84ns
:4  call fastcc void @toThreshold_Filter2D.1(i12 %p_src_rows_V_read_6, i12 %p_src_cols_V_read_6, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V, i3 -1, i3 0, i3 1, i3 2, i3 -3, i3 0, i3 2, i3 3, i4 -4, i4 -3, i4 3, i5 4, i4 -3, i3 -2, i3 0, i4 3, i3 -2, i3 -1, i4 0, i3 1)


 <State 2>: 0.00ns
ST_2: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str248, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str249, [1 x i8]* @str249, [8 x i8]* @str248)

ST_2: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str240, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str241, [1 x i8]* @str241, [8 x i8]* @str240)

ST_2: stg_8 [1/2] 0.00ns
:4  call fastcc void @toThreshold_Filter2D.1(i12 %p_src_rows_V_read_6, i12 %p_src_cols_V_read_6, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V, i3 -1, i3 0, i3 1, i3 2, i3 -3, i3 0, i3 2, i3 3, i4 -4, i4 -3, i4 3, i5 4, i4 -3, i3 -2, i3 0, i4 3, i3 -2, i3 -1, i4 0, i3 1)

ST_2: stg_9 [1/1] 0.00ns
:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10107510; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100fb270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x100fb1e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x100fb150; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_cols_V_read_6 (read         ) [ 001]
p_src_rows_V_read_6 (read         ) [ 001]
stg_6               (specinterface) [ 000]
stg_7               (specinterface) [ 000]
stg_8               (call         ) [ 000]
stg_9               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toThreshold_Filter2D.1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str248"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str249"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str240"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str241"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_src_cols_V_read_6_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_6/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_src_rows_V_read_6_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_6/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_toThreshold_Filter2D_1_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="12" slack="0"/>
<pin id="64" dir="0" index="2" bw="12" slack="0"/>
<pin id="65" dir="0" index="3" bw="8" slack="0"/>
<pin id="66" dir="0" index="4" bw="8" slack="0"/>
<pin id="67" dir="0" index="5" bw="1" slack="0"/>
<pin id="68" dir="0" index="6" bw="1" slack="0"/>
<pin id="69" dir="0" index="7" bw="1" slack="0"/>
<pin id="70" dir="0" index="8" bw="3" slack="0"/>
<pin id="71" dir="0" index="9" bw="3" slack="0"/>
<pin id="72" dir="0" index="10" bw="1" slack="0"/>
<pin id="73" dir="0" index="11" bw="3" slack="0"/>
<pin id="74" dir="0" index="12" bw="3" slack="0"/>
<pin id="75" dir="0" index="13" bw="3" slack="0"/>
<pin id="76" dir="0" index="14" bw="3" slack="0"/>
<pin id="77" dir="0" index="15" bw="3" slack="0"/>
<pin id="78" dir="0" index="16" bw="4" slack="0"/>
<pin id="79" dir="0" index="17" bw="3" slack="0"/>
<pin id="80" dir="0" index="18" bw="2" slack="0"/>
<pin id="81" dir="0" index="19" bw="1" slack="0"/>
<pin id="82" dir="0" index="20" bw="3" slack="0"/>
<pin id="83" dir="0" index="21" bw="2" slack="0"/>
<pin id="84" dir="0" index="22" bw="1" slack="0"/>
<pin id="85" dir="0" index="23" bw="1" slack="0"/>
<pin id="86" dir="0" index="24" bw="1" slack="0"/>
<pin id="87" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_5/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_src_cols_V_read_6_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="1"/>
<pin id="115" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_src_rows_V_read_6_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="1"/>
<pin id="120" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="89"><net_src comp="54" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="90"><net_src comp="48" pin="2"/><net_sink comp="61" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="61" pin=3"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="61" pin=4"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="61" pin=5"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="61" pin=6"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="61" pin=7"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="61" pin=8"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="61" pin=9"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="61" pin=10"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="61" pin=11"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="61" pin=12"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="61" pin=13"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="61" pin=14"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="61" pin=15"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="61" pin=16"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="61" pin=17"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="61" pin=18"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="61" pin=19"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="61" pin=20"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="61" pin=21"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="61" pin=22"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="61" pin=23"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="61" pin=24"/></net>

<net id="116"><net_src comp="48" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="121"><net_src comp="54" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="61" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_toThreshold_Filter2D_1_fu_61 |    5    |    19   |  7.855  |   2032  |   3377  |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   read   |  p_src_cols_V_read_6_read_fu_48  |    0    |    0    |    0    |    0    |    0    |
|          |  p_src_rows_V_read_6_read_fu_54  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    5    |    19   |  7.855  |   2032  |   3377  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|p_src_cols_V_read_6_reg_113|   12   |
|p_src_rows_V_read_6_reg_118|   12   |
+---------------------------+--------+
|           Total           |   24   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_toThreshold_Filter2D_1_fu_61 |  p1  |   2  |  12  |   24   ||    12   |
| grp_toThreshold_Filter2D_1_fu_61 |  p2  |   2  |  12  |   24   ||    12   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   48   ||  3.142  ||    24   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |   19   |    7   |  2032  |  3377  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   10   |  2056  |  3401  |
+-----------+--------+--------+--------+--------+--------+
