# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../../../../../home/ad/lab5_prac.vhd"
vhdl xil_defaultlib  "../../../../../lab5_gcd_tb.vhd"

# Do not sort compile order
nosort
