
STM32_HAL_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011f0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001378  08001378  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001378  08001378  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001378  08001378  00003010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001378  08001378  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001378  08001378  00002378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800137c  0800137c  0000237c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001380  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  08001390  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08001390  00003098  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000050b1  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f38  00000000  00000000  000080f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000598  00000000  00000000  00009030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000426  00000000  00000000  000095c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002469a  00000000  00000000  000099ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005cca  00000000  00000000  0002e088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1768  00000000  00000000  00033d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001154ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015a0  00000000  00000000  00115500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00116aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001360 	.word	0x08001360

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001360 	.word	0x08001360

080001c8 <main>:
uint8_t txData = 0xAA;
uint8_t rxData = 0;


int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af02      	add	r7, sp, #8
    HAL_Init();
 80001ce:	f000 f954 	bl	800047a <HAL_Init>
    SPI1_Init();
 80001d2:	f000 f81b 	bl	800020c <SPI1_Init>

    while (1)
    {
        HAL_SPI_TransmitReceive(&hspi1, &txData, &rxData, 1, HAL_MAX_DELAY);
 80001d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80001da:	9300      	str	r3, [sp, #0]
 80001dc:	2301      	movs	r3, #1
 80001de:	4a08      	ldr	r2, [pc, #32]	@ (8000200 <main+0x38>)
 80001e0:	4908      	ldr	r1, [pc, #32]	@ (8000204 <main+0x3c>)
 80001e2:	4809      	ldr	r0, [pc, #36]	@ (8000208 <main+0x40>)
 80001e4:	f000 fd15 	bl	8000c12 <HAL_SPI_TransmitReceive>
        txData++;
 80001e8:	4b06      	ldr	r3, [pc, #24]	@ (8000204 <main+0x3c>)
 80001ea:	781b      	ldrb	r3, [r3, #0]
 80001ec:	3301      	adds	r3, #1
 80001ee:	b2da      	uxtb	r2, r3
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <main+0x3c>)
 80001f2:	701a      	strb	r2, [r3, #0]


        HAL_Delay(1000);
 80001f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001f8:	f000 f9b4 	bl	8000564 <HAL_Delay>
        HAL_SPI_TransmitReceive(&hspi1, &txData, &rxData, 1, HAL_MAX_DELAY);
 80001fc:	bf00      	nop
 80001fe:	e7ea      	b.n	80001d6 <main+0xe>
 8000200:	20000090 	.word	0x20000090
 8000204:	20000000 	.word	0x20000000
 8000208:	2000002c 	.word	0x2000002c

0800020c <SPI1_Init>:
    }
}


void SPI1_Init(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b088      	sub	sp, #32
 8000210:	af00      	add	r7, sp, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000212:	4b2e      	ldr	r3, [pc, #184]	@ (80002cc <SPI1_Init+0xc0>)
 8000214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000216:	4a2d      	ldr	r2, [pc, #180]	@ (80002cc <SPI1_Init+0xc0>)
 8000218:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800021c:	6613      	str	r3, [r2, #96]	@ 0x60
 800021e:	4b2b      	ldr	r3, [pc, #172]	@ (80002cc <SPI1_Init+0xc0>)
 8000220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000226:	60bb      	str	r3, [r7, #8]
 8000228:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800022a:	4b28      	ldr	r3, [pc, #160]	@ (80002cc <SPI1_Init+0xc0>)
 800022c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800022e:	4a27      	ldr	r2, [pc, #156]	@ (80002cc <SPI1_Init+0xc0>)
 8000230:	f043 0301 	orr.w	r3, r3, #1
 8000234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000236:	4b25      	ldr	r3, [pc, #148]	@ (80002cc <SPI1_Init+0xc0>)
 8000238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800023a:	f003 0301 	and.w	r3, r3, #1
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000242:	f107 030c 	add.w	r3, r7, #12
 8000246:	2200      	movs	r2, #0
 8000248:	601a      	str	r2, [r3, #0]
 800024a:	605a      	str	r2, [r3, #4]
 800024c:	609a      	str	r2, [r3, #8]
 800024e:	60da      	str	r2, [r3, #12]
 8000250:	611a      	str	r2, [r3, #16]

    // PA5=SCK, PA6=MISO, PA7=MOSI
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8000252:	23e0      	movs	r3, #224	@ 0xe0
 8000254:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000256:	2302      	movs	r3, #2
 8000258:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800025a:	2300      	movs	r3, #0
 800025c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800025e:	2303      	movs	r3, #3
 8000260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000262:	2305      	movs	r3, #5
 8000264:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000266:	f107 030c 	add.w	r3, r7, #12
 800026a:	4619      	mov	r1, r3
 800026c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000270:	f000 fa82 	bl	8000778 <HAL_GPIO_Init>

    hspi1.Instance = SPI1;
 8000274:	4b16      	ldr	r3, [pc, #88]	@ (80002d0 <SPI1_Init+0xc4>)
 8000276:	4a17      	ldr	r2, [pc, #92]	@ (80002d4 <SPI1_Init+0xc8>)
 8000278:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 800027a:	4b15      	ldr	r3, [pc, #84]	@ (80002d0 <SPI1_Init+0xc4>)
 800027c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000280:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000282:	4b13      	ldr	r3, [pc, #76]	@ (80002d0 <SPI1_Init+0xc4>)
 8000284:	2200      	movs	r2, #0
 8000286:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000288:	4b11      	ldr	r3, [pc, #68]	@ (80002d0 <SPI1_Init+0xc4>)
 800028a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800028e:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000290:	4b0f      	ldr	r3, [pc, #60]	@ (80002d0 <SPI1_Init+0xc4>)
 8000292:	2200      	movs	r2, #0
 8000294:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000296:	4b0e      	ldr	r3, [pc, #56]	@ (80002d0 <SPI1_Init+0xc4>)
 8000298:	2200      	movs	r2, #0
 800029a:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800029c:	4b0c      	ldr	r3, [pc, #48]	@ (80002d0 <SPI1_Init+0xc4>)
 800029e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002a2:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80002a4:	4b0a      	ldr	r3, [pc, #40]	@ (80002d0 <SPI1_Init+0xc4>)
 80002a6:	2218      	movs	r2, #24
 80002a8:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002aa:	4b09      	ldr	r3, [pc, #36]	@ (80002d0 <SPI1_Init+0xc4>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002b0:	4b07      	ldr	r3, [pc, #28]	@ (80002d0 <SPI1_Init+0xc4>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002b6:	4b06      	ldr	r3, [pc, #24]	@ (80002d0 <SPI1_Init+0xc4>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	629a      	str	r2, [r3, #40]	@ 0x28

    HAL_SPI_Init(&hspi1);
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <SPI1_Init+0xc4>)
 80002be:	f000 fc05 	bl	8000acc <HAL_SPI_Init>
}
 80002c2:	bf00      	nop
 80002c4:	3720      	adds	r7, #32
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40021000 	.word	0x40021000
 80002d0:	2000002c 	.word	0x2000002c
 80002d4:	40013000 	.word	0x40013000

080002d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002de:	4b0f      	ldr	r3, [pc, #60]	@ (800031c <HAL_MspInit+0x44>)
 80002e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002e2:	4a0e      	ldr	r2, [pc, #56]	@ (800031c <HAL_MspInit+0x44>)
 80002e4:	f043 0301 	orr.w	r3, r3, #1
 80002e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80002ea:	4b0c      	ldr	r3, [pc, #48]	@ (800031c <HAL_MspInit+0x44>)
 80002ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002ee:	f003 0301 	and.w	r3, r3, #1
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002f6:	4b09      	ldr	r3, [pc, #36]	@ (800031c <HAL_MspInit+0x44>)
 80002f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002fa:	4a08      	ldr	r2, [pc, #32]	@ (800031c <HAL_MspInit+0x44>)
 80002fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000300:	6593      	str	r3, [r2, #88]	@ 0x58
 8000302:	4b06      	ldr	r3, [pc, #24]	@ (800031c <HAL_MspInit+0x44>)
 8000304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800030a:	603b      	str	r3, [r7, #0]
 800030c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40021000 	.word	0x40021000

08000320 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b08a      	sub	sp, #40	@ 0x28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	605a      	str	r2, [r3, #4]
 8000332:	609a      	str	r2, [r3, #8]
 8000334:	60da      	str	r2, [r3, #12]
 8000336:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a17      	ldr	r2, [pc, #92]	@ (800039c <HAL_SPI_MspInit+0x7c>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d128      	bne.n	8000394 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000342:	4b17      	ldr	r3, [pc, #92]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 8000344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000346:	4a16      	ldr	r2, [pc, #88]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 8000348:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800034c:	6613      	str	r3, [r2, #96]	@ 0x60
 800034e:	4b14      	ldr	r3, [pc, #80]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 8000350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000352:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000356:	613b      	str	r3, [r7, #16]
 8000358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800035a:	4b11      	ldr	r3, [pc, #68]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 800035c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800035e:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 8000360:	f043 0301 	orr.w	r3, r3, #1
 8000364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <HAL_SPI_MspInit+0x80>)
 8000368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800036a:	f003 0301 	and.w	r3, r3, #1
 800036e:	60fb      	str	r3, [r7, #12]
 8000370:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000372:	23e0      	movs	r3, #224	@ 0xe0
 8000374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000376:	2302      	movs	r3, #2
 8000378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037a:	2300      	movs	r3, #0
 800037c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800037e:	2303      	movs	r3, #3
 8000380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000382:	2305      	movs	r3, #5
 8000384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000386:	f107 0314 	add.w	r3, r7, #20
 800038a:	4619      	mov	r1, r3
 800038c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000390:	f000 f9f2 	bl	8000778 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000394:	bf00      	nop
 8000396:	3728      	adds	r7, #40	@ 0x28
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	40013000 	.word	0x40013000
 80003a0:	40021000 	.word	0x40021000

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <NMI_Handler+0x4>

080003ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <HardFault_Handler+0x4>

080003b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <MemManage_Handler+0x4>

080003bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <BusFault_Handler+0x4>

080003c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <UsageFault_Handler+0x4>

080003cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr

080003da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003da:	b480      	push	{r7}
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr

080003e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr

080003f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003fa:	f000 f893 	bl	8000524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
	...

08000404 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000408:	4b06      	ldr	r3, [pc, #24]	@ (8000424 <SystemInit+0x20>)
 800040a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800040e:	4a05      	ldr	r2, [pc, #20]	@ (8000424 <SystemInit+0x20>)
 8000410:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000414:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	e000ed00 	.word	0xe000ed00

08000428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000428:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000460 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800042c:	f7ff ffea 	bl	8000404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000430:	480c      	ldr	r0, [pc, #48]	@ (8000464 <LoopForever+0x6>)
  ldr r1, =_edata
 8000432:	490d      	ldr	r1, [pc, #52]	@ (8000468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000434:	4a0d      	ldr	r2, [pc, #52]	@ (800046c <LoopForever+0xe>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000438:	e002      	b.n	8000440 <LoopCopyDataInit>

0800043a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800043c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800043e:	3304      	adds	r3, #4

08000440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000444:	d3f9      	bcc.n	800043a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000446:	4a0a      	ldr	r2, [pc, #40]	@ (8000470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000448:	4c0a      	ldr	r4, [pc, #40]	@ (8000474 <LoopForever+0x16>)
  movs r3, #0
 800044a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800044c:	e001      	b.n	8000452 <LoopFillZerobss>

0800044e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800044e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000450:	3204      	adds	r2, #4

08000452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000454:	d3fb      	bcc.n	800044e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000456:	f000 ff5f 	bl	8001318 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800045a:	f7ff feb5 	bl	80001c8 <main>

0800045e <LoopForever>:

LoopForever:
    b LoopForever
 800045e:	e7fe      	b.n	800045e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000460:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000468:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800046c:	08001380 	.word	0x08001380
  ldr r2, =_sbss
 8000470:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000474:	20000098 	.word	0x20000098

08000478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000478:	e7fe      	b.n	8000478 <ADC1_2_IRQHandler>

0800047a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b082      	sub	sp, #8
 800047e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000480:	2300      	movs	r3, #0
 8000482:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000484:	2003      	movs	r0, #3
 8000486:	f000 f943 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800048a:	200f      	movs	r0, #15
 800048c:	f000 f80e 	bl	80004ac <HAL_InitTick>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	71fb      	strb	r3, [r7, #7]
 800049a:	e001      	b.n	80004a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800049c:	f7ff ff1c 	bl	80002d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004a0:	79fb      	ldrb	r3, [r7, #7]
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004b4:	2300      	movs	r3, #0
 80004b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004b8:	4b17      	ldr	r3, [pc, #92]	@ (8000518 <HAL_InitTick+0x6c>)
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d023      	beq.n	8000508 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004c0:	4b16      	ldr	r3, [pc, #88]	@ (800051c <HAL_InitTick+0x70>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	4b14      	ldr	r3, [pc, #80]	@ (8000518 <HAL_InitTick+0x6c>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	4619      	mov	r1, r3
 80004ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80004d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d6:	4618      	mov	r0, r3
 80004d8:	f000 f941 	bl	800075e <HAL_SYSTICK_Config>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d10f      	bne.n	8000502 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	d809      	bhi.n	80004fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6879      	ldr	r1, [r7, #4]
 80004ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80004f0:	f000 f919 	bl	8000726 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000520 <HAL_InitTick+0x74>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6013      	str	r3, [r2, #0]
 80004fa:	e007      	b.n	800050c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004fc:	2301      	movs	r3, #1
 80004fe:	73fb      	strb	r3, [r7, #15]
 8000500:	e004      	b.n	800050c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000502:	2301      	movs	r3, #1
 8000504:	73fb      	strb	r3, [r7, #15]
 8000506:	e001      	b.n	800050c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000508:	2301      	movs	r3, #1
 800050a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800050c:	7bfb      	ldrb	r3, [r7, #15]
}
 800050e:	4618      	mov	r0, r3
 8000510:	3710      	adds	r7, #16
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	2000000c 	.word	0x2000000c
 800051c:	20000004 	.word	0x20000004
 8000520:	20000008 	.word	0x20000008

08000524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000528:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <HAL_IncTick+0x20>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	461a      	mov	r2, r3
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <HAL_IncTick+0x24>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4413      	add	r3, r2
 8000534:	4a04      	ldr	r2, [pc, #16]	@ (8000548 <HAL_IncTick+0x24>)
 8000536:	6013      	str	r3, [r2, #0]
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	2000000c 	.word	0x2000000c
 8000548:	20000094 	.word	0x20000094

0800054c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  return uwTick;
 8000550:	4b03      	ldr	r3, [pc, #12]	@ (8000560 <HAL_GetTick+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
}
 8000554:	4618      	mov	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	20000094 	.word	0x20000094

08000564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800056c:	f7ff ffee 	bl	800054c <HAL_GetTick>
 8000570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800057c:	d005      	beq.n	800058a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800057e:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <HAL_Delay+0x44>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	461a      	mov	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	4413      	add	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800058a:	bf00      	nop
 800058c:	f7ff ffde 	bl	800054c <HAL_GetTick>
 8000590:	4602      	mov	r2, r0
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	429a      	cmp	r2, r3
 800059a:	d8f7      	bhi.n	800058c <HAL_Delay+0x28>
  {
  }
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	2000000c 	.word	0x2000000c

080005ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005c8:	4013      	ands	r3, r2
 80005ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005de:	4a04      	ldr	r2, [pc, #16]	@ (80005f0 <__NVIC_SetPriorityGrouping+0x44>)
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	60d3      	str	r3, [r2, #12]
}
 80005e4:	bf00      	nop
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f8:	4b04      	ldr	r3, [pc, #16]	@ (800060c <__NVIC_GetPriorityGrouping+0x18>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	f003 0307 	and.w	r3, r3, #7
}
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	db0a      	blt.n	800063a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	b2da      	uxtb	r2, r3
 8000628:	490c      	ldr	r1, [pc, #48]	@ (800065c <__NVIC_SetPriority+0x4c>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	0112      	lsls	r2, r2, #4
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	440b      	add	r3, r1
 8000634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000638:	e00a      	b.n	8000650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4908      	ldr	r1, [pc, #32]	@ (8000660 <__NVIC_SetPriority+0x50>)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	3b04      	subs	r3, #4
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	440b      	add	r3, r1
 800064e:	761a      	strb	r2, [r3, #24]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000664:	b480      	push	{r7}
 8000666:	b089      	sub	sp, #36	@ 0x24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f003 0307 	and.w	r3, r3, #7
 8000676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	f1c3 0307 	rsb	r3, r3, #7
 800067e:	2b04      	cmp	r3, #4
 8000680:	bf28      	it	cs
 8000682:	2304      	movcs	r3, #4
 8000684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3304      	adds	r3, #4
 800068a:	2b06      	cmp	r3, #6
 800068c:	d902      	bls.n	8000694 <NVIC_EncodePriority+0x30>
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3b03      	subs	r3, #3
 8000692:	e000      	b.n	8000696 <NVIC_EncodePriority+0x32>
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43da      	mvns	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	401a      	ands	r2, r3
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43d9      	mvns	r1, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	4313      	orrs	r3, r2
         );
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3724      	adds	r7, #36	@ 0x24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006dc:	d301      	bcc.n	80006e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006de:	2301      	movs	r3, #1
 80006e0:	e00f      	b.n	8000702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e2:	4a0a      	ldr	r2, [pc, #40]	@ (800070c <SysTick_Config+0x40>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ea:	210f      	movs	r1, #15
 80006ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006f0:	f7ff ff8e 	bl	8000610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f4:	4b05      	ldr	r3, [pc, #20]	@ (800070c <SysTick_Config+0x40>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	4b04      	ldr	r3, [pc, #16]	@ (800070c <SysTick_Config+0x40>)
 80006fc:	2207      	movs	r2, #7
 80006fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	e000e010 	.word	0xe000e010

08000710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff47 	bl	80005ac <__NVIC_SetPriorityGrouping>
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	af00      	add	r7, sp, #0
 800072c:	4603      	mov	r3, r0
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	607a      	str	r2, [r7, #4]
 8000732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000738:	f7ff ff5c 	bl	80005f4 <__NVIC_GetPriorityGrouping>
 800073c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	6978      	ldr	r0, [r7, #20]
 8000744:	f7ff ff8e 	bl	8000664 <NVIC_EncodePriority>
 8000748:	4602      	mov	r2, r0
 800074a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff5d 	bl	8000610 <__NVIC_SetPriority>
}
 8000756:	bf00      	nop
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	b082      	sub	sp, #8
 8000762:	af00      	add	r7, sp, #0
 8000764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f7ff ffb0 	bl	80006cc <SysTick_Config>
 800076c:	4603      	mov	r3, r0
}
 800076e:	4618      	mov	r0, r3
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000778:	b480      	push	{r7}
 800077a:	b087      	sub	sp, #28
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000786:	e17f      	b.n	8000a88 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	2101      	movs	r1, #1
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	fa01 f303 	lsl.w	r3, r1, r3
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	f000 8171 	beq.w	8000a82 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	f003 0303 	and.w	r3, r3, #3
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d005      	beq.n	80007b8 <HAL_GPIO_Init+0x40>
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	f003 0303 	and.w	r3, r3, #3
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	d130      	bne.n	800081a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	689b      	ldr	r3, [r3, #8]
 80007bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	2203      	movs	r2, #3
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	4013      	ands	r3, r2
 80007ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	68da      	ldr	r2, [r3, #12]
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	fa02 f303 	lsl.w	r3, r2, r3
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	4313      	orrs	r3, r2
 80007e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	693a      	ldr	r2, [r7, #16]
 80007e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007ee:	2201      	movs	r2, #1
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	43db      	mvns	r3, r3
 80007f8:	693a      	ldr	r2, [r7, #16]
 80007fa:	4013      	ands	r3, r2
 80007fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	091b      	lsrs	r3, r3, #4
 8000804:	f003 0201 	and.w	r2, r3, #1
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	fa02 f303 	lsl.w	r3, r2, r3
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	4313      	orrs	r3, r2
 8000812:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	693a      	ldr	r2, [r7, #16]
 8000818:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f003 0303 	and.w	r3, r3, #3
 8000822:	2b03      	cmp	r3, #3
 8000824:	d118      	bne.n	8000858 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800082a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800082c:	2201      	movs	r2, #1
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	43db      	mvns	r3, r3
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	4013      	ands	r3, r2
 800083a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	08db      	lsrs	r3, r3, #3
 8000842:	f003 0201 	and.w	r2, r3, #1
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	fa02 f303 	lsl.w	r3, r2, r3
 800084c:	693a      	ldr	r2, [r7, #16]
 800084e:	4313      	orrs	r3, r2
 8000850:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	f003 0303 	and.w	r3, r3, #3
 8000860:	2b03      	cmp	r3, #3
 8000862:	d017      	beq.n	8000894 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	2203      	movs	r2, #3
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	4013      	ands	r3, r2
 800087a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	689a      	ldr	r2, [r3, #8]
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	4313      	orrs	r3, r2
 800088c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f003 0303 	and.w	r3, r3, #3
 800089c:	2b02      	cmp	r3, #2
 800089e:	d123      	bne.n	80008e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	08da      	lsrs	r2, r3, #3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3208      	adds	r2, #8
 80008a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	f003 0307 	and.w	r3, r3, #7
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	220f      	movs	r2, #15
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	691a      	ldr	r2, [r3, #16]
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	f003 0307 	and.w	r3, r3, #7
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	08da      	lsrs	r2, r3, #3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3208      	adds	r2, #8
 80008e2:	6939      	ldr	r1, [r7, #16]
 80008e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	2203      	movs	r2, #3
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	43db      	mvns	r3, r3
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4013      	ands	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	f003 0203 	and.w	r2, r3, #3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	fa02 f303 	lsl.w	r3, r2, r3
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	4313      	orrs	r3, r2
 8000914:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000924:	2b00      	cmp	r3, #0
 8000926:	f000 80ac 	beq.w	8000a82 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	4b5f      	ldr	r3, [pc, #380]	@ (8000aa8 <HAL_GPIO_Init+0x330>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	4a5e      	ldr	r2, [pc, #376]	@ (8000aa8 <HAL_GPIO_Init+0x330>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6613      	str	r3, [r2, #96]	@ 0x60
 8000936:	4b5c      	ldr	r3, [pc, #368]	@ (8000aa8 <HAL_GPIO_Init+0x330>)
 8000938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000942:	4a5a      	ldr	r2, [pc, #360]	@ (8000aac <HAL_GPIO_Init+0x334>)
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	089b      	lsrs	r3, r3, #2
 8000948:	3302      	adds	r3, #2
 800094a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	f003 0303 	and.w	r3, r3, #3
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	220f      	movs	r2, #15
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	43db      	mvns	r3, r3
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	4013      	ands	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800096c:	d025      	beq.n	80009ba <HAL_GPIO_Init+0x242>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a4f      	ldr	r2, [pc, #316]	@ (8000ab0 <HAL_GPIO_Init+0x338>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d01f      	beq.n	80009b6 <HAL_GPIO_Init+0x23e>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a4e      	ldr	r2, [pc, #312]	@ (8000ab4 <HAL_GPIO_Init+0x33c>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d019      	beq.n	80009b2 <HAL_GPIO_Init+0x23a>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a4d      	ldr	r2, [pc, #308]	@ (8000ab8 <HAL_GPIO_Init+0x340>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d013      	beq.n	80009ae <HAL_GPIO_Init+0x236>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a4c      	ldr	r2, [pc, #304]	@ (8000abc <HAL_GPIO_Init+0x344>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d00d      	beq.n	80009aa <HAL_GPIO_Init+0x232>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4a4b      	ldr	r2, [pc, #300]	@ (8000ac0 <HAL_GPIO_Init+0x348>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d007      	beq.n	80009a6 <HAL_GPIO_Init+0x22e>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a4a      	ldr	r2, [pc, #296]	@ (8000ac4 <HAL_GPIO_Init+0x34c>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d101      	bne.n	80009a2 <HAL_GPIO_Init+0x22a>
 800099e:	2306      	movs	r3, #6
 80009a0:	e00c      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009a2:	2307      	movs	r3, #7
 80009a4:	e00a      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009a6:	2305      	movs	r3, #5
 80009a8:	e008      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009aa:	2304      	movs	r3, #4
 80009ac:	e006      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009ae:	2303      	movs	r3, #3
 80009b0:	e004      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009b2:	2302      	movs	r3, #2
 80009b4:	e002      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009b6:	2301      	movs	r3, #1
 80009b8:	e000      	b.n	80009bc <HAL_GPIO_Init+0x244>
 80009ba:	2300      	movs	r3, #0
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	f002 0203 	and.w	r2, r2, #3
 80009c2:	0092      	lsls	r2, r2, #2
 80009c4:	4093      	lsls	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009cc:	4937      	ldr	r1, [pc, #220]	@ (8000aac <HAL_GPIO_Init+0x334>)
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	089b      	lsrs	r3, r3, #2
 80009d2:	3302      	adds	r3, #2
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009da:	4b3b      	ldr	r3, [pc, #236]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	43db      	mvns	r3, r3
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	4013      	ands	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d003      	beq.n	80009fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	4313      	orrs	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80009fe:	4a32      	ldr	r2, [pc, #200]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a04:	4b30      	ldr	r3, [pc, #192]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a28:	4a27      	ldr	r2, [pc, #156]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a2e:	4b26      	ldr	r3, [pc, #152]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	43db      	mvns	r3, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d003      	beq.n	8000a52 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a52:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	43db      	mvns	r3, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4013      	ands	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d003      	beq.n	8000a7c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a7c:	4a12      	ldr	r2, [pc, #72]	@ (8000ac8 <HAL_GPIO_Init+0x350>)
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	3301      	adds	r3, #1
 8000a86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	f47f ae78 	bne.w	8000788 <HAL_GPIO_Init+0x10>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	bf00      	nop
 8000a9c:	371c      	adds	r7, #28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	48000400 	.word	0x48000400
 8000ab4:	48000800 	.word	0x48000800
 8000ab8:	48000c00 	.word	0x48000c00
 8000abc:	48001000 	.word	0x48001000
 8000ac0:	48001400 	.word	0x48001400
 8000ac4:	48001800 	.word	0x48001800
 8000ac8:	40010400 	.word	0x40010400

08000acc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d101      	bne.n	8000ade <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8000ada:	2301      	movs	r3, #1
 8000adc:	e095      	b.n	8000c0a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d108      	bne.n	8000af8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000aee:	d009      	beq.n	8000b04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]
 8000af6:	e005      	b.n	8000b04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d106      	bne.n	8000b24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff fbfe 	bl	8000320 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000b3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000b44:	d902      	bls.n	8000b4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	e002      	b.n	8000b52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8000b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8000b5a:	d007      	beq.n	8000b6c <HAL_SPI_Init+0xa0>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000b64:	d002      	beq.n	8000b6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8000b7c:	431a      	orrs	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	691b      	ldr	r3, [r3, #16]
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	431a      	orrs	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	695b      	ldr	r3, [r3, #20]
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	431a      	orrs	r2, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b9a:	431a      	orrs	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	69db      	ldr	r3, [r3, #28]
 8000ba0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bae:	ea42 0103 	orr.w	r1, r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bb6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	0c1b      	lsrs	r3, r3, #16
 8000bc8:	f003 0204 	and.w	r2, r3, #4
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd0:	f003 0310 	and.w	r3, r3, #16
 8000bd4:	431a      	orrs	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bda:	f003 0308 	and.w	r3, r3, #8
 8000bde:	431a      	orrs	r2, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000be8:	ea42 0103 	orr.w	r1, r2, r3
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2201      	movs	r2, #1
 8000c04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b08a      	sub	sp, #40	@ 0x28
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	60f8      	str	r0, [r7, #12]
 8000c1a:	60b9      	str	r1, [r7, #8]
 8000c1c:	607a      	str	r2, [r7, #4]
 8000c1e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8000c20:	2301      	movs	r3, #1
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000c24:	f7ff fc92 	bl	800054c <HAL_GetTick>
 8000c28:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8000c30:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8000c38:	887b      	ldrh	r3, [r7, #2]
 8000c3a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8000c3c:	887b      	ldrh	r3, [r7, #2]
 8000c3e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000c40:	7ffb      	ldrb	r3, [r7, #31]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d00c      	beq.n	8000c60 <HAL_SPI_TransmitReceive+0x4e>
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000c4c:	d106      	bne.n	8000c5c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d102      	bne.n	8000c5c <HAL_SPI_TransmitReceive+0x4a>
 8000c56:	7ffb      	ldrb	r3, [r7, #31]
 8000c58:	2b04      	cmp	r3, #4
 8000c5a:	d001      	beq.n	8000c60 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	e1f3      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d005      	beq.n	8000c72 <HAL_SPI_TransmitReceive+0x60>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <HAL_SPI_TransmitReceive+0x60>
 8000c6c:	887b      	ldrh	r3, [r7, #2]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d101      	bne.n	8000c76 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e1e8      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d101      	bne.n	8000c84 <HAL_SPI_TransmitReceive+0x72>
 8000c80:	2302      	movs	r3, #2
 8000c82:	e1e1      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2201      	movs	r2, #1
 8000c88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2b04      	cmp	r3, #4
 8000c96:	d003      	beq.n	8000ca0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2205      	movs	r2, #5
 8000c9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	887a      	ldrh	r2, [r7, #2]
 8000cb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	887a      	ldrh	r2, [r7, #2]
 8000cb8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000ce2:	d802      	bhi.n	8000cea <HAL_SPI_TransmitReceive+0xd8>
 8000ce4:	8abb      	ldrh	r3, [r7, #20]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d908      	bls.n	8000cfc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	e007      	b.n	8000d0c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	685a      	ldr	r2, [r3, #4]
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d0a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d16:	2b40      	cmp	r3, #64	@ 0x40
 8000d18:	d007      	beq.n	8000d2a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000d32:	f240 8083 	bls.w	8000e3c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <HAL_SPI_TransmitReceive+0x132>
 8000d3e:	8afb      	ldrh	r3, [r7, #22]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d16f      	bne.n	8000e24 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d48:	881a      	ldrh	r2, [r3, #0]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d54:	1c9a      	adds	r2, r3, #2
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	3b01      	subs	r3, #1
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000d68:	e05c      	b.n	8000e24 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d11b      	bne.n	8000db0 <HAL_SPI_TransmitReceive+0x19e>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d016      	beq.n	8000db0 <HAL_SPI_TransmitReceive+0x19e>
 8000d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d113      	bne.n	8000db0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d8c:	881a      	ldrh	r2, [r3, #0]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d98:	1c9a      	adds	r2, r3, #2
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	3b01      	subs	r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d11c      	bne.n	8000df8 <HAL_SPI_TransmitReceive+0x1e6>
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d016      	beq.n	8000df8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	68da      	ldr	r2, [r3, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd4:	b292      	uxth	r2, r2
 8000dd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ddc:	1c9a      	adds	r2, r3, #2
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	3b01      	subs	r3, #1
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000df4:	2301      	movs	r3, #1
 8000df6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8000df8:	f7ff fba8 	bl	800054c <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d80d      	bhi.n	8000e24 <HAL_SPI_TransmitReceive+0x212>
 8000e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e0e:	d009      	beq.n	8000e24 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	2201      	movs	r2, #1
 8000e14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8000e20:	2303      	movs	r3, #3
 8000e22:	e111      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d19d      	bne.n	8000d6a <HAL_SPI_TransmitReceive+0x158>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d197      	bne.n	8000d6a <HAL_SPI_TransmitReceive+0x158>
 8000e3a:	e0e5      	b.n	8001008 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <HAL_SPI_TransmitReceive+0x23a>
 8000e44:	8afb      	ldrh	r3, [r7, #22]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	f040 80d1 	bne.w	8000fee <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d912      	bls.n	8000e7c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e5a:	881a      	ldrh	r2, [r3, #0]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e66:	1c9a      	adds	r2, r3, #2
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	3b02      	subs	r3, #2
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8000e7a:	e0b8      	b.n	8000fee <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	330c      	adds	r3, #12
 8000e86:	7812      	ldrb	r2, [r2, #0]
 8000e88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000ea2:	e0a4      	b.n	8000fee <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d134      	bne.n	8000f1c <HAL_SPI_TransmitReceive+0x30a>
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d02f      	beq.n	8000f1c <HAL_SPI_TransmitReceive+0x30a>
 8000ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d12c      	bne.n	8000f1c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d912      	bls.n	8000ef2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ed0:	881a      	ldrh	r2, [r3, #0]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000edc:	1c9a      	adds	r2, r3, #2
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8000ef0:	e012      	b.n	8000f18 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	330c      	adds	r3, #12
 8000efc:	7812      	ldrb	r2, [r2, #0]
 8000efe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	3b01      	subs	r3, #1
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d148      	bne.n	8000fbc <HAL_SPI_TransmitReceive+0x3aa>
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d042      	beq.n	8000fbc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d923      	bls.n	8000f8a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4c:	b292      	uxth	r2, r2
 8000f4e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f54:	1c9a      	adds	r2, r3, #2
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	3b02      	subs	r3, #2
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d81f      	bhi.n	8000fb8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	685a      	ldr	r2, [r3, #4]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	e016      	b.n	8000fb8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f103 020c 	add.w	r2, r3, #12
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	7812      	ldrb	r2, [r2, #0]
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8000fbc:	f7ff fac6 	bl	800054c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	6a3b      	ldr	r3, [r7, #32]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d803      	bhi.n	8000fd4 <HAL_SPI_TransmitReceive+0x3c2>
 8000fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fd2:	d102      	bne.n	8000fda <HAL_SPI_TransmitReceive+0x3c8>
 8000fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d109      	bne.n	8000fee <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e02c      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	f47f af55 	bne.w	8000ea4 <HAL_SPI_TransmitReceive+0x292>
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001000:	b29b      	uxth	r3, r3
 8001002:	2b00      	cmp	r3, #0
 8001004:	f47f af4e 	bne.w	8000ea4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001008:	6a3a      	ldr	r2, [r7, #32]
 800100a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f000 f93d 	bl	800128c <SPI_EndRxTxTransaction>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d008      	beq.n	800102a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2220      	movs	r2, #32
 800101c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2200      	movs	r2, #0
 8001022:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e00e      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2201      	movs	r2, #1
 800102e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e000      	b.n	8001048 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8001046:	2300      	movs	r3, #0
  }
}
 8001048:	4618      	mov	r0, r3
 800104a:	3728      	adds	r7, #40	@ 0x28
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	4613      	mov	r3, r2
 800105e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001060:	f7ff fa74 	bl	800054c <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001068:	1a9b      	subs	r3, r3, r2
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	4413      	add	r3, r2
 800106e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001070:	f7ff fa6c 	bl	800054c <HAL_GetTick>
 8001074:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001076:	4b39      	ldr	r3, [pc, #228]	@ (800115c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	015b      	lsls	r3, r3, #5
 800107c:	0d1b      	lsrs	r3, r3, #20
 800107e:	69fa      	ldr	r2, [r7, #28]
 8001080:	fb02 f303 	mul.w	r3, r2, r3
 8001084:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001086:	e055      	b.n	8001134 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800108e:	d051      	beq.n	8001134 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001090:	f7ff fa5c 	bl	800054c <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	69fa      	ldr	r2, [r7, #28]
 800109c:	429a      	cmp	r2, r3
 800109e:	d902      	bls.n	80010a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d13d      	bne.n	8001122 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	685a      	ldr	r2, [r3, #4]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80010b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80010be:	d111      	bne.n	80010e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80010c8:	d004      	beq.n	80010d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010d2:	d107      	bne.n	80010e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80010e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010ec:	d10f      	bne.n	800110e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800110c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2201      	movs	r2, #1
 8001112:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e018      	b.n	8001154 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
 800112c:	e002      	b.n	8001134 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3b01      	subs	r3, #1
 8001132:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	4013      	ands	r3, r2
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	429a      	cmp	r2, r3
 8001142:	bf0c      	ite	eq
 8001144:	2301      	moveq	r3, #1
 8001146:	2300      	movne	r3, #0
 8001148:	b2db      	uxtb	r3, r3
 800114a:	461a      	mov	r2, r3
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	429a      	cmp	r2, r3
 8001150:	d19a      	bne.n	8001088 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000004 	.word	0x20000004

08001160 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	@ 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
 800116c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001172:	f7ff f9eb 	bl	800054c <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800117a:	1a9b      	subs	r3, r3, r2
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	4413      	add	r3, r2
 8001180:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001182:	f7ff f9e3 	bl	800054c <HAL_GetTick>
 8001186:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	330c      	adds	r3, #12
 800118e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001190:	4b3d      	ldr	r3, [pc, #244]	@ (8001288 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	00da      	lsls	r2, r3, #3
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	0d1b      	lsrs	r3, r3, #20
 80011a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011a2:	fb02 f303 	mul.w	r3, r2, r3
 80011a6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80011a8:	e061      	b.n	800126e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80011b0:	d107      	bne.n	80011c2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d104      	bne.n	80011c2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011c8:	d051      	beq.n	800126e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80011ca:	f7ff f9bf 	bl	800054c <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	6a3b      	ldr	r3, [r7, #32]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d902      	bls.n	80011e0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80011da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d13d      	bne.n	800125c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80011ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80011f8:	d111      	bne.n	800121e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001202:	d004      	beq.n	800120e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800120c:	d107      	bne.n	800121e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800121c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001226:	d10f      	bne.n	8001248 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001246:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2201      	movs	r2, #1
 800124c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e011      	b.n	8001280 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d102      	bne.n	8001268 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8001262:	2300      	movs	r3, #0
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
 8001266:	e002      	b.n	800126e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	3b01      	subs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	4013      	ands	r3, r2
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d195      	bne.n	80011aa <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3728      	adds	r7, #40	@ 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000004 	.word	0x20000004

0800128c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af02      	add	r7, sp, #8
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	f7ff ff5b 	bl	8001160 <SPI_WaitFifoStateUntilTimeout>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d007      	beq.n	80012c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012b4:	f043 0220 	orr.w	r2, r3, #32
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e027      	b.n	8001310 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2200      	movs	r2, #0
 80012c8:	2180      	movs	r1, #128	@ 0x80
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f7ff fec0 	bl	8001050 <SPI_WaitFlagStateUntilTimeout>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d007      	beq.n	80012e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012da:	f043 0220 	orr.w	r2, r3, #32
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e014      	b.n	8001310 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f7ff ff34 	bl	8001160 <SPI_WaitFifoStateUntilTimeout>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d007      	beq.n	800130e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	f043 0220 	orr.w	r2, r3, #32
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e000      	b.n	8001310 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <__libc_init_array>:
 8001318:	b570      	push	{r4, r5, r6, lr}
 800131a:	4d0d      	ldr	r5, [pc, #52]	@ (8001350 <__libc_init_array+0x38>)
 800131c:	4c0d      	ldr	r4, [pc, #52]	@ (8001354 <__libc_init_array+0x3c>)
 800131e:	1b64      	subs	r4, r4, r5
 8001320:	10a4      	asrs	r4, r4, #2
 8001322:	2600      	movs	r6, #0
 8001324:	42a6      	cmp	r6, r4
 8001326:	d109      	bne.n	800133c <__libc_init_array+0x24>
 8001328:	4d0b      	ldr	r5, [pc, #44]	@ (8001358 <__libc_init_array+0x40>)
 800132a:	4c0c      	ldr	r4, [pc, #48]	@ (800135c <__libc_init_array+0x44>)
 800132c:	f000 f818 	bl	8001360 <_init>
 8001330:	1b64      	subs	r4, r4, r5
 8001332:	10a4      	asrs	r4, r4, #2
 8001334:	2600      	movs	r6, #0
 8001336:	42a6      	cmp	r6, r4
 8001338:	d105      	bne.n	8001346 <__libc_init_array+0x2e>
 800133a:	bd70      	pop	{r4, r5, r6, pc}
 800133c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001340:	4798      	blx	r3
 8001342:	3601      	adds	r6, #1
 8001344:	e7ee      	b.n	8001324 <__libc_init_array+0xc>
 8001346:	f855 3b04 	ldr.w	r3, [r5], #4
 800134a:	4798      	blx	r3
 800134c:	3601      	adds	r6, #1
 800134e:	e7f2      	b.n	8001336 <__libc_init_array+0x1e>
 8001350:	08001378 	.word	0x08001378
 8001354:	08001378 	.word	0x08001378
 8001358:	08001378 	.word	0x08001378
 800135c:	0800137c 	.word	0x0800137c

08001360 <_init>:
 8001360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001362:	bf00      	nop
 8001364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001366:	bc08      	pop	{r3}
 8001368:	469e      	mov	lr, r3
 800136a:	4770      	bx	lr

0800136c <_fini>:
 800136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800136e:	bf00      	nop
 8001370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001372:	bc08      	pop	{r3}
 8001374:	469e      	mov	lr, r3
 8001376:	4770      	bx	lr
