Analysis & Synthesis report for cse331-hw2
Thu Dec 08 22:50:00 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |alu|multiplier:mult|controller:ctrl1|current_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:comb_362"
 14. Port Connectivity Checks: "multiplier:mult|datapath:dp|mux_64bit_2x1:mux2"
 15. Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder4"
 16. Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder3"
 17. Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder2"
 18. Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder1"
 19. Port Connectivity Checks: "multiplier:mult|datapath:dp|mux_32bit_2x1:mux22"
 20. Port Connectivity Checks: "multiplier:mult|datapath:dp"
 21. Port Connectivity Checks: "multiplier:mult|or_32bit:or1"
 22. Port Connectivity Checks: "multiplier:mult"
 23. Port Connectivity Checks: "adder_32bit:adder2"
 24. Port Connectivity Checks: "adder_32bit:adder1"
 25. Port Connectivity Checks: "adder_32bit:adder0"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 08 22:50:00 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; cse331-hw2                                 ;
; Top-level Entity Name              ; alu                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 450                                        ;
;     Total combinational functions  ; 447                                        ;
;     Dedicated logic registers      ; 105                                        ;
; Total registers                    ; 105                                        ;
; Total pins                         ; 100                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; alu                ; cse331-hw2         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; adder_4bit.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/adder_4bit.v    ;         ;
; adder_16bit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/adder_16bit.v   ;         ;
; adder_32bit.v                    ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/adder_32bit.v   ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/alu.v           ;         ;
; and_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/and_32bit.v     ;         ;
; controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/controller.v    ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/datapath.v      ;         ;
; full_adder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/full_adder.v    ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/multiplier.v    ;         ;
; mux_1bit_2x1.v                   ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_1bit_2x1.v  ;         ;
; mux_1bit_8x3.v                   ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_1bit_8x3.v  ;         ;
; mux_16bit_2x1.v                  ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_16bit_2x1.v ;         ;
; mux_32bit_2x1.v                  ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_32bit_2x1.v ;         ;
; mux_32bit_8x3.v                  ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_32bit_8x3.v ;         ;
; nor_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/nor_32bit.v     ;         ;
; not_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/not_32bit.v     ;         ;
; or_32bit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/or_32bit.v      ;         ;
; xor_32bit.v                      ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/xor_32bit.v     ;         ;
; mux_64bit_2x1.v                  ; yes             ; User Verilog HDL File  ; C:/Users/emrey/Downloads/cse331-hw2/mux_64bit_2x1.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 100              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 105              ;
; Total fan-out            ; 1972             ;
; Average fan-out          ; 2.62             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |alu                                 ; 447 (0)           ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 100  ; 0            ; |alu                                                                                                        ; work         ;
;    |adder_32bit:adder0|              ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0                                                                                     ; work         ;
;       |adder_16bit:adder1|           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4                               ; work         ;
;       |adder_16bit:adder2|           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder0|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2                               ; work         ;
;    |adder_32bit:adder1|              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1                                                                                     ; work         ;
;       |adder_16bit:adder1|           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2                               ; work         ;
;             |full_adder:full4|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full3|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4                               ; work         ;
;       |adder_16bit:adder2|           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2                               ; work         ;
;             |full_adder:full4|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full3|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full2|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full4                               ; work         ;
;    |adder_32bit:adder2|              ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2                                                                                     ; work         ;
;       |adder_16bit:adder1|           ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4                               ; work         ;
;       |adder_16bit:adder2|           ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2                                                                  ; work         ;
;          |adder_4bit:adder1|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder1                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4                               ; work         ;
;          |adder_4bit:adder2|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder2                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4                               ; work         ;
;          |adder_4bit:adder3|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder3                                                ; work         ;
;             |full_adder:full1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4                               ; work         ;
;          |adder_4bit:adder4|         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder4                                                ; work         ;
;             |full_adder:full1|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1                               ; work         ;
;             |full_adder:full2|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2                               ; work         ;
;             |full_adder:full3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full3                               ; work         ;
;             |full_adder:full4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|adder_32bit:adder2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full4                               ; work         ;
;    |multiplier:mult|                 ; 159 (0)           ; 105 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult                                                                                        ; work         ;
;       |controller:ctrl1|             ; 47 (47)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|controller:ctrl1                                                                       ; work         ;
;       |datapath:dp|                  ; 112 (35)          ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp                                                                            ; work         ;
;          |adder_32bit:comb_362|      ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362                                                       ; work         ;
;             |adder_16bit:adder1|     ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1                                    ; work         ;
;                |adder_4bit:adder1|   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder1                  ; work         ;
;                   |full_adder:full1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4 ; work         ;
;                |adder_4bit:adder2|   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder2                  ; work         ;
;                   |full_adder:full1| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4 ; work         ;
;                |adder_4bit:adder3|   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder3                  ; work         ;
;                   |full_adder:full1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4 ; work         ;
;                |adder_4bit:adder4|   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder4                  ; work         ;
;                   |full_adder:full1| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4 ; work         ;
;             |adder_16bit:adder2|     ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2                                    ; work         ;
;                |adder_4bit:adder1|   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder1                  ; work         ;
;                   |full_adder:full1| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4 ; work         ;
;                |adder_4bit:adder2|   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder2                  ; work         ;
;                   |full_adder:full1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4 ; work         ;
;                |adder_4bit:adder3|   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder3                  ; work         ;
;                   |full_adder:full1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3 ; work         ;
;                   |full_adder:full4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4 ; work         ;
;                |adder_4bit:adder4|   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder4                  ; work         ;
;                   |full_adder:full1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1 ; work         ;
;                   |full_adder:full2| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2 ; work         ;
;                   |full_adder:full3| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|multiplier:mult|datapath:dp|adder_32bit:comb_362|adder_16bit:adder2|adder_4bit:adder4|full_adder:full3 ; work         ;
;    |mux_32bit_8x3:mux3|              ; 170 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3                                                                                     ; work         ;
;       |mux_1bit_8x3:mux10|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux10                                                                  ; work         ;
;       |mux_1bit_8x3:mux11|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux11                                                                  ; work         ;
;       |mux_1bit_8x3:mux12|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux12                                                                  ; work         ;
;       |mux_1bit_8x3:mux13|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux13                                                                  ; work         ;
;       |mux_1bit_8x3:mux14|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux14                                                                  ; work         ;
;       |mux_1bit_8x3:mux15|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux15                                                                  ; work         ;
;       |mux_1bit_8x3:mux16|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux16                                                                  ; work         ;
;       |mux_1bit_8x3:mux17|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux17                                                                  ; work         ;
;       |mux_1bit_8x3:mux18|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux18                                                                  ; work         ;
;       |mux_1bit_8x3:mux19|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux19                                                                  ; work         ;
;       |mux_1bit_8x3:mux1|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux1                                                                   ; work         ;
;       |mux_1bit_8x3:mux20|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux20                                                                  ; work         ;
;       |mux_1bit_8x3:mux21|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux21                                                                  ; work         ;
;       |mux_1bit_8x3:mux22|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux22                                                                  ; work         ;
;       |mux_1bit_8x3:mux23|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux23                                                                  ; work         ;
;       |mux_1bit_8x3:mux24|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux24                                                                  ; work         ;
;       |mux_1bit_8x3:mux25|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux25                                                                  ; work         ;
;       |mux_1bit_8x3:mux26|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux26                                                                  ; work         ;
;       |mux_1bit_8x3:mux27|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux27                                                                  ; work         ;
;       |mux_1bit_8x3:mux28|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux28                                                                  ; work         ;
;       |mux_1bit_8x3:mux29|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux29                                                                  ; work         ;
;       |mux_1bit_8x3:mux2|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux2                                                                   ; work         ;
;       |mux_1bit_8x3:mux30|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux30                                                                  ; work         ;
;       |mux_1bit_8x3:mux31|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux31                                                                  ; work         ;
;       |mux_1bit_8x3:mux32|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux32                                                                  ; work         ;
;       |mux_1bit_8x3:mux3|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux3                                                                   ; work         ;
;       |mux_1bit_8x3:mux4|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux4                                                                   ; work         ;
;       |mux_1bit_8x3:mux5|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux5                                                                   ; work         ;
;       |mux_1bit_8x3:mux6|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux6                                                                   ; work         ;
;       |mux_1bit_8x3:mux7|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux7                                                                   ; work         ;
;       |mux_1bit_8x3:mux8|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux8                                                                   ; work         ;
;       |mux_1bit_8x3:mux9|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|mux_32bit_8x3:mux3|mux_1bit_8x3:mux9                                                                   ; work         ;
;    |xor_32bit:xor1|                  ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |alu|xor_32bit:xor1                                                                                         ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |alu|multiplier:mult|controller:ctrl1|current_state                                             ;
+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; current_state.S3 ; current_state.S2 ; current_state.S1 ; current_state.S0 ; current_state.S4 ;
+------------------+------------------+------------------+------------------+------------------+------------------+
; current_state.S0 ; 0                ; 0                ; 0                ; 0                ; 0                ;
; current_state.S1 ; 0                ; 0                ; 1                ; 1                ; 0                ;
; current_state.S2 ; 0                ; 1                ; 0                ; 1                ; 0                ;
; current_state.S3 ; 1                ; 0                ; 0                ; 1                ; 0                ;
; current_state.S4 ; 0                ; 0                ; 0                ; 1                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+--------------------------------------------------+--------------------------------------------------+
; Register name                                    ; Reason for Removal                               ;
+--------------------------------------------------+--------------------------------------------------+
; multiplier:mult|controller:ctrl1|write           ; Merged with multiplier:mult|controller:ctrl1|add ;
; multiplier:mult|controller:ctrl1|current_state~2 ; Lost fanout                                      ;
; multiplier:mult|controller:ctrl1|current_state~3 ; Lost fanout                                      ;
; Total Number of Removed Registers = 3            ;                                                  ;
+--------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; multiplier:mult|start                  ; 36      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |alu|multiplier:mult|datapath:dp|product[8]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |alu|multiplier:mult|datapath:dp|product[33] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:comb_362"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|mux_64bit_2x1:mux2"                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; input2 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "input2[63..1]" will be connected to GND. ;
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder4" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder3" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder2" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|adder_32bit:adder1"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp|mux_32bit_2x1:mux22"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|datapath:dp"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; product[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; product[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult|or_32bit:or1"                                                                                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1 ; Input  ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input1[31..31]" will be connected to GND.                       ;
; input2 ; Input  ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input2[31..31]" will be connected to GND.                       ;
; input2 ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; s      ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier:mult"                                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "out[63..32]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "adder_32bit:adder2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; Cin  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "adder_32bit:adder1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; Cin  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_32bit:adder0"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; B[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 08 22:49:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cse331-hw2 -c cse331-hw2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file adder_4bit.v
    Info (12023): Found entity 1: adder_4bit
Info (12021): Found 1 design units, including 1 entities, in source file adder_16bit.v
    Info (12023): Found entity 1: adder_16bit
Info (12021): Found 1 design units, including 1 entities, in source file adder_32bit.v
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file and_32bit.v
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file mux_1bit_2x1.v
    Info (12023): Found entity 1: mux_1bit_2x1
Info (12021): Found 1 design units, including 1 entities, in source file mux_1bit_8x3.v
    Info (12023): Found entity 1: mux_1bit_8x3
Info (12021): Found 1 design units, including 1 entities, in source file mux_16bit_2x1.v
    Info (12023): Found entity 1: mux_16bit_2x1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bit_2x1.v
    Info (12023): Found entity 1: mux_32bit_2x1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bit_8x3.v
    Info (12023): Found entity 1: mux_32bit_8x3
Info (12021): Found 1 design units, including 1 entities, in source file nor_32bit.v
    Info (12023): Found entity 1: nor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32bit.v
    Info (12023): Found entity 1: not_32bit
Info (12021): Found 1 design units, including 1 entities, in source file or_32bit.v
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file xor_32bit.v
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_64bit_2x1.v
    Info (12023): Found entity 1: mux_64bit_2x1
Warning (12019): Can't analyze file -- file helper_datapath.v is missing
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(30): created implicit net for "shiftedOutput"
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(50): created implicit net for "cout"
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(24): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(24): created implicit net for "write"
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(24): created implicit net for "shft"
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(24): created implicit net for "add"
Critical Warning (10846): Verilog HDL Instantiation warning at mux_64bit_2x1.v(3): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at mux_64bit_2x1.v(4): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at datapath.v(50): instance has no name
Info (12127): Elaborating entity "alu" for the top level hierarchy
Info (12128): Elaborating entity "not_32bit" for hierarchy "not_32bit:not1"
Info (12128): Elaborating entity "adder_32bit" for hierarchy "adder_32bit:adder0"
Info (12128): Elaborating entity "adder_16bit" for hierarchy "adder_32bit:adder0|adder_16bit:adder1"
Info (12128): Elaborating entity "adder_4bit" for hierarchy "adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1"
Info (12128): Elaborating entity "full_adder" for hierarchy "adder_32bit:adder0|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "xor_32bit:xor1"
Info (12128): Elaborating entity "and_32bit" for hierarchy "and_32bit:and2"
Info (12128): Elaborating entity "or_32bit" for hierarchy "or_32bit:or1"
Info (12128): Elaborating entity "multiplier" for hierarchy "multiplier:mult"
Warning (10036): Verilog HDL or VHDL warning at multiplier.v(8): object "stop" assigned a value but never read
Info (12128): Elaborating entity "controller" for hierarchy "multiplier:mult|controller:ctrl1"
Info (10264): Verilog HDL Case Statement information at controller.v(35): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at controller.v(73): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "datapath" for hierarchy "multiplier:mult|datapath:dp"
Warning (10230): Verilog HDL assignment warning at datapath.v(30): truncated value with size 64 to match size of target (1)
Info (12128): Elaborating entity "mux_32bit_2x1" for hierarchy "multiplier:mult|datapath:dp|mux_32bit_2x1:mux22"
Info (12128): Elaborating entity "mux_16bit_2x1" for hierarchy "multiplier:mult|datapath:dp|mux_32bit_2x1:mux22|mux_16bit_2x1:m1"
Info (12128): Elaborating entity "mux_1bit_2x1" for hierarchy "multiplier:mult|datapath:dp|mux_32bit_2x1:mux22|mux_16bit_2x1:m1|mux_1bit_2x1:mux1"
Info (12128): Elaborating entity "mux_64bit_2x1" for hierarchy "multiplier:mult|datapath:dp|mux_64bit_2x1:mux2"
Info (12128): Elaborating entity "nor_32bit" for hierarchy "nor_32bit:nor1"
Info (12128): Elaborating entity "mux_32bit_8x3" for hierarchy "mux_32bit_8x3:mux3"
Info (12128): Elaborating entity "mux_1bit_8x3" for hierarchy "mux_32bit_8x3:mux3|mux_1bit_8x3:mux1"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/emrey/Downloads/cse331-hw2/output_files/cse331-hw2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 450 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Thu Dec 08 22:50:00 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/emrey/Downloads/cse331-hw2/output_files/cse331-hw2.map.smsg.


