<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: serial_lld.h File Reference</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>serial_lld.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>STM32 low level serial driver header.  
<a href="#_details">More...</a></p>

<p><a href="platforms_2_s_t_m32_2serial__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_serial_config.html">SerialConfig</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic Serial Driver configuration structure.  <a href="struct_serial_config.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga627fc30edfed17f1085608eee779cf1d">USE_STM32_USART1</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 driver enable switch.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga627fc30edfed17f1085608eee779cf1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga4f05f320295aba7149a83d6c268641f7">USE_STM32_USART2</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART2 driver enable switch.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga4f05f320295aba7149a83d6c268641f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga1b207ed37d4b92ab5ffb6ae5c52d6509">USE_STM32_USART3</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART3 driver enable switch.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga1b207ed37d4b92ab5ffb6ae5c52d6509"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gac9dc23643e874a71ba97072855450673">USE_STM32_UART4</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART4 driver enable switch.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gac9dc23643e874a71ba97072855450673"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga4d8b88f2c6178cb306ed31b63e7e2b55">USE_STM32_UART5</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART5 driver enable switch.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga4d8b88f2c6178cb306ed31b63e7e2b55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gada9c9ab967a0066154955bba16408d9e">STM32_USART1_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 interrupt priority level setting.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gada9c9ab967a0066154955bba16408d9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga53db694bf6d85fc791bf8728c470dade">STM32_USART2_PRIORITY</a>&nbsp;&nbsp;&nbsp;12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART2 interrupt priority level setting.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga53db694bf6d85fc791bf8728c470dade"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gac13989fe99c0b564957cd3aa6fa8bc21">STM32_USART3_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART3 interrupt priority level setting.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gac13989fe99c0b564957cd3aa6fa8bc21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga5f4f1268ed8251b8249bdae5c210a874">STM32_UART4_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART4 interrupt priority level setting.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga5f4f1268ed8251b8249bdae5c210a874"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga9927d77c9732193243c3c9a33f459298">STM32_UART5_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART5 interrupt priority level setting.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga9927d77c9732193243c3c9a33f459298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga67646cd26778a2b775d9875f95fa5a8e">_serial_driver_data</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><code>SerialDriver</code> specific data.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga67646cd26778a2b775d9875f95fa5a8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga6469cc8e6731edc202d6d56b730b449b">USART_CR2_STOP1_BITS</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 1 stop bit value.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga6469cc8e6731edc202d6d56b730b449b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga482a00a6fc4631fba9e163e502c2af80">USART_CR2_STOP0P5_BITS</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 0.5 stop bit value.  <a href="group___s_t_m32___s_e_r_i_a_l.html#ga482a00a6fc4631fba9e163e502c2af80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gae8052a1e5a5fed2309ee411da0bf856a">USART_CR2_STOP2_BITS</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 2 stop bit value.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gae8052a1e5a5fed2309ee411da0bf856a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gaaf08c936f6c5bd562680f5efb9abeb64">USART_CR2_STOP1P5_BITS</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 1.5 stop bit value.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gaaf08c936f6c5bd562680f5efb9abeb64"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gabb80538fe5b097ac1734071c7a847f56">sdflags_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial Driver condition flags type.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gabb80538fe5b097ac1734071c7a847f56"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gad05320e8f231f3e092b7042c574da015">sd_lld_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver initialization.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gad05320e8f231f3e092b7042c574da015"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gacc3752a7b00b668a651ab76902074e92">sd_lld_start</a> (<a class="el" href="struct___serial_driver.html">SerialDriver</a> *sdp, const <a class="el" href="struct_serial_config.html">SerialConfig</a> *config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver configuration and (re)start.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gacc3752a7b00b668a651ab76902074e92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gae6846b20159e89464b61665f50468d8f">sd_lld_stop</a> (<a class="el" href="struct___serial_driver.html">SerialDriver</a> *sdp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver stop.  <a href="group___s_t_m32___s_e_r_i_a_l.html#gae6846b20159e89464b61665f50468d8f"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>STM32 low level serial driver header. </p>

<p>Definition in file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:38 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
