Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Jun  3 18:24:16 2019
| Host             : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command          : report_power -file interfaz_UART_VGA_power_routed.rpt -pb interfaz_UART_VGA_power_summary_routed.pb -rpx interfaz_UART_VGA_power_routed.rpx
| Design           : interfaz_UART_VGA
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.225        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.130        |
| Device Static (W)        | 0.095        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |     0.010 |     1374 |       --- |             --- |
|   LUT as Logic |     0.009 |      865 |     17600 |            4.91 |
|   CARRY4       |    <0.001 |      177 |      4400 |            4.02 |
|   Register     |    <0.001 |      162 |     35200 |            0.46 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |        1 |     17600 |           <0.01 |
|   Others       |     0.000 |       31 |       --- |             --- |
| Signals        |     0.010 |     1225 |       --- |             --- |
| Block RAM      |    <0.001 |      9.5 |        60 |           15.83 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| DSPs           |    <0.001 |        2 |        80 |            2.50 |
| I/O            |     0.001 |       17 |       100 |           17.00 |
| Static Power   |     0.095 |          |           |                 |
| Total          |     0.225 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.023 |      0.004 |
| Vccaux    |       1.800 |     0.064 |       0.059 |      0.006 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                        | Domain                                                               | Constraint (ns) |
+------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_gen_clk_clk_wiz_0_0 | VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0 |            20.0 |
| clkfbout_gen_clk_clk_wiz_0_0 | VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkfbout_gen_clk_clk_wiz_0_0 |             8.0 |
| sys_clk_pin                  | sys_clk                                                              |             8.0 |
| sys_clk_pin                  | sys_clk_IBUF                                                         |             8.0 |
+------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| interfaz_UART_VGA |     0.130 |
|   VGA             |     0.128 |
|     clock_unit    |     0.106 |
|       gen_clk_i   |     0.106 |
|     memoria_video |     0.002 |
+-------------------+-----------+


