

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_CkZobW"
Parsing file _cuobjdump_complete_output_CkZobW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dsgqHZ"
Running: cat _ptx_dsgqHZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8mWNd3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8mWNd3 --output-file  /dev/null 2> _ptx_dsgqHZinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dsgqHZ _ptx2_8mWNd3 _ptx_dsgqHZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92064 (ipc=184.1) sim_rate=92064 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:43:14 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(30,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(81,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1289,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1290,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1292,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1293,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1295,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1296,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1299,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1300,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1302,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1303,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1304,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1305,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1306,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1306,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1307,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1310,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1313,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1313,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1314,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1315,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1316,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1317,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1318,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1318,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1323,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1323,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1324,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1324,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1325,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1325,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1326,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1328,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1329,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1329,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1330,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1330,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1331,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1331,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1332,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1332,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1332,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1333,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1335,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1335,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1336,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1339,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1340,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1341,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1342,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1343,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1344,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1344,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1344,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1345,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1348,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1349,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1350,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1350,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1352,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1353,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1353,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1354,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1354,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1355,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1356,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1356,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1357,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1360,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1364,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1366,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1367,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1368,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1368,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1369,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1370,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1370,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1371,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1371,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1373,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1374,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1374,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1375,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1376,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1376,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1377,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1378,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1379,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1390,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1390,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1391,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1392,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1394,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1395,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(108,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 451944 (ipc=301.3) sim_rate=225972 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:43:15 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(175,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(140,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1780,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1781,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1794,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1798,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1799,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1814,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1815,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1823,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1824,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1831,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1832,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1837,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1855,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1856,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1856,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1856,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1856,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1857,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1858,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1859,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1861,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1862,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1865,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1869,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1869,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1870,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1871,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1880,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1898,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1899,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1907,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1907,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1908,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1915,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1915,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1915,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1916,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1916,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1917,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1924,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1925,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1926,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1927,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1931,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1932,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1936,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1937,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1937,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1941,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1942,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1946,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1947,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(189,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1952,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1952,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1953,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1954,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1957,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1959,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1960,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1965,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1967,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1971,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1972,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1978,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1979,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1983,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1988,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1994,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1995,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2002,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2003,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2006,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2006,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2007,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2007,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2007,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2007,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2008,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2008,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2009,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2010,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2010,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2011,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2011,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2012,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2012,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2015,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2016,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2017,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2019,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2019,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2019,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2020,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2020,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2021,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2027,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2028,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2031,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2032,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2032,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2033,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2040,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2044,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2045,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2055,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2056,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2059,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2059,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2060,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2060,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2061,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2062,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(198,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2075,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2075,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2076,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2077,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2078,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2085,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2086,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2091,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2091,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2091,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2092,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2099,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2101,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2107,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2109,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2115,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2126,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2127,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2134,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2134,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2145,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(228,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2211,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2230,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2240,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2245,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2249,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2271,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2293,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2306,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2349,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2362,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2388,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2411,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2422,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2425,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2427,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2428,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2442,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2444,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2447,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2458,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2460,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2474,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2476,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2491,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2494,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2495,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2496,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 892693 (ipc=357.1) sim_rate=297564 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:43:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2502,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2508,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2513,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2514,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2516,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2524,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2526,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2527,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2529,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2540,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2548,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2548,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2549,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2549,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2561,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2562,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2563,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2570,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2571,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2573,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2579,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2586,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2592,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2600,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2601,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2601,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2616,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6039,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6040
gpu_sim_insn = 917736
gpu_ipc =     151.9430
gpu_tot_sim_cycle = 6040
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     151.9430
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 281
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7239	W0_Idle:16083	W0_Scoreboard:29497	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 449 
averagemflatency = 301 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6039 
mrq_lat_table:164 	19 	80 	64 	56 	26 	86 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	464 	74 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1641         0      6021         0         0         0         0         0         0         0       954       926      1822      1776         0         0 
dram[1]:      1203         0         0         0         0         0         0         0         0         0       956       921      1781      1774         0      4059 
dram[2]:         0         0         0      3174         0      1631         0         0         0      4399       965       934      1790      1574         0         0 
dram[3]:         0         0         0      5204         0      4802         0         0         0         0       969       946      1769      1784         0         0 
dram[4]:         0      3985         0         0         0      5607         0         0         0         0      1299      2645      1778      1801      3244         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       949      1782      1800      5681         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1052    none         126    none      none      none      none      none      none      none         278       346       281       326    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         281       348       283       343    none         266
dram[2]:     none      none      none         126    none         273    none      none      none         126       278       328       279       311    none      none  
dram[3]:     none      none      none         125    none         126    none      none      none      none         287       366       302       326    none      none  
dram[4]:     none         125    none      none      none         125    none      none      none      none         308       332       289       320       267    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         273       346       296       320       273    none  
maximum mf latency per bank:
dram[0]:        282         0       252         0         0         0         0         0         0         0       301       416       287       449         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       291       392       350       420         0       273
dram[2]:          0         0         0       252         0       273         0         0         0       252       302       388       334       409         0         0
dram[3]:          0         0         0       251         0       252         0         0         0         0       301       417       346       407         0         0
dram[4]:          0       251         0         0         0       251         0         0         0         0       306       406       362       415       272         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       287       408       357       411       273         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fef18116330 :  mf: uid= 34785, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6039), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7596 n_act=9 n_pre=3 n_req=92 n_rd=363 n_write=1 bw_util=0.09132
n_activity=1339 dram_eff=0.5437
bk0: 16a 7845i bk1: 0a 7966i bk2: 3a 7943i bk3: 0a 7968i bk4: 0a 7970i bk5: 0a 7970i bk6: 0a 7973i bk7: 0a 7974i bk8: 0a 7975i bk9: 0a 7976i bk10: 80a 7728i bk11: 88a 7468i bk12: 88a 7702i bk13: 88a 7487i bk14: 0a 7970i bk15: 0a 7971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.500502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7594 n_act=6 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.09333
n_activity=1266 dram_eff=0.5877
bk0: 8a 7931i bk1: 0a 7970i bk2: 0a 7970i bk3: 0a 7970i bk4: 0a 7970i bk5: 0a 7971i bk6: 0a 7971i bk7: 0a 7974i bk8: 0a 7975i bk9: 0a 7975i bk10: 80a 7704i bk11: 88a 7451i bk12: 96a 7570i bk13: 88a 7365i bk14: 0a 7970i bk15: 12a 7928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.583292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7610 n_act=7 n_pre=0 n_req=91 n_rd=352 n_write=3 bw_util=0.08906
n_activity=1253 dram_eff=0.5666
bk0: 0a 7972i bk1: 0a 7973i bk2: 0a 7973i bk3: 4a 7944i bk4: 0a 7971i bk5: 4a 7948i bk6: 0a 7972i bk7: 0a 7974i bk8: 0a 7974i bk9: 4a 7945i bk10: 80a 7707i bk11: 88a 7514i bk12: 88a 7637i bk13: 84a 7429i bk14: 0a 7970i bk15: 0a 7971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.469017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7620 n_act=6 n_pre=0 n_req=88 n_rd=344 n_write=2 bw_util=0.0868
n_activity=1195 dram_eff=0.5791
bk0: 0a 7973i bk1: 0a 7974i bk2: 0a 7974i bk3: 4a 7945i bk4: 0a 7972i bk5: 4a 7943i bk6: 0a 7970i bk7: 0a 7971i bk8: 0a 7973i bk9: 0a 7973i bk10: 80a 7724i bk11: 88a 7500i bk12: 88a 7611i bk13: 80a 7462i bk14: 0a 7970i bk15: 0a 7970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.578901
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7583 n_act=10 n_pre=3 n_req=97 n_rd=372 n_write=4 bw_util=0.09433
n_activity=1390 dram_eff=0.541
bk0: 0a 7968i bk1: 4a 7942i bk2: 0a 7971i bk3: 0a 7971i bk4: 0a 7973i bk5: 4a 7946i bk6: 0a 7974i bk7: 0a 7975i bk8: 0a 7976i bk9: 0a 7977i bk10: 96a 7596i bk11: 92a 7416i bk12: 88a 7590i bk13: 80a 7486i bk14: 8a 7935i bk15: 0a 7967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.534747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7972 n_nop=7619 n_act=5 n_pre=0 n_req=87 n_rd=348 n_write=0 bw_util=0.08731
n_activity=1203 dram_eff=0.5786
bk0: 0a 7970i bk1: 0a 7971i bk2: 0a 7972i bk3: 0a 7972i bk4: 0a 7972i bk5: 0a 7973i bk6: 0a 7973i bk7: 0a 7973i bk8: 0a 7973i bk9: 0a 7973i bk10: 88a 7681i bk11: 88a 7463i bk12: 88a 7612i bk13: 80a 7498i bk14: 4a 7947i bk15: 0a 7969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.536001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 112
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.97064
	minimum = 6
	maximum = 34
Network latency average = 8.76678
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.07238
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0073093
	minimum = 0.00546358 (at node 9)
	maximum = 0.0127483 (at node 15)
Accepted packet rate average = 0.0073093
	minimum = 0.00546358 (at node 9)
	maximum = 0.0127483 (at node 15)
Injected flit rate average = 0.0212656
	minimum = 0.00546358 (at node 9)
	maximum = 0.0567881 (at node 15)
Accepted flit rate average= 0.0212656
	minimum = 0.00695364 (at node 19)
	maximum = 0.0437086 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97064 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.76678 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.07238 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0073093 (1 samples)
	minimum = 0.00546358 (1 samples)
	maximum = 0.0127483 (1 samples)
Accepted packet rate average = 0.0073093 (1 samples)
	minimum = 0.00546358 (1 samples)
	maximum = 0.0127483 (1 samples)
Injected flit rate average = 0.0212656 (1 samples)
	minimum = 0.00546358 (1 samples)
	maximum = 0.0567881 (1 samples)
Accepted flit rate average = 0.0212656 (1 samples)
	minimum = 0.00695364 (1 samples)
	maximum = 0.0437086 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 2013 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6040)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6040)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6040)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6040)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6040)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6040)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6040)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(36,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(21,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (373,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,6040)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(374,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374,6040), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,6040)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(375,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,6040), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,6040)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (378,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6040), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,6040)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6040)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(379,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,6040), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,6040)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(391,6040)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,6040)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (391,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(392,6040)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (392,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(393,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (397,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(398,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,6040)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(56,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (405,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(406,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (407,6040), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(408,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (411,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(412,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (415,6040), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(416,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (417,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(418,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (418,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (418,6040), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(419,6040)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(420,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (422,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(423,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (424,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(425,6040)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (432,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (432,6040), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(433,6040)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(434,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(438,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (440,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,6040)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(441,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (443,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (443,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(444,6040)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(444,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (444,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (444,6040), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(445,6040)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(446,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (450,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(451,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (457,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,6040), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,6040)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458,6040)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,6040)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(459,6040)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(459,6040)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (460,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(461,6040)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (463,6040), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464,6040)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (464,6040), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,6040)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (465,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (465,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(466,6040)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(466,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (468,6040), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(469,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (471,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (471,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(472,6040)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(472,6040)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(472,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (472,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(473,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (479,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (479,6040), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(480,6040)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(480,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (480,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(481,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (485,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(486,6040)
GPGPU-Sim uArch: cycles simulated: 6540  inst.: 1280457 (ipc=725.4) sim_rate=320114 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:43:17 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (545,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(546,6040)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (560,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (560,6040), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(561,6040)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (561,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (561,6040), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(562,6040)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(562,6040)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(563,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (567,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (567,6040), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(568,6040)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(569,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (572,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (572,6040), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(573,6040)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (574,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (574,6040), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(575,6040)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(576,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (578,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (578,6040), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(579,6040)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (579,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (579,6040), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(580,6040)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(580,6040)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(581,6040)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (589,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (589,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (589,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (589,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (589,6040), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(590,6040)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(590,6040)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(590,6040)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(591,6040)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(591,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (595,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (595,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (595,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (595,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (595,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (595,6040), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(596,6040)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(596,6040)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(596,6040)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(597,6040)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(597,6040)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(597,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (608,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(609,6040)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(130,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (732,6040), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(733,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (739,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(740,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (742,6040), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(743,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (753,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(754,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (768,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(769,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (772,6040), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(773,6040)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(179,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (774,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (774,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (774,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(775,6040)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(775,6040)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(776,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (779,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(780,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (780,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(781,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (785,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(786,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (788,6040), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(789,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (797,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(798,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (798,6040), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(799,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (800,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(801,6040)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (802,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (802,6040), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(803,6040)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(804,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (804,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(805,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (805,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(806,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (824,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(825,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,6040), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,6040)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (836,6040), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(837,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (838,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(839,6040)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (839,6040), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(840,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (841,6040), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(842,6040)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (842,6040), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(843,6040)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (847,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (847,6040), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(848,6040)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(849,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (849,6040), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(850,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (851,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(852,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (854,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(855,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (867,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(868,6040)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (870,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(871,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (874,6040), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(875,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (875,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(876,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,6040), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (885,6040), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(886,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (888,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(889,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (896,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(897,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (897,6040), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(898,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (902,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (902,6040), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(903,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (903,6040), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(904,6040)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(904,6040)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(188,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (905,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(906,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (909,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (909,6040), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(910,6040)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(910,6040)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (913,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (913,6040), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(914,6040)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (914,6040), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(915,6040)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(915,6040)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (915,6040), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(916,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (920,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(921,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (923,6040), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(924,6040)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (928,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(929,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (929,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (929,6040), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(930,6040)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(931,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (939,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (939,6040), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(940,6040)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(940,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (946,6040), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(947,6040)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (964,6040), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(965,6040)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (972,6040), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(973,6040)
GPGPU-Sim uArch: cycles simulated: 7040  inst.: 1650643 (ipc=732.9) sim_rate=330128 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:43:18 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1006,6040), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1007,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1012,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1013,6040)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(235,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1030,6040), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1031,6040)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1031,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1031,6040), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1032,6040)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1033,6040)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1033,6040), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1034,6040)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1035,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1035,6040), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1036,6040)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1037,6040)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1040,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1040,6040), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1041,6040)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1042,6040)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1048,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1048,6040), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1049,6040)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1050,6040)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1051,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1051,6040), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1052,6040)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1052,6040), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1053,6040)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1053,6040)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1055,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1055,6040), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1056,6040)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1056,6040)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1062,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1062,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1062,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1066,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1066,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1072,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1089,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1095,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1127,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1127,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1136,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1149,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1151,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1154,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1158,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1160,6040), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(255,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1166,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1167,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1169,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1170,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1170,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1185,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1191,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1192,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1194,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1197,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1197,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1209,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1214,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1216,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1217,6040), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1220,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1220,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1220,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1225,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1233,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1239,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1239,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1240,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1244,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1250,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1253,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1256,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1257,6040), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1261,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1266,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1269,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1269,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1270,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1272,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1281,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1282,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1282,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1289,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1295,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1301,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1303,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1305,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1309,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1310,6040), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1316,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1323,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1323,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1327,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1332,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1333,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1340,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1341,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1349,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1354,6040), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1354,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1367,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1387,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1398,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1398,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1406,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1416,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1417,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1418,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1419,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7540  inst.: 1835098 (ipc=611.6) sim_rate=305849 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:43:19 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2842,6040), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3874,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4390,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4456,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4916,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5509,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5638,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6069,6040), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6070
gpu_sim_insn = 919016
gpu_ipc =     151.4030
gpu_tot_sim_cycle = 12110
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     151.6723
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 281
gpu_stall_icnt2sh    = 400
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38800
	L1I_total_cache_misses = 975
	L1I_total_cache_miss_rate = 0.0251
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 318, Miss = 87, Miss_rate = 0.274, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 394, Miss = 132, Miss_rate = 0.335, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 334, Miss = 99, Miss_rate = 0.296, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[8]: Access = 348, Miss = 110, Miss_rate = 0.316, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 310, Miss = 91, Miss_rate = 0.294, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[12]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1261
	L1D_total_cache_miss_rate = 0.2744
	L1D_total_cache_pending_hits = 2994
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 217, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1091
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8090	W0_Idle:42930	W0_Scoreboard:61099	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8728 {8:1091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148376 {136:1091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 449 
averagemflatency = 224 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12109 
mrq_lat_table:288 	19 	100 	73 	58 	26 	86 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	869 	233 	4 	0 	0 	0 	0 	2 	9 	33 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1641      3662      6021      4094         0         0         0      4522      2509      3637      2155      3162      1822      1776      1756      3344 
dram[1]:      1203         0         0         0      4238      3046         0      2705       941         0      1690       921      1781      1774      2290      4059 
dram[2]:         0      4894      4040      3174         0      2898         0      5491         0      4399       965       934      1790      2369      2162      3899 
dram[3]:      1335      3271      2326      5204         0      4802      2587      3259      4491      4581       969       946      1769      1878      2397      2490 
dram[4]:      3449      3985         0         0         0      5607      2829         0      4698      2853      1299      2645      1778      1801      3244      2513 
dram[5]:      1394      2416      2240      1441      2735      1459      3682      1438      3512      3543       919       949      1782      1800      5681      2103 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1052       126       160       126    none      none      none         126       177       124       409       494       449       496       266       268
dram[1]:          0    none      none      none         125       126    none         203       273    none         403       508       422       491       273       377
dram[2]:     none         126       126       160    none         177    none         126    none         152       429       501       429       465       416       273
dram[3]:        272       132       124       160    none         197       126       124       126       273       428       544       470       441       265       265
dram[4]:        126       197    none      none      none         160       126    none         178       130       695       437       393       458       299       314
dram[5]:        272       147       126       281       124       273       125       272       126       126       427       509       467       461       309       265
maximum mf latency per bank:
dram[0]:        282       252       252       252         0         0         0       252       272       252       301       416       287       449       273       272
dram[1]:          0         0         0         0       251       252         0       281       273         0       291       392       350       420       273       273
dram[2]:          0       252       252       252         0       273         0       252         0       282       302       388       334       409       273       273
dram[3]:        272       264       251       251         0       252       252       252       252       273       301       417       346       407       272       273
dram[4]:        252       251         0         0         0       251       259         0       273       261       306       406       362       415       272       272
dram[5]:        272       252       252       281       251       273       251       272       252       252       288       408       357       411       281       273

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15521 n_act=19 n_pre=6 n_req=117 n_rd=428 n_write=10 bw_util=0.0548
n_activity=1875 dram_eff=0.4672
bk0: 16a 15853i bk1: 4a 15947i bk2: 8a 15929i bk3: 4a 15942i bk4: 0a 15985i bk5: 0a 15987i bk6: 0a 15990i bk7: 4a 15962i bk8: 8a 15927i bk9: 8a 15938i bk10: 84a 15698i bk11: 92a 15430i bk12: 92a 15699i bk13: 88a 15496i bk14: 12a 15938i bk15: 8a 15948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.255068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15543 n_act=14 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.05305
n_activity=1706 dram_eff=0.4971
bk0: 8a 15943i bk1: 0a 15983i bk2: 0a 15983i bk3: 0a 15984i bk4: 4a 15956i bk5: 4a 15955i bk6: 0a 15985i bk7: 12a 15890i bk8: 4a 15962i bk9: 0a 15984i bk10: 84a 15675i bk11: 88a 15461i bk12: 100a 15570i bk13: 92a 15365i bk14: 4a 15959i bk15: 20a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.294107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15536 n_act=18 n_pre=6 n_req=115 n_rd=412 n_write=12 bw_util=0.05305
n_activity=1854 dram_eff=0.4574
bk0: 0a 15983i bk1: 4a 15957i bk2: 4a 15957i bk3: 8a 15936i bk4: 0a 15984i bk5: 8a 15921i bk6: 0a 15984i bk7: 4a 15957i bk8: 0a 15985i bk9: 24a 15820i bk10: 80a 15716i bk11: 88a 15525i bk12: 92a 15616i bk13: 92a 15373i bk14: 4a 15958i bk15: 4a 15959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.23755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15517 n_act=18 n_pre=3 n_req=119 n_rd=436 n_write=10 bw_util=0.05581
n_activity=1924 dram_eff=0.4636
bk0: 4a 15961i bk1: 4a 15941i bk2: 8a 15936i bk3: 8a 15935i bk4: 0a 15983i bk5: 4a 15956i bk6: 4a 15955i bk7: 8a 15937i bk8: 4a 15956i bk9: 4a 15962i bk10: 84a 15701i bk11: 88a 15511i bk12: 92a 15614i bk13: 88a 15394i bk14: 16a 15928i bk15: 20a 15916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.291854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fef183b4410 :  mf: uid= 60806, sid06:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12109), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15496 n_act=17 n_pre=5 n_req=125 n_rd=455 n_write=11 bw_util=0.05831
n_activity=1993 dram_eff=0.4676
bk0: 4a 15951i bk1: 4a 15953i bk2: 0a 15982i bk3: 0a 15982i bk4: 0a 15986i bk5: 7a 15941i bk6: 8a 15927i bk7: 0a 15988i bk8: 8a 15926i bk9: 4a 15947i bk10: 100a 15571i bk11: 96a 15406i bk12: 88a 15601i bk13: 92a 15468i bk14: 32a 15888i bk15: 12a 15937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.270458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15984 n_nop=15517 n_act=19 n_pre=3 n_req=118 n_rd=436 n_write=9 bw_util=0.05568
n_activity=1897 dram_eff=0.4692
bk0: 4a 15959i bk1: 12a 15912i bk2: 4a 15955i bk3: 4a 15950i bk4: 8a 15933i bk5: 4a 15962i bk6: 4a 15957i bk7: 4a 15966i bk8: 4a 15957i bk9: 4a 15957i bk10: 92a 15648i bk11: 88a 15472i bk12: 88a 15624i bk13: 84a 15500i bk14: 16a 15882i bk15: 16a 15927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.26977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 55, Miss_rate = 0.393, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 51, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 112
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 156, Miss = 60, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.86284
	minimum = 6
	maximum = 32
Network latency average = 8.41757
	minimum = 6
	maximum = 27
Slowest packet = 1434
Flit latency average = 7.20581
	minimum = 6
	maximum = 23
Slowest flit = 3958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00903045
	minimum = 0.00494234 (at node 2)
	maximum = 0.0164745 (at node 23)
Accepted packet rate average = 0.00903045
	minimum = 0.00494234 (at node 2)
	maximum = 0.0164745 (at node 23)
Injected flit rate average = 0.0241625
	minimum = 0.00494234 (at node 2)
	maximum = 0.0456343 (at node 20)
Accepted flit rate average= 0.0241625
	minimum = 0.00840198 (at node 19)
	maximum = 0.0462932 (at node 8)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91674 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Network latency average = 8.59217 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30.5 (2 samples)
Flit latency average = 7.13909 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00816987 (2 samples)
	minimum = 0.00520296 (2 samples)
	maximum = 0.0146114 (2 samples)
Accepted packet rate average = 0.00816987 (2 samples)
	minimum = 0.00520296 (2 samples)
	maximum = 0.0146114 (2 samples)
Injected flit rate average = 0.0227141 (2 samples)
	minimum = 0.00520296 (2 samples)
	maximum = 0.0512112 (2 samples)
Accepted flit rate average = 0.0227141 (2 samples)
	minimum = 0.00767781 (2 samples)
	maximum = 0.0450009 (2 samples)
Injected packet size average = 2.78023 (2 samples)
Accepted packet size average = 2.78023 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 2018 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12110)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12110)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12110)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12110)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12110)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12110)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(81,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(45,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(34,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (350,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(351,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (351,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(352,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (356,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (356,12110), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(357,12110)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (357,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (357,12110), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(358,12110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(358,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,12110), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(359,12110)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,12110)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(359,12110)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,12110)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(360,12110)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(360,12110)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (360,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (360,12110), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(361,12110)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,12110)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(362,12110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(363,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (365,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (365,12110), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(366,12110)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(367,12110)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(113,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (414,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(415,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (416,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(417,12110)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (427,12110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(428,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (428,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (428,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(429,12110)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(429,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (430,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(431,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (433,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(434,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (441,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (441,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(442,12110)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(442,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,12110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(445,12110)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (446,12110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(447,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (485,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(486,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (495,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (495,12110), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(496,12110)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(497,12110)
GPGPU-Sim uArch: cycles simulated: 12610  inst.: 2216039 (ipc=758.6) sim_rate=316577 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:43:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (525,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(526,12110)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(121,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (539,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (539,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (539,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (539,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (539,12110), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(540,12110)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(540,12110)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,12110)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(541,12110)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(541,12110)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(541,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (541,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(542,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (560,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(561,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (576,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (576,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (576,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,12110), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,12110)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,12110)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(577,12110)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(577,12110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (577,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,12110)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,12110)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(578,12110)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(578,12110)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(578,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (578,12110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,12110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (629,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(630,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (653,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(654,12110)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (687,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(688,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (735,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(736,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (737,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(738,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (741,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(742,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (742,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(743,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (756,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(757,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (758,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (758,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(759,12110)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(759,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (762,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (762,12110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(763,12110)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(763,12110)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (763,12110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(764,12110)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (766,12110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(767,12110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (767,12110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(768,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (770,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(771,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (781,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (781,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (781,12110), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(782,12110)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(782,12110)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (782,12110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(783,12110)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(783,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (787,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(788,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (799,12110), 5 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(111,0,0) tid=(227,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(800,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (801,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (801,12110), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(802,12110)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(803,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (813,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(814,12110)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (815,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (815,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (815,12110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(816,12110)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(816,12110)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(817,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (817,12110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(818,12110)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (822,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (822,12110), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(823,12110)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (823,12110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(824,12110)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(824,12110)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (824,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (824,12110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(825,12110)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(825,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (832,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(833,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (845,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (845,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (845,12110), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(846,12110)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(846,12110)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(847,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (847,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(848,12110)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (854,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (854,12110), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(855,12110)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(856,12110)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (869,12110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(870,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (870,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(871,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (874,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(875,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (881,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(882,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (889,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(890,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (891,12110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(892,12110)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (893,12110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(894,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (898,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(899,12110)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (904,12110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(905,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (906,12110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(907,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (910,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(911,12110)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (918,12110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(919,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (924,12110), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(925,12110)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(193,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (939,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (939,12110), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(940,12110)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(940,12110)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (945,12110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(946,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (947,12110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(948,12110)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (955,12110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(956,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (956,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(957,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (958,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(959,12110)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (960,12110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(961,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (968,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (968,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(969,12110)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(969,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (969,12110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(970,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (993,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(994,12110)
GPGPU-Sim uArch: cycles simulated: 13110  inst.: 2560403 (ipc=723.7) sim_rate=320050 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:43:21 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1018,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1018,12110), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1019,12110)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1020,12110)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1023,12110), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1024,12110)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1034,12110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1035,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1039,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1040,12110)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(226,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1064,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1065,12110)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1069,12110), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1070,12110)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1074,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1074,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1074,12110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1075,12110)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1075,12110)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1076,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1077,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1078,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1080,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1081,12110)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1092,12110), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1093,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1095,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1096,12110)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1112,12110), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1113,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1118,12110), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1119,12110)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1123,12110), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1124,12110)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1127,12110), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1128,12110)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1131,12110), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1132,12110)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1139,12110), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1140,12110)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1145,12110), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1146,12110)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1154,12110), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1155,12110)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1155,12110), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1156,12110)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1161,12110), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1162,12110)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1166,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1177,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1182,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1186,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1188,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1193,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1193,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1202,12110), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(253,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1213,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1213,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1217,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1218,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1222,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1224,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1225,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1225,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1234,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1237,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1249,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1253,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1261,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1262,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1270,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1276,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1279,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1280,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1293,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1305,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1322,12110), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1336,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1347,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1355,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1366,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1373,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1375,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1376,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1377,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1379,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1385,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1391,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1394,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1399,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1405,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1406,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1409,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1428,12110), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1439,12110), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13610  inst.: 2753524 (ipc=611.2) sim_rate=305947 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:43:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2634,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2649,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2667,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3038,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3240,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3353,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3359,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3428,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3436,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3469,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3667,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3724,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3797,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3873,12110), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4104,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4190,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4195,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4319,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4392,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4434,12110), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16610  inst.: 2761510 (ipc=205.5) sim_rate=276151 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:43:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4504,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4551,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4606,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4633,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4744,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4750,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4834,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4873,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5042,12110), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5100,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5191,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5279,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5482,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5665,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5776,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5881,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5905,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6025,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6028,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6041,12110), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6088,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6698,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6715,12110), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6716
gpu_sim_insn = 926846
gpu_ipc =     138.0057
gpu_tot_sim_cycle = 18826
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     146.7969
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 281
gpu_stall_icnt2sh    = 407
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62295
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 586, Miss = 172, Miss_rate = 0.294, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[1]: Access = 568, Miss = 173, Miss_rate = 0.305, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[2]: Access = 710, Miss = 238, Miss_rate = 0.335, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[3]: Access = 462, Miss = 107, Miss_rate = 0.232, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[4]: Access = 702, Miss = 240, Miss_rate = 0.342, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 682, Miss = 220, Miss_rate = 0.323, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[6]: Access = 712, Miss = 244, Miss_rate = 0.343, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[7]: Access = 672, Miss = 232, Miss_rate = 0.345, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[8]: Access = 568, Miss = 176, Miss_rate = 0.310, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[9]: Access = 678, Miss = 232, Miss_rate = 0.342, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 147, Miss_rate = 0.282, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 654, Miss = 219, Miss_rate = 0.335, Pending_hits = 250, Reservation_fails = 0
	L1D_cache_core[12]: Access = 632, Miss = 197, Miss_rate = 0.312, Pending_hits = 277, Reservation_fails = 0
	L1D_cache_core[13]: Access = 650, Miss = 200, Miss_rate = 0.308, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[14]: Access = 498, Miss = 127, Miss_rate = 0.255, Pending_hits = 240, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2924
	L1D_total_cache_miss_rate = 0.3145
	L1D_total_cache_pending_hits = 3896
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1861
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1063
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 120, 318, 120, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 120, 120, 120, 120, 120, 262, 120, 120, 105, 105, 105, 105, 105, 105, 105, 387, 135, 135, 135, 135, 135, 135, 135, 135, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1861
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9046	W0_Idle:76931	W0_Scoreboard:139937	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14888 {8:1861,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253096 {136:1861,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 449 
averagemflatency = 199 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18825 
mrq_lat_table:988 	31 	115 	132 	97 	32 	86 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3083 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1540 	332 	4 	0 	0 	0 	0 	2 	9 	33 	881 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23        10         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1641      3662      6021      4094      2118      3147      1531      4522      2509      3637      2155      3162      1822      1776      1756      3344 
dram[1]:      2345      2856      1725      3507      4238      3046      2151      2705       957      3015      1690      2656      1781      1774      2290      4059 
dram[2]:      1006      4894      4040      3174      2626      2898      2925      5491      2679      4399      2709       934      1790      2369      2162      3899 
dram[3]:      1969      3271      2326      5204      1786      4802      2587      3259      4491      4581      2205       946      1769      1878      2397      2490 
dram[4]:      3449      3985      3131      1379       835      5607      2829      1726      4698      2853      1299      4318      1778      1801      3244      2513 
dram[5]:      1394      2416      2240      1441      2735      1459      3682      1563      3512      3543      1208       949      1782      1800      5681      2103 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 12.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.500000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/263 = 5.832700
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         6        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         8         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 59/45 = 1.31
average mf latency per bank:
dram[0]:        409       151       170       184       123       144       157       189       158       176       452       534       665       708       367       337
dram[1]:        115       125       153       125       159       139       128       186       190       125       436       568       595       647       323       511
dram[2]:        149       153       149       178       178       181       124       173       137       190       444       636       625       669       317       337
dram[3]:        190       143       176       174       186       188       141       191       175       132       471       609       608       558       371       335
dram[4]:        142       189       131       156       160       167       155       138       195       154      2346       499       524       649       444       342
dram[5]:        157       198       165       191       180       142       166       144       134       174       481       639       608       636       435       318
maximum mf latency per bank:
dram[0]:        282       293       289       291       252       270       275       310       272       292       301       416       287       449       285       289
dram[1]:        285       259       273       251       272       259       277       289       283       257       291       392       350       420       283       288
dram[2]:        277       252       288       284       273       284       254       283       257       283       302       388       334       409       276       278
dram[3]:        292       264       283       282       279       281       252       281       290       273       301       417       346       407       275       273
dram[4]:        257       285       277       282       303       293       260       278       288       261       306       406       362       415       284       295
dram[5]:        283       286       283       287       285       273       251       281       258       282       288       408       357       411       281       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23917 n_act=41 n_pre=25 n_req=259 n_rd=808 n_write=57 bw_util=0.06962
n_activity=4366 dram_eff=0.3962
bk0: 36a 24596i bk1: 28a 24575i bk2: 32a 24566i bk3: 20a 24670i bk4: 24a 24705i bk5: 20a 24656i bk6: 20a 24724i bk7: 20a 24713i bk8: 28a 24629i bk9: 24a 24632i bk10: 92a 24517i bk11: 112a 24121i bk12: 108a 24518i bk13: 96a 24337i bk14: 68a 24614i bk15: 80a 24544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.183435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23921 n_act=41 n_pre=25 n_req=258 n_rd=804 n_write=57 bw_util=0.0693
n_activity=4351 dram_eff=0.3958
bk0: 20a 24685i bk1: 12a 24729i bk2: 20a 24706i bk3: 4a 24816i bk4: 28a 24657i bk5: 20a 24715i bk6: 20a 24663i bk7: 64a 24390i bk8: 40a 24595i bk9: 28a 24663i bk10: 100a 24406i bk11: 100a 24171i bk12: 128a 24301i bk13: 112a 24101i bk14: 52a 24654i bk15: 56a 24632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.211486
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23955 n_act=42 n_pre=26 n_req=246 n_rd=772 n_write=53 bw_util=0.0664
n_activity=4229 dram_eff=0.3902
bk0: 16a 24727i bk1: 16a 24757i bk2: 28a 24655i bk3: 32a 24623i bk4: 8a 24782i bk5: 28a 24617i bk6: 12a 24771i bk7: 32a 24605i bk8: 24a 24652i bk9: 64a 24413i bk10: 88a 24506i bk11: 92a 24338i bk12: 112a 24365i bk13: 100a 24209i bk14: 56a 24657i bk15: 64a 24653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.164279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23959 n_act=46 n_pre=30 n_req=237 n_rd=768 n_write=45 bw_util=0.06544
n_activity=4281 dram_eff=0.3798
bk0: 32a 24576i bk1: 16a 24741i bk2: 20a 24690i bk3: 20a 24700i bk4: 12a 24748i bk5: 12a 24731i bk6: 16a 24751i bk7: 24a 24661i bk8: 40a 24512i bk9: 40a 24571i bk10: 100a 24461i bk11: 100a 24267i bk12: 108a 24432i bk13: 120a 24102i bk14: 60a 24656i bk15: 48a 24712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.20066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23859 n_act=50 n_pre=34 n_req=269 n_rd=848 n_write=57 bw_util=0.07284
n_activity=4705 dram_eff=0.3847
bk0: 28a 24670i bk1: 24a 24613i bk2: 8a 24763i bk3: 32a 24639i bk4: 36a 24512i bk5: 40a 24533i bk6: 20a 24702i bk7: 28a 24646i bk8: 24a 24656i bk9: 20a 24710i bk10: 104a 24403i bk11: 104a 24194i bk12: 116a 24262i bk13: 108a 24239i bk14: 80a 24581i bk15: 76a 24554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.189713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24848 n_nop=23895 n_act=43 n_pre=27 n_req=265 n_rd=824 n_write=59 bw_util=0.07107
n_activity=4516 dram_eff=0.3911
bk0: 24a 24689i bk1: 40a 24563i bk2: 40a 24585i bk3: 28a 24592i bk4: 32a 24578i bk5: 20a 24710i bk6: 20a 24701i bk7: 36a 24566i bk8: 28a 24673i bk9: 20a 24695i bk10: 100a 24438i bk11: 88a 24336i bk12: 104a 24405i bk13: 100a 24277i bk14: 68a 24596i bk15: 76a 24578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.188949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 275, Miss = 102, Miss_rate = 0.371, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 234, Miss = 100, Miss_rate = 0.427, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 252, Miss = 102, Miss_rate = 0.405, Pending_hits = 7, Reservation_fails = 112
L2_cache_bank[3]: Access = 230, Miss = 99, Miss_rate = 0.430, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 86, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 107, Miss_rate = 0.440, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 97, Miss_rate = 0.460, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 206, Miss = 95, Miss_rate = 0.461, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 578, Miss = 104, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 229, Miss = 108, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 234, Miss = 104, Miss_rate = 0.444, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3103
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3887
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10817
icnt_total_pkts_simt_to_mem=4270
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73911
	minimum = 6
	maximum = 29
Network latency average = 7.61347
	minimum = 6
	maximum = 25
Slowest packet = 2865
Flit latency average = 6.59668
	minimum = 6
	maximum = 21
Slowest flit = 8025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194891
	minimum = 0.00595593 (at node 3)
	maximum = 0.062835 (at node 23)
Accepted packet rate average = 0.0194891
	minimum = 0.00595593 (at node 3)
	maximum = 0.062835 (at node 23)
Injected flit rate average = 0.0422374
	minimum = 0.00759381 (at node 3)
	maximum = 0.105122 (at node 23)
Accepted flit rate average= 0.0422374
	minimum = 0.0227814 (at node 19)
	maximum = 0.115098 (at node 23)
Injected packet length average = 2.16723
Accepted packet length average = 2.16723
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.52419 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31.6667 (3 samples)
Network latency average = 8.26594 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Flit latency average = 6.95829 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.011943 (3 samples)
	minimum = 0.00545395 (3 samples)
	maximum = 0.0306859 (3 samples)
Accepted packet rate average = 0.011943 (3 samples)
	minimum = 0.00545395 (3 samples)
	maximum = 0.0306859 (3 samples)
Injected flit rate average = 0.0292219 (3 samples)
	minimum = 0.00599991 (3 samples)
	maximum = 0.0691815 (3 samples)
Accepted flit rate average = 0.0292219 (3 samples)
	minimum = 0.0127123 (3 samples)
	maximum = 0.0683667 (3 samples)
Injected packet size average = 2.44679 (3 samples)
Accepted packet size average = 2.44679 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18826)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18826)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18826)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18826)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18826)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18826)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18826)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(38,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(14,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(84,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (396,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(397,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (402,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(403,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (409,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(410,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (411,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(412,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (427,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(428,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (430,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(431,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (433,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(434,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (434,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(435,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (440,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (440,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(441,18826)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(441,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (441,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(442,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (452,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (452,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(453,18826)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(453,18826)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(91,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (459,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(460,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (462,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(463,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (485,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(486,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (497,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(498,18826)
GPGPU-Sim uArch: cycles simulated: 19326  inst.: 3102981 (ipc=678.8) sim_rate=282089 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:43:24 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (512,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(513,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(515,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (517,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(518,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (524,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(525,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (525,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(526,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (527,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(528,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (528,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(529,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (530,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(531,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (532,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(533,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (540,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(541,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (560,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(561,18826)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (659,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(660,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (669,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(670,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (672,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(673,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (696,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(697,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (714,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(715,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (772,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(773,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (774,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(775,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (799,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(800,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (813,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(814,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (819,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(820,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (823,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(824,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (834,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(835,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (874,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(875,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (931,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(932,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (953,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(954,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1026,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1027,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1086,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1087,18826)
GPGPU-Sim uArch: cycles simulated: 20826  inst.: 3265265 (ipc=250.8) sim_rate=272105 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:43:25 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(37,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2177,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2178,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2371,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2372,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2541,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2542,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2793,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2794,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2815,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2816,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2876,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2877,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2941,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2942,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2947,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2948,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3033,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3034,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3136,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3137,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3148,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(3149,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3262,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3263,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3272,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3273,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3339,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3340,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3345,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3345,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3346,18826)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3346,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3397,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3398,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3399,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3400,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3410,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3411,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3448,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3449,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3551,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3552,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3657,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3658,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3739,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3740,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3804,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3805,18826)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(58,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3864,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3865,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3913,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3914,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3980,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3981,18826)
GPGPU-Sim uArch: cycles simulated: 22826  inst.: 3370776 (ipc=151.8) sim_rate=259290 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:43:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4051,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4052,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4172,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4173,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4178,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4179,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4184,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4185,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4202,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4203,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4208,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4209,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4292,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4292,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4293,18826)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4293,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4302,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4303,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4313,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4314,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4392,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4393,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4482,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4483,18826)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4496,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4497,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4520,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4521,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4532,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4533,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4628,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4629,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4644,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4645,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4656,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4657,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4662,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4663,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4770,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4771,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4780,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4781,18826)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(110,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4873,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4874,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4878,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4879,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4899,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4900,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4933,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4934,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4941,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4942,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5011,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5012,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5021,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5022,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5026,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5027,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5083,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5084,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5107,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5108,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5234,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5235,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5249,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5250,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5250,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5251,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5277,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5278,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5285,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5286,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5371,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5372,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5389,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5390,18826)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5409,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5410,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5422,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5423,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5457,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5458,18826)
GPGPU-Sim uArch: cycles simulated: 24326  inst.: 3518262 (ipc=137.2) sim_rate=251304 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:43:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5535,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5536,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5593,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5594,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5650,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5651,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5793,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5794,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5904,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5905,18826)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(163,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6020,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6021,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6100,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6101,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6115,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6116,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6169,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6170,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6358,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6359,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6432,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6433,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6623,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6624,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6919,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6920,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6941,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6942,18826)
GPGPU-Sim uArch: cycles simulated: 25826  inst.: 3585727 (ipc=117.4) sim_rate=239048 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:43:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7121,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7122,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7297,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7298,18826)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7649,18826), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7650,18826)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7671,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7672,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7765,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7766,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7797,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7798,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7837,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7838,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7881,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7882,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8144,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8145,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8429,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8430,18826)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(200,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8871,18826), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8872,18826)
GPGPU-Sim uArch: cycles simulated: 27826  inst.: 3645064 (ipc=97.9) sim_rate=227816 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:43:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9237,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9238,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9368,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9369,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9434,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9435,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9589,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9590,18826)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9620,18826), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9621,18826)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9857,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9858,18826)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9949,18826), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9950,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10434,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10435,18826)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10492,18826), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10493,18826)
GPGPU-Sim uArch: cycles simulated: 29326  inst.: 3683197 (ipc=87.6) sim_rate=216658 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:43:30 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10878,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10879,18826)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11016,18826), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11017,18826)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11082,18826), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11083,18826)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11636,18826), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11637,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11987,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11988,18826)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12015,18826), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12016,18826)
GPGPU-Sim uArch: cycles simulated: 31326  inst.: 3722566 (ipc=76.7) sim_rate=206809 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:43:31 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12552,18826), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12553,18826)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12956,18826), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12957,18826)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(248,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13344,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13345,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13365,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13366,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13556,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13557,18826)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13820,18826), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13821,18826)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13854,18826), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13855,18826)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14049,18826), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14050,18826)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14113,18826), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14114,18826)
GPGPU-Sim uArch: cycles simulated: 33326  inst.: 3767330 (ipc=69.2) sim_rate=198280 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:43:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14582,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14763,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14767,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14812,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14825,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14878,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14992,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15020,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15226,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15616,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15828,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16090,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16150,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16295,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16473,18826), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35326  inst.: 3788047 (ipc=62.1) sim_rate=189402 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:43:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16735,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16810,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17126,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17217,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17294,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17466,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17527,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17548,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17738,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17938,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18006,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18040,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18112,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18181,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18241,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18317,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18367,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18413,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18433,18826), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 37326  inst.: 3804014 (ipc=56.2) sim_rate=181143 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:43:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18560,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18648,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18902,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18938,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18979,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19341,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19548,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19575,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19688,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19716,18826), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19820,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19824,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19872,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20025,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20085,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20096,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20249,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20343,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20378,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20391,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20398,18826), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20401,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20531,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20568,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20823,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20884,18826), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 39826  inst.: 3824199 (ipc=50.5) sim_rate=173827 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21075,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21234,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21308,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21466,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21556,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21568,18826), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(235,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21984,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22064,18826), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22201,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22325,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22326,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22503,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22643,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22675,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22787,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23080,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23154,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23179,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23584,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23590,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23641,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23654,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23786,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23848,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23970,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24016,18826), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24213,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24339,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24566,18826), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25185,18826), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25186
gpu_sim_insn = 1077503
gpu_ipc =      42.7818
gpu_tot_sim_cycle = 44012
gpu_tot_sim_insn = 3841101
gpu_tot_ipc =      87.2739
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6379
gpu_stall_icnt2sh    = 19096
gpu_total_sim_rate=174595

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149667
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 3914, Miss = 2064, Miss_rate = 0.527, Pending_hits = 420, Reservation_fails = 10891
	L1D_cache_core[1]: Access = 3219, Miss = 1633, Miss_rate = 0.507, Pending_hits = 353, Reservation_fails = 7740
	L1D_cache_core[2]: Access = 3817, Miss = 2023, Miss_rate = 0.530, Pending_hits = 403, Reservation_fails = 11010
	L1D_cache_core[3]: Access = 3101, Miss = 1613, Miss_rate = 0.520, Pending_hits = 412, Reservation_fails = 9159
	L1D_cache_core[4]: Access = 3351, Miss = 1700, Miss_rate = 0.507, Pending_hits = 382, Reservation_fails = 9435
	L1D_cache_core[5]: Access = 3962, Miss = 2064, Miss_rate = 0.521, Pending_hits = 430, Reservation_fails = 9397
	L1D_cache_core[6]: Access = 3384, Miss = 1743, Miss_rate = 0.515, Pending_hits = 410, Reservation_fails = 8614
	L1D_cache_core[7]: Access = 4074, Miss = 2191, Miss_rate = 0.538, Pending_hits = 445, Reservation_fails = 10585
	L1D_cache_core[8]: Access = 3288, Miss = 1654, Miss_rate = 0.503, Pending_hits = 398, Reservation_fails = 8643
	L1D_cache_core[9]: Access = 3890, Miss = 2083, Miss_rate = 0.535, Pending_hits = 401, Reservation_fails = 9462
	L1D_cache_core[10]: Access = 3630, Miss = 1941, Miss_rate = 0.535, Pending_hits = 402, Reservation_fails = 10954
	L1D_cache_core[11]: Access = 3213, Miss = 1693, Miss_rate = 0.527, Pending_hits = 414, Reservation_fails = 8959
	L1D_cache_core[12]: Access = 3134, Miss = 1570, Miss_rate = 0.501, Pending_hits = 415, Reservation_fails = 8109
	L1D_cache_core[13]: Access = 3784, Miss = 1947, Miss_rate = 0.515, Pending_hits = 436, Reservation_fails = 10255
	L1D_cache_core[14]: Access = 3276, Miss = 1722, Miss_rate = 0.526, Pending_hits = 414, Reservation_fails = 8976
	L1D_total_cache_accesses = 53037
	L1D_total_cache_misses = 27641
	L1D_total_cache_miss_rate = 0.5212
	L1D_total_cache_pending_hits = 6135
	L1D_total_cache_reservation_fails = 142189
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27192
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91458
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50731
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
210, 425, 520, 464, 210, 520, 210, 210, 165, 815, 352, 464, 307, 634, 419, 561, 393, 449, 195, 871, 451, 421, 619, 309, 475, 419, 165, 363, 447, 647, 165, 662, 150, 150, 518, 320, 150, 320, 320, 574, 350, 716, 350, 180, 423, 479, 406, 180, 
gpgpu_n_tot_thrd_icount = 8489504
gpgpu_n_tot_w_icount = 265297
gpgpu_n_stall_shd_mem = 151314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11599
gpgpu_n_mem_write_global = 16578
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292928
gpgpu_n_store_insn = 18066
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537827
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229626	W0_Idle:96292	W0_Scoreboard:422687	W1:113238	W2:22894	W3:5063	W4:1125	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92792 {8:11599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 663216 {40:16577,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1577464 {136:11599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132624 {8:16578,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 836 
averagemflatency = 322 
max_icnt2mem_latency = 690 
max_icnt2sh_latency = 44011 
mrq_lat_table:4562 	112 	265 	608 	608 	250 	132 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9018 	16603 	2571 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6905 	935 	1418 	4378 	8696 	5885 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5545 	4462 	1541 	66 	0 	0 	0 	2 	9 	33 	881 	9186 	6467 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        13        18        24        17        21        25        22        25        20        22        27        24        17        17 
dram[1]:        18        13        23        17        25        16        22        14        16        21        20        22        25        23        16        11 
dram[2]:        14        20        18        16        20        18        22        17        20        18        20        22        22        22        15        16 
dram[3]:        22        14        16        20        22        22        25        19        28        18        20        22        27        20        15        12 
dram[4]:        21        18        16        20        14        18        10        17        24        26        22        22        22        23        11        14 
dram[5]:         8        10        13        24        22        22        17        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1641      3662      6021      4094      3301      4772      3471      5539      7828      7298      6014      8247      4743      4774      3003      5527 
dram[1]:      4235      2856      3934      3507      5214      4785      3559      6723      4982      3843      6875      4955      4425      1774      6557      4059 
dram[2]:      2844      9925      4040      3174      3263      5391      3820      5491      4523      5205      4478      7698      4732      3557      2963      5590 
dram[3]:      2745      4050      4525      5204      4797      4802      5567      5242      4491      4581      7675      7661      2818      4261      2456      2490 
dram[4]:      4527      8483      5652     10946      5006      6835      5147      4723      4698      3565      5401      6083      2526      2425      3244      3070 
dram[5]:      1816      2416      4219      4848      5679      3372      4122      3515      4041      3543      5107      6362      2533      1800      5681      2741 
average row accesses per activate:
dram[0]:  8.250000  4.187500  4.529412  4.611111  4.705883  4.777778  3.416667  4.350000  3.772727  4.150000  3.692308  3.687500  6.285714  4.888889  4.222222  5.875000 
dram[1]:  5.538462  5.076923  6.250000  4.166667  5.111111  4.368421  4.647059  2.935484  3.068965  4.882353  3.647059  3.470588  6.166667  6.000000  5.250000  4.600000 
dram[2]:  7.090909  6.090909  4.333333  3.458333  3.041667  3.681818  4.368421  4.722222  3.214286  3.423077  5.800000  4.333333  3.461539  4.363636  5.375000  6.000000 
dram[3]:  4.210526  4.533333  4.300000  4.315790  6.500000  4.578948  5.187500  5.733333  3.916667  3.642857  3.875000  4.500000  5.285714  4.000000  4.600000  5.714286 
dram[4]:  5.500000  3.375000  4.733333  4.555555  3.269231  6.076923  3.666667  5.846154  3.066667  3.916667  3.941176  4.727273  3.214286  3.384615  4.555555  4.500000 
dram[5]:  3.736842  3.750000  3.739130  6.076923  3.850000  4.200000  5.000000  4.882353  4.181818  2.558824  4.400000  4.545455  4.333333  4.200000  5.500000  3.142857 
average row locality = 6596/1550 = 4.255484
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        39        47        54        50        55        51        57        56        53        39        51        44        44        38        47 
dram[1]:        42        38        43        46        59        53        49        60        57        55        50        49        37        36        42        46 
dram[2]:        45        37        49        53        45        51        51        55        57        58        46        46        45        47        43        42 
dram[3]:        48        39        55        52        37        55        52        54        64        71        51        45        37        44        46        40 
dram[4]:        43        51        42        51        56        48        58        46        61        61        56        42        45        44        41        36 
dram[5]:        44        48        53        50        48        52        64        52        62        59        54        42        39        42        44        44 
total reads: 4663
bank skew: 71/36 = 1.97
chip skew: 797/762 = 1.05
number of total write accesses:
dram[0]:        28        28        30        29        30        31        31        30        27        30         9         8         0         0         0         0 
dram[1]:        30        28        32        29        33        30        30        31        32        28        12        10         0         0         0         0 
dram[2]:        33        30        29        30        28        30        32        30        33        31        12         6         0         1         0         0 
dram[3]:        32        29        31        30        28        32        31        32        30        31        11         9         0         0         0         0 
dram[4]:        34        30        29        31        29        31        30        30        31        33        11        10         0         0         0         0 
dram[5]:        27        27        33        29        29        32        31        31        30        28        12         8         0         0         0         0 
total reads: 1933
min_bank_accesses = 0!
chip skew: 329/311 = 1.06
average mf latency per bank:
dram[0]:        520       454       514       544       567       598       591       639       743       746      1821      1916      3053      3272      3574      2769
dram[1]:        467       438       524       505       565       493       607       499       700       707      1643      1854      4118      3748      2685      2752
dram[2]:        571       563       588       495       512       467       695       627       760       664      1804      1881      3028      3322      2544      2971
dram[3]:        529       486       543       494       505       534       592       577       706       692      1509      1953      3484      2814      2867      2988
dram[4]:        619       521       683       557       666       484       801       721       911       623     26849      1824      3828      3097      3903      3478
dram[5]:        500       480       527       475       544       511       750       670       836       628      1528      2047      3293      3267      3277      2989
maximum mf latency per bank:
dram[0]:        665       765       704       665       733       747       752       640       747       687       768       612       601       708       647       577
dram[1]:        748       711       650       747       612       679       697       655       715       689       659       673       666       606       704       611
dram[2]:        697       652       690       754       677       661       701       644       718       630       675       701       630       630       737       730
dram[3]:        770       592       735       728       656       698       643       768       723       641       666       633       648       741       658       661
dram[4]:        835       697       810       729       745       708       823       658       836       663       803       676       822       671       814       666
dram[5]:        605       671       768       702       612       817       690       724       701       655       668       658       601       623       824       689

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54262 n_act=242 n_pre=226 n_req=1074 n_rd=3052 n_write=311 bw_util=0.1158
n_activity=17318 dram_eff=0.3884
bk0: 152a 56791i bk1: 156a 56790i bk2: 188a 56542i bk3: 216a 56200i bk4: 200a 56445i bk5: 220a 55860i bk6: 204a 56166i bk7: 228a 56054i bk8: 224a 56182i bk9: 212a 56275i bk10: 156a 57113i bk11: 204a 56625i bk12: 176a 57295i bk13: 176a 56998i bk14: 152a 57364i bk15: 188a 57190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.208648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54234 n_act=251 n_pre=235 n_req=1087 n_rd=3048 n_write=325 bw_util=0.1161
n_activity=17891 dram_eff=0.3771
bk0: 168a 56660i bk1: 152a 56658i bk2: 172a 56504i bk3: 184a 56522i bk4: 236a 56258i bk5: 212a 56483i bk6: 196a 56335i bk7: 240a 55925i bk8: 228a 56146i bk9: 220a 56499i bk10: 200a 56857i bk11: 196a 56470i bk12: 148a 57366i bk13: 144a 57161i bk14: 168a 57306i bk15: 184a 57142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.183189
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54180 n_act=262 n_pre=246 n_req=1095 n_rd=3080 n_write=325 bw_util=0.1172
n_activity=17791 dram_eff=0.3828
bk0: 180a 56494i bk1: 148a 56822i bk2: 196a 56320i bk3: 212a 56103i bk4: 180a 56183i bk5: 204a 56193i bk6: 204a 56128i bk7: 220a 56132i bk8: 228a 56058i bk9: 232a 56240i bk10: 184a 56782i bk11: 184a 56852i bk12: 180a 57141i bk13: 188a 56854i bk14: 172a 57172i bk15: 168a 57382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.1956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54127 n_act=248 n_pre=232 n_req=1116 n_rd=3160 n_write=326 bw_util=0.12
n_activity=17865 dram_eff=0.3903
bk0: 192a 56203i bk1: 156a 56444i bk2: 220a 56280i bk3: 208a 56084i bk4: 148a 56584i bk5: 220a 55953i bk6: 208a 56166i bk7: 216a 56171i bk8: 256a 56025i bk9: 284a 55892i bk10: 204a 56816i bk11: 180a 56764i bk12: 148a 57288i bk13: 176a 56968i bk14: 184a 57251i bk15: 160a 57380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.232128
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54110 n_act=273 n_pre=257 n_req=1110 n_rd=3124 n_write=329 bw_util=0.1189
n_activity=18809 dram_eff=0.3672
bk0: 172a 56717i bk1: 204a 56380i bk2: 168a 56696i bk3: 204a 56046i bk4: 224a 56189i bk5: 192a 56332i bk6: 232a 56188i bk7: 184a 56523i bk8: 244a 56184i bk9: 244a 55987i bk10: 224a 56747i bk11: 168a 56817i bk12: 180a 57091i bk13: 176a 56987i bk14: 164a 57363i bk15: 144a 57437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.194085
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58093 n_nop=54056 n_act=274 n_pre=258 n_req=1114 n_rd=3188 n_write=317 bw_util=0.1207
n_activity=18418 dram_eff=0.3806
bk0: 176a 56471i bk1: 192a 56422i bk2: 212a 56329i bk3: 200a 56452i bk4: 192a 56328i bk5: 208a 56417i bk6: 256a 55909i bk7: 208a 56404i bk8: 248a 56134i bk9: 236a 56101i bk10: 216a 56790i bk11: 168a 56855i bk12: 156a 57207i bk13: 168a 57077i bk14: 176a 57320i bk15: 176a 57229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.201057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1978, Miss = 363, Miss_rate = 0.184, Pending_hits = 10, Reservation_fails = 231
L2_cache_bank[1]: Access = 2072, Miss = 400, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1991, Miss = 379, Miss_rate = 0.190, Pending_hits = 11, Reservation_fails = 112
L2_cache_bank[3]: Access = 1926, Miss = 383, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 381, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2005, Miss = 389, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1950, Miss = 390, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1916, Miss = 400, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 6458, Miss = 402, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1960, Miss = 379, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2081, Miss = 408, Miss_rate = 0.196, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1947, Miss = 389, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 28252
L2_total_cache_misses = 4663
L2_total_cache_miss_rate = 0.1651
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2767
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1891
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74918
icnt_total_pkts_simt_to_mem=44833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2277
	minimum = 6
	maximum = 473
Network latency average = 35.8437
	minimum = 6
	maximum = 377
Slowest packet = 9627
Flit latency average = 28.6963
	minimum = 6
	maximum = 377
Slowest flit = 87445
Fragmentation average = 0.0331822
	minimum = 0
	maximum = 177
Injected packet rate average = 0.0739653
	minimum = 0.0559041 (at node 12)
	maximum = 0.233463 (at node 23)
Accepted packet rate average = 0.0739653
	minimum = 0.0559041 (at node 12)
	maximum = 0.233463 (at node 23)
Injected flit rate average = 0.153913
	minimum = 0.0904074 (at node 12)
	maximum = 0.364171 (at node 23)
Accepted flit rate average= 0.153913
	minimum = 0.103232 (at node 15)
	maximum = 0.434249 (at node 23)
Injected packet length average = 2.08088
Accepted packet length average = 2.08088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9501 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142 (4 samples)
Network latency average = 15.1604 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115.75 (4 samples)
Flit latency average = 12.3928 (4 samples)
	minimum = 6 (4 samples)
	maximum = 113.75 (4 samples)
Fragmentation average = 0.00829556 (4 samples)
	minimum = 0 (4 samples)
	maximum = 44.25 (4 samples)
Injected packet rate average = 0.0274485 (4 samples)
	minimum = 0.0180665 (4 samples)
	maximum = 0.0813802 (4 samples)
Accepted packet rate average = 0.0274485 (4 samples)
	minimum = 0.0180665 (4 samples)
	maximum = 0.0813802 (4 samples)
Injected flit rate average = 0.0603946 (4 samples)
	minimum = 0.0271018 (4 samples)
	maximum = 0.142929 (4 samples)
Accepted flit rate average = 0.0603946 (4 samples)
	minimum = 0.0353422 (4 samples)
	maximum = 0.159837 (4 samples)
Injected packet size average = 2.20028 (4 samples)
Accepted packet size average = 2.20028 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174595 (inst/sec)
gpgpu_simulation_rate = 2000 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44012)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44012)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44012)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44012)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44012)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44012)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44012)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(27,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(20,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 44512  inst.: 4144463 (ipc=606.7) sim_rate=180194 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:36 2019
GPGPU-Sim uArch: cycles simulated: 45012  inst.: 4155041 (ipc=313.9) sim_rate=173126 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:37 2019
GPGPU-Sim uArch: cycles simulated: 46512  inst.: 4166767 (ipc=130.3) sim_rate=166670 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:38 2019
GPGPU-Sim uArch: cycles simulated: 48512  inst.: 4182259 (ipc=75.8) sim_rate=160856 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:39 2019
GPGPU-Sim uArch: cycles simulated: 50012  inst.: 4192625 (ipc=58.6) sim_rate=155282 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:40 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(13,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 52012  inst.: 4205945 (ipc=45.6) sim_rate=150212 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:41 2019
GPGPU-Sim uArch: cycles simulated: 53512  inst.: 4215823 (ipc=39.4) sim_rate=145373 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:42 2019
GPGPU-Sim uArch: cycles simulated: 55512  inst.: 4231875 (ipc=34.0) sim_rate=141062 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:43 2019
GPGPU-Sim uArch: cycles simulated: 57012  inst.: 4242876 (ipc=30.9) sim_rate=136866 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:44 2019
GPGPU-Sim uArch: cycles simulated: 59012  inst.: 4257489 (ipc=27.8) sim_rate=133046 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:45 2019
GPGPU-Sim uArch: cycles simulated: 60512  inst.: 4268016 (ipc=25.9) sim_rate=129333 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:46 2019
GPGPU-Sim uArch: cycles simulated: 62012  inst.: 4279079 (ipc=24.3) sim_rate=125855 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:47 2019
GPGPU-Sim uArch: cycles simulated: 64012  inst.: 4294501 (ipc=22.7) sim_rate=122700 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:48 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 65512  inst.: 4305552 (ipc=21.6) sim_rate=119598 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22774,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22775,44012)
GPGPU-Sim uArch: cycles simulated: 67512  inst.: 4322586 (ipc=20.5) sim_rate=116826 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24183,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24184,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24553,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24554,44012)
GPGPU-Sim uArch: cycles simulated: 69012  inst.: 4338088 (ipc=19.9) sim_rate=114160 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:51 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25521,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25522,44012)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25612,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25613,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26058,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26059,44012)
GPGPU-Sim uArch: cycles simulated: 71012  inst.: 4364260 (ipc=19.4) sim_rate=111904 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:43:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28043,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28044,44012)
GPGPU-Sim uArch: cycles simulated: 72512  inst.: 4380770 (ipc=18.9) sim_rate=109519 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:43:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29001,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29002,44012)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(70,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 74512  inst.: 4401603 (ipc=18.4) sim_rate=107356 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:43:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31304,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31305,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31344,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31345,44012)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32092,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32093,44012)
GPGPU-Sim uArch: cycles simulated: 76512  inst.: 4426104 (ipc=18.0) sim_rate=105383 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:43:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33182,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(33183,44012)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33329,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33330,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33351,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33352,44012)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33858,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33859,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33897,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33898,44012)
GPGPU-Sim uArch: cycles simulated: 78012  inst.: 4449421 (ipc=17.9) sim_rate=103474 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:43:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34335,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(34336,44012)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34418,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34419,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34579,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34580,44012)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35111,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35112,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35114,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35115,44012)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35329,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35330,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35433,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35434,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35442,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35443,44012)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(111,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 80012  inst.: 4491979 (ipc=18.1) sim_rate=102090 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:43:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36365,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36366,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36711,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36712,44012)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36719,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36720,44012)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37458,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37459,44012)
GPGPU-Sim uArch: cycles simulated: 81512  inst.: 4516815 (ipc=18.0) sim_rate=100373 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:43:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38061,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38062,44012)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38237,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38238,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38901,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38902,44012)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38915,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38916,44012)
GPGPU-Sim uArch: cycles simulated: 83012  inst.: 4539156 (ipc=17.9) sim_rate=98677 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:43:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39992,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39993,44012)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40431,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40432,44012)
GPGPU-Sim uArch: cycles simulated: 85012  inst.: 4566621 (ipc=17.7) sim_rate=97162 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41349,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41350,44012)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(104,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42208,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(42209,44012)
GPGPU-Sim uArch: cycles simulated: 86512  inst.: 4586483 (ipc=17.5) sim_rate=95551 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42632,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42633,44012)
GPGPU-Sim uArch: cycles simulated: 88512  inst.: 4609122 (ipc=17.3) sim_rate=94063 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44630,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44631,44012)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46240,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46241,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46329,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46330,44012)
GPGPU-Sim uArch: cycles simulated: 90512  inst.: 4631434 (ipc=17.0) sim_rate=92628 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:03 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47335,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47336,44012)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47549,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47550,44012)
GPGPU-Sim uArch: cycles simulated: 92012  inst.: 4650447 (ipc=16.9) sim_rate=91185 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48110,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(48111,44012)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49430,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49431,44012)
GPGPU-Sim uArch: cycles simulated: 94012  inst.: 4675791 (ipc=16.7) sim_rate=89919 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:05 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(48,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50280,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50281,44012)
GPGPU-Sim uArch: cycles simulated: 95512  inst.: 4694521 (ipc=16.6) sim_rate=88575 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51700,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51701,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51746,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51747,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51920,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51921,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (52743,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(52744,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (53306,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(53307,44012)
GPGPU-Sim uArch: cycles simulated: 97512  inst.: 4721780 (ipc=16.5) sim_rate=87440 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:44:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54375,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(54376,44012)
GPGPU-Sim uArch: cycles simulated: 99012  inst.: 4741697 (ipc=16.4) sim_rate=86212 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:44:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55758,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55759,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56634,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56635,44012)
GPGPU-Sim uArch: cycles simulated: 101012  inst.: 4767817 (ipc=16.3) sim_rate=85139 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:44:09 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(105,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57780,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57781,44012)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (57859,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(57860,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58016,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58017,44012)
GPGPU-Sim uArch: cycles simulated: 102512  inst.: 4791858 (ipc=16.3) sim_rate=84067 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58534,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(58535,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (58742,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(58743,44012)
GPGPU-Sim uArch: cycles simulated: 104012  inst.: 4817629 (ipc=16.3) sim_rate=83062 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:44:11 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61255,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61256,44012)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61449,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(61450,44012)
GPGPU-Sim uArch: cycles simulated: 106012  inst.: 4843183 (ipc=16.2) sim_rate=82087 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:44:12 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62024,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62025,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62686,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(62687,44012)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (62991,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(62992,44012)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(152,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 107512  inst.: 4866137 (ipc=16.1) sim_rate=81102 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (63706,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(63707,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64584,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64585,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (65347,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(65348,44012)
GPGPU-Sim uArch: cycles simulated: 109512  inst.: 4894622 (ipc=16.1) sim_rate=80239 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:44:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65698,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65699,44012)
GPGPU-Sim uArch: cycles simulated: 111012  inst.: 4915661 (ipc=16.0) sim_rate=79284 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (67851,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(67852,44012)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (68138,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(68139,44012)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (68611,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(68612,44012)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (68714,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(68715,44012)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (68839,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(68840,44012)
GPGPU-Sim uArch: cycles simulated: 113012  inst.: 4943559 (ipc=16.0) sim_rate=78469 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69168,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69169,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (69255,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(69256,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (69477,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(69478,44012)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(163,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 114512  inst.: 4964614 (ipc=15.9) sim_rate=77572 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71408,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(71409,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (71913,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(71914,44012)
GPGPU-Sim uArch: cycles simulated: 116012  inst.: 4989227 (ipc=15.9) sim_rate=76757 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72485,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72486,44012)
GPGPU-Sim uArch: cycles simulated: 117512  inst.: 5008885 (ipc=15.9) sim_rate=75892 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (74938,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(74939,44012)
GPGPU-Sim uArch: cycles simulated: 119512  inst.: 5038503 (ipc=15.9) sim_rate=75201 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:44:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (76175,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(76176,44012)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(113,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 121012  inst.: 5058554 (ipc=15.8) sim_rate=74390 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (78077,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(78078,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (78163,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(78164,44012)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (78874,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(78875,44012)
GPGPU-Sim uArch: cycles simulated: 123012  inst.: 5087764 (ipc=15.8) sim_rate=73735 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:44:22 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (79525,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(79526,44012)
GPGPU-Sim uArch: cycles simulated: 124512  inst.: 5106560 (ipc=15.7) sim_rate=72950 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81167,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81168,44012)
GPGPU-Sim uArch: cycles simulated: 126512  inst.: 5129976 (ipc=15.6) sim_rate=72253 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (82780,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(82781,44012)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(162,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 128512  inst.: 5157198 (ipc=15.6) sim_rate=71627 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: cycles simulated: 130012  inst.: 5175441 (ipc=15.5) sim_rate=70896 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:44:26 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87070,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(87071,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (87287,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(87288,44012)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (87637,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(87638,44012)
GPGPU-Sim uArch: cycles simulated: 132012  inst.: 5204168 (ipc=15.5) sim_rate=70326 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:44:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88483,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88484,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (89323,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(89324,44012)
GPGPU-Sim uArch: cycles simulated: 133512  inst.: 5224817 (ipc=15.5) sim_rate=69664 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (89981,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(89982,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90928,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90929,44012)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(110,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 135012  inst.: 5246644 (ipc=15.4) sim_rate=69034 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (91327,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(91328,44012)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (91700,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(91701,44012)
GPGPU-Sim uArch: cycles simulated: 137012  inst.: 5278542 (ipc=15.5) sim_rate=68552 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: cycles simulated: 138512  inst.: 5296012 (ipc=15.4) sim_rate=67897 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: cycles simulated: 140512  inst.: 5318139 (ipc=15.3) sim_rate=67318 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97656,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97657,44012)
GPGPU-Sim uArch: cycles simulated: 142512  inst.: 5340077 (ipc=15.2) sim_rate=66750 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:44:33 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(174,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 144012  inst.: 5359708 (ipc=15.2) sim_rate=66169 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101321,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101322,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101895,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101896,44012)
GPGPU-Sim uArch: cycles simulated: 146012  inst.: 5387057 (ipc=15.2) sim_rate=65695 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (102410,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(102411,44012)
GPGPU-Sim uArch: cycles simulated: 147512  inst.: 5409091 (ipc=15.1) sim_rate=65169 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: cycles simulated: 149512  inst.: 5434820 (ipc=15.1) sim_rate=64700 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:44:37 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(152,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (106571,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(106572,44012)
GPGPU-Sim uArch: cycles simulated: 151512  inst.: 5461151 (ipc=15.1) sim_rate=64248 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:44:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (107559,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(107560,44012)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (107663,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(107664,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (108322,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(108323,44012)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (108609,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(108610,44012)
GPGPU-Sim uArch: cycles simulated: 153012  inst.: 5486024 (ipc=15.1) sim_rate=63790 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:44:39 2019
GPGPU-Sim uArch: cycles simulated: 155012  inst.: 5511946 (ipc=15.1) sim_rate=63355 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112268,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(112269,44012)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(194,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 156512  inst.: 5531441 (ipc=15.0) sim_rate=62857 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: cycles simulated: 158512  inst.: 5558190 (ipc=15.0) sim_rate=62451 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115109,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(115110,44012)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (116349,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(116350,44012)
GPGPU-Sim uArch: cycles simulated: 160512  inst.: 5580836 (ipc=14.9) sim_rate=62009 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117628,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(117629,44012)
GPGPU-Sim uArch: cycles simulated: 162512  inst.: 5607110 (ipc=14.9) sim_rate=61616 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118804,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(118805,44012)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(184,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (119840,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(119841,44012)
GPGPU-Sim uArch: cycles simulated: 164012  inst.: 5627579 (ipc=14.9) sim_rate=61169 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (120376,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(120377,44012)
GPGPU-Sim uArch: cycles simulated: 166012  inst.: 5655502 (ipc=14.9) sim_rate=60811 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: cycles simulated: 167512  inst.: 5672486 (ipc=14.8) sim_rate=60345 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:44:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125097,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125098,44012)
GPGPU-Sim uArch: cycles simulated: 169512  inst.: 5695641 (ipc=14.8) sim_rate=59954 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:44:48 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(129,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 171512  inst.: 5720172 (ipc=14.7) sim_rate=59585 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:44:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (128573,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(128574,44012)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129167,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129168,44012)
GPGPU-Sim uArch: cycles simulated: 173512  inst.: 5746849 (ipc=14.7) sim_rate=59245 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:44:50 2019
GPGPU-Sim uArch: cycles simulated: 175012  inst.: 5767491 (ipc=14.7) sim_rate=58851 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (131146,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(131147,44012)
GPGPU-Sim uArch: cycles simulated: 177012  inst.: 5794040 (ipc=14.7) sim_rate=58525 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:44:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (133330,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(133331,44012)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(195,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 179012  inst.: 5821376 (ipc=14.7) sim_rate=58213 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:44:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135027,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(135028,44012)
GPGPU-Sim uArch: cycles simulated: 180512  inst.: 5838893 (ipc=14.6) sim_rate=57810 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:44:54 2019
GPGPU-Sim uArch: cycles simulated: 182512  inst.: 5863780 (ipc=14.6) sim_rate=57488 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:44:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (138998,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(138999,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (139622,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(139623,44012)
GPGPU-Sim uArch: cycles simulated: 184512  inst.: 5896161 (ipc=14.6) sim_rate=57244 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:44:56 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(153,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (141752,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(141753,44012)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (141843,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(141844,44012)
GPGPU-Sim uArch: cycles simulated: 186012  inst.: 5917009 (ipc=14.6) sim_rate=56894 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:44:57 2019
GPGPU-Sim uArch: cycles simulated: 188012  inst.: 5942485 (ipc=14.6) sim_rate=56595 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: cycles simulated: 190012  inst.: 5963926 (ipc=14.5) sim_rate=56263 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146262,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(146263,44012)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (146849,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(146850,44012)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147688,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(147689,44012)
GPGPU-Sim uArch: cycles simulated: 192012  inst.: 5993029 (ipc=14.5) sim_rate=56009 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:45:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (148684,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(148685,44012)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148724,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(148725,44012)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(215,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 193512  inst.: 6016182 (ipc=14.5) sim_rate=55705 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:45:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (149600,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(149601,44012)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (150053,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(150054,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (150271,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(150272,44012)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (150292,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(150293,44012)
GPGPU-Sim uArch: cycles simulated: 195512  inst.: 6053987 (ipc=14.6) sim_rate=55541 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:45:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (151627,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(151628,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (152543,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(152544,44012)
GPGPU-Sim uArch: cycles simulated: 197012  inst.: 6077882 (ipc=14.6) sim_rate=55253 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:45:03 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(160,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 199012  inst.: 6105740 (ipc=14.6) sim_rate=55006 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (156305,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(156306,44012)
GPGPU-Sim uArch: cycles simulated: 200512  inst.: 6127313 (ipc=14.6) sim_rate=54708 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: cycles simulated: 202512  inst.: 6152977 (ipc=14.6) sim_rate=54451 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:45:06 2019
GPGPU-Sim uArch: cycles simulated: 204512  inst.: 6178911 (ipc=14.6) sim_rate=54200 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:45:07 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(128,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 206012  inst.: 6198923 (ipc=14.6) sim_rate=53903 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (162239,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(162240,44012)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (163871,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(163872,44012)
GPGPU-Sim uArch: cycles simulated: 208012  inst.: 6230613 (ipc=14.6) sim_rate=53712 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:45:09 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (165772,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(165773,44012)
GPGPU-Sim uArch: cycles simulated: 210012  inst.: 6260079 (ipc=14.6) sim_rate=53504 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:45:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (167065,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(167066,44012)
GPGPU-Sim uArch: cycles simulated: 211512  inst.: 6280769 (ipc=14.6) sim_rate=53226 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:45:11 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(208,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 213512  inst.: 6315300 (ipc=14.6) sim_rate=53069 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:45:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (170070,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(170071,44012)
GPGPU-Sim uArch: cycles simulated: 215012  inst.: 6337781 (ipc=14.6) sim_rate=52814 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (171731,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(171732,44012)
GPGPU-Sim uArch: cycles simulated: 217012  inst.: 6369080 (ipc=14.6) sim_rate=52637 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:45:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (173446,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(173447,44012)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(228,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 219012  inst.: 6399049 (ipc=14.6) sim_rate=52451 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (175662,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(175663,44012)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175755,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(175756,44012)
GPGPU-Sim uArch: cycles simulated: 220512  inst.: 6420188 (ipc=14.6) sim_rate=52196 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (176929,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(176930,44012)
GPGPU-Sim uArch: cycles simulated: 222512  inst.: 6452097 (ipc=14.6) sim_rate=52033 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (180412,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(180413,44012)
GPGPU-Sim uArch: cycles simulated: 224512  inst.: 6479434 (ipc=14.6) sim_rate=51835 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:45:18 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(181,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 226012  inst.: 6503065 (ipc=14.6) sim_rate=51611 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:45:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (182693,44012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(182694,44012)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (183256,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(183257,44012)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (183445,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(183446,44012)
GPGPU-Sim uArch: cycles simulated: 228012  inst.: 6534071 (ipc=14.6) sim_rate=51449 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:45:20 2019
GPGPU-Sim uArch: cycles simulated: 229512  inst.: 6556954 (ipc=14.6) sim_rate=51226 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (186090,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(186091,44012)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(180,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (187484,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(187485,44012)
GPGPU-Sim uArch: cycles simulated: 231512  inst.: 6593133 (ipc=14.7) sim_rate=51109 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:45:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (188249,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(188250,44012)
GPGPU-Sim uArch: cycles simulated: 233012  inst.: 6616038 (ipc=14.7) sim_rate=50892 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (190136,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(190137,44012)
GPGPU-Sim uArch: cycles simulated: 235012  inst.: 6646936 (ipc=14.7) sim_rate=50739 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: cycles simulated: 236512  inst.: 6665750 (ipc=14.7) sim_rate=50498 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:45:25 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(195,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (193798,44012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(193799,44012)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (193885,44012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(193886,44012)
GPGPU-Sim uArch: cycles simulated: 238512  inst.: 6696446 (ipc=14.7) sim_rate=50349 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:45:26 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (194595,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(194596,44012)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (195761,44012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(195762,44012)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (196448,44012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(196449,44012)
GPGPU-Sim uArch: cycles simulated: 240512  inst.: 6732306 (ipc=14.7) sim_rate=50241 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (197392,44012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(197393,44012)
GPGPU-Sim uArch: cycles simulated: 242012  inst.: 6758516 (ipc=14.7) sim_rate=50063 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (198249,44012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(198250,44012)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(234,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (198954,44012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(198955,44012)
GPGPU-Sim uArch: cycles simulated: 244012  inst.: 6790513 (ipc=14.7) sim_rate=49930 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:45:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (200785,44012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(200786,44012)
GPGPU-Sim uArch: cycles simulated: 245512  inst.: 6820565 (ipc=14.8) sim_rate=49785 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:45:30 2019
GPGPU-Sim uArch: cycles simulated: 247512  inst.: 6846618 (ipc=14.8) sim_rate=49613 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:45:31 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(175,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 249512  inst.: 6872020 (ipc=14.7) sim_rate=49438 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: cycles simulated: 251012  inst.: 6892954 (ipc=14.7) sim_rate=49235 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:45:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (207231,44012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(207232,44012)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (207976,44012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(207977,44012)
GPGPU-Sim uArch: cycles simulated: 253012  inst.: 6919887 (ipc=14.7) sim_rate=49077 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (209976,44012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(209977,44012)
GPGPU-Sim uArch: cycles simulated: 255012  inst.: 6950488 (ipc=14.7) sim_rate=48947 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:45:35 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(248,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 256512  inst.: 6969768 (ipc=14.7) sim_rate=48739 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: cycles simulated: 258512  inst.: 6999538 (ipc=14.7) sim_rate=48607 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:45:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (214924,44012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(214925,44012)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (216003,44012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(216004,44012)
GPGPU-Sim uArch: cycles simulated: 260512  inst.: 7028806 (ipc=14.7) sim_rate=48474 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:45:38 2019
GPGPU-Sim uArch: cycles simulated: 262012  inst.: 7050356 (ipc=14.7) sim_rate=48290 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:45:39 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(191,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (218277,44012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(218278,44012)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (219904,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264012  inst.: 7079800 (ipc=14.7) sim_rate=48161 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (221926,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 266012  inst.: 7106630 (ipc=14.7) sim_rate=48017 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:45:41 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (223835,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (223997,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268012  inst.: 7134536 (ipc=14.7) sim_rate=47882 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:45:42 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(246,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 270012  inst.: 7164726 (ipc=14.7) sim_rate=47764 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:45:43 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (227021,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (227517,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (227924,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272012  inst.: 7193706 (ipc=14.7) sim_rate=47640 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: cycles simulated: 274012  inst.: 7221935 (ipc=14.7) sim_rate=47512 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:45:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (230559,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (231471,44012), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(212,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 276012  inst.: 7249627 (ipc=14.7) sim_rate=47383 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:45:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (232136,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 278012  inst.: 7282066 (ipc=14.7) sim_rate=47286 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:45:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (235932,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 280012  inst.: 7317284 (ipc=14.7) sim_rate=47208 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (236225,44012), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(232,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (237743,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (237827,44012), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 282012  inst.: 7346285 (ipc=14.7) sim_rate=47091 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: cycles simulated: 284012  inst.: 7374440 (ipc=14.7) sim_rate=46970 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:45:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (240028,44012), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 286512  inst.: 7407718 (ipc=14.7) sim_rate=46884 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:45:51 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(255,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 288512  inst.: 7433335 (ipc=14.7) sim_rate=46750 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (244831,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (245219,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (245513,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (245803,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (245898,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 290512  inst.: 7461216 (ipc=14.7) sim_rate=46632 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:45:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (247197,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (248263,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292512  inst.: 7488092 (ipc=14.7) sim_rate=46509 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:45:54 2019
GPGPU-Sim uArch: cycles simulated: 295012  inst.: 7521773 (ipc=14.7) sim_rate=46430 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:45:55 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(215,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (252198,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 297012  inst.: 7549063 (ipc=14.7) sim_rate=46313 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:45:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (253008,44012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (254147,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (255225,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 299512  inst.: 7580246 (ipc=14.6) sim_rate=46221 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (256602,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301512  inst.: 7605246 (ipc=14.6) sim_rate=46092 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:45:58 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (257527,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (258406,44012), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(198,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (259350,44012), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 304012  inst.: 7642628 (ipc=14.6) sim_rate=46039 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (260431,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (260623,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (260749,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (260803,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (261767,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 306012  inst.: 7667166 (ipc=14.6) sim_rate=45911 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:46:00 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (263565,44012), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 308512  inst.: 7698385 (ipc=14.6) sim_rate=45823 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:46:01 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(226,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 311012  inst.: 7727567 (ipc=14.6) sim_rate=45725 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:46:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (267434,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (267686,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (268260,44012), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 313512  inst.: 7758594 (ipc=14.5) sim_rate=45638 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:46:03 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (270880,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (271104,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (271511,44012), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316012  inst.: 7787154 (ipc=14.5) sim_rate=45538 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (273504,44012), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (273959,44012), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 318512  inst.: 7815335 (ipc=14.5) sim_rate=45437 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:46:05 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(220,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (275863,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (276504,44012), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 321512  inst.: 7849005 (ipc=14.4) sim_rate=45369 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (278873,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (279201,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (279749,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (279833,44012), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 324012  inst.: 7878309 (ipc=14.4) sim_rate=45277 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:46:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (280705,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (280792,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (280874,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (281135,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (281332,44012), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(242,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 327012  inst.: 7914107 (ipc=14.4) sim_rate=45223 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (283269,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (283622,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (283896,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (284295,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (284969,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (285195,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (285197,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 329512  inst.: 7941907 (ipc=14.4) sim_rate=45124 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:46:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (285931,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (286690,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (286922,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (287507,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (287619,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (287647,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (288468,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (288891,44012), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 333512  inst.: 7981103 (ipc=14.3) sim_rate=45090 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (289728,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (290908,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (291012,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (291104,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (291332,44012), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (291488,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (292041,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (292347,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (292391,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (292441,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (292920,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (293561,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(253,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 338012  inst.: 8012219 (ipc=14.2) sim_rate=45012 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:46:11 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (294664,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (294698,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (294845,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (295368,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296466,44012), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (299010,44012), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (299055,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (300148,44012), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 300149
gpu_sim_insn = 4182569
gpu_ipc =      13.9350
gpu_tot_sim_cycle = 344161
gpu_tot_sim_insn = 8023670
gpu_tot_ipc =      23.3137
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 605018
gpu_stall_icnt2sh    = 1693138
gpu_total_sim_rate=45076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478602
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 37214, Miss = 29974, Miss_rate = 0.805, Pending_hits = 2126, Reservation_fails = 254338
	L1D_cache_core[1]: Access = 38250, Miss = 31315, Miss_rate = 0.819, Pending_hits = 2221, Reservation_fails = 258560
	L1D_cache_core[2]: Access = 36351, Miss = 29228, Miss_rate = 0.804, Pending_hits = 2128, Reservation_fails = 251632
	L1D_cache_core[3]: Access = 38849, Miss = 31951, Miss_rate = 0.822, Pending_hits = 2318, Reservation_fails = 265089
	L1D_cache_core[4]: Access = 37094, Miss = 30026, Miss_rate = 0.809, Pending_hits = 2156, Reservation_fails = 250055
	L1D_cache_core[5]: Access = 36557, Miss = 29573, Miss_rate = 0.809, Pending_hits = 2136, Reservation_fails = 251986
	L1D_cache_core[6]: Access = 34037, Miss = 27568, Miss_rate = 0.810, Pending_hits = 2058, Reservation_fails = 239421
	L1D_cache_core[7]: Access = 34489, Miss = 27760, Miss_rate = 0.805, Pending_hits = 2076, Reservation_fails = 233259
	L1D_cache_core[8]: Access = 37487, Miss = 30537, Miss_rate = 0.815, Pending_hits = 2214, Reservation_fails = 258552
	L1D_cache_core[9]: Access = 38072, Miss = 30857, Miss_rate = 0.810, Pending_hits = 2226, Reservation_fails = 257131
	L1D_cache_core[10]: Access = 39366, Miss = 32050, Miss_rate = 0.814, Pending_hits = 2307, Reservation_fails = 260761
	L1D_cache_core[11]: Access = 37293, Miss = 30488, Miss_rate = 0.818, Pending_hits = 2215, Reservation_fails = 257135
	L1D_cache_core[12]: Access = 37388, Miss = 30429, Miss_rate = 0.814, Pending_hits = 2271, Reservation_fails = 254909
	L1D_cache_core[13]: Access = 37604, Miss = 30450, Miss_rate = 0.810, Pending_hits = 2243, Reservation_fails = 256969
	L1D_cache_core[14]: Access = 38594, Miss = 31649, Miss_rate = 0.820, Pending_hits = 2306, Reservation_fails = 261427
	L1D_total_cache_accesses = 558645
	L1D_total_cache_misses = 453855
	L1D_total_cache_miss_rate = 0.8124
	L1D_total_cache_pending_hits = 33001
	L1D_total_cache_reservation_fails = 3811224
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2397219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75248
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1414005
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477604
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1068, 1118, 1305, 1344, 1269, 1333, 1174, 995, 1521, 1712, 1148, 1473, 1215, 1665, 1017, 1430, 1223, 1553, 1221, 1740, 1342, 1391, 1723, 1122, 1445, 1265, 1202, 1377, 1344, 1373, 1196, 1771, 632, 761, 1269, 903, 806, 1155, 813, 1140, 1320, 1495, 1247, 940, 1488, 1387, 1146, 1138, 
gpgpu_n_tot_thrd_icount = 28319104
gpgpu_n_tot_w_icount = 884972
gpgpu_n_stall_shd_mem = 4159731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 226383
gpgpu_n_mem_write_global = 229118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 942864
gpgpu_n_store_insn = 341868
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917527
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4156341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6667962	W0_Idle:718176	W0_Scoreboard:1390198	W1:252356	W2:110047	W3:66485	W4:45023	W5:33036	W6:28034	W7:26075	W8:23440	W9:19848	W10:17586	W11:15469	W12:15997	W13:13107	W14:10786	W15:9475	W16:8254	W17:7289	W18:5675	W19:5257	W20:4432	W21:3572	W22:3058	W23:2368	W24:1583	W25:1325	W26:895	W27:662	W28:115	W29:71	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1811064 {8:226383,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9173808 {40:229000,72:35,136:83,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30788088 {136:226383,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832944 {8:229118,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 776 
maxdqlatency = 0 
maxmflatency = 1467 
averagemflatency = 387 
max_icnt2mem_latency = 906 
max_icnt2sh_latency = 344160 
mrq_lat_table:17818 	545 	1751 	1858 	2380 	811 	345 	308 	157 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63399 	317807 	74179 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22422 	9648 	33110 	156711 	101395 	130433 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21234 	97088 	100053 	7956 	67 	0 	0 	2 	9 	33 	881 	9186 	18601 	43723 	99706 	56977 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	619 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        23        26        22        24        32        22        25        22        35        26        23        27        24        32        31 
dram[1]:        39        34        25        17        25        16        22        21        21        21        20        22        28        30        22        18 
dram[2]:        28        25        30        16        22        30        28        23        21        22        26        23        32        22        17        29 
dram[3]:        33        25        25        30        39        26        25        21        28        19        20        22        27        25        20        24 
dram[4]:        21        28        16        20        22        21        22        18        30        32        22        22        29        42        31        31 
dram[5]:        23        14        27        24        22        22        18        22        26        19        23        22        25        28        16        16 
maximum service time to same row:
dram[0]:     32902     66773     38530     33569     35448     57452     31478     33187     69418     71860     52217     57637     69515     62850     77550     78310 
dram[1]:     67106     51715     14797     49817     49241     32238     38402     41850     59158     77929     45117     74119     48393     52608     42590     51761 
dram[2]:     64842     40324     60923     36080     19269     49977     29387     23532     26510     34028     47755     49612     57632     36152     42998     89421 
dram[3]:     93562     51249     43098     86733     58769     31789     46786     25268     38400     39887     41052     52181     57267     99569     37872     36900 
dram[4]:     34001     81878     44543     13983     24339     61015     48245     19737     37281     39603     30431     56244     66835     61272     30953     76370 
dram[5]:     42415     20562     37429     28166     36747     21967     40600     33052     34789     29012     30289     36969     80359     70344     67505     25356 
average row accesses per activate:
dram[0]:  4.000000  3.571429  3.460674  3.333333  4.054794  4.606061  3.259615  3.461539  3.935897  4.202532  4.490566  4.169811  5.129032  5.117647  9.875000  7.041667 
dram[1]:  4.412698  4.135135  3.348624  3.053097  3.228571  3.175926  3.163934  3.132231  3.144144  3.909091  4.090909  3.082192  3.804348  4.214286  5.617647  4.355556 
dram[2]:  4.793103  3.648649  3.688312  3.506024  3.728395  4.101449  4.464789  3.975000  3.360000  3.161905  4.530612  3.879310  5.181818  4.657895  5.264706  9.588235 
dram[3]:  3.466667  3.617284  3.859155  4.062500  7.026316  4.370968  4.537313  4.436620  3.587629  3.784946  3.661017  3.212121  5.642857  4.710526  6.916667  4.384615 
dram[4]:  4.661539  3.680000  3.576087  3.202381  3.619048  4.279412  3.526316  4.688525  4.402778  4.170732  3.471429  4.134615  4.527778  4.694445  5.558824  7.800000 
dram[5]:  3.185567  2.964912  2.955752  3.046729  3.451923  3.075000  4.177778  3.648148  3.946809  2.902985  3.777778  2.934211  4.384615  4.302326  3.954545  3.755102 
average row locality = 25981/6776 = 3.834268
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       176       193       228       233       222       227       266       266       235       250       190       187       156       168       157       167 
dram[1]:       197       213       240       237       254       258       281       275       259       259       218       193       165       170       188       193 
dram[2]:       201       200       215       212       219       217       240       244       254       256       192       197       169       175       177       163 
dram[3]:       194       214       211       202       195       207       234       233       270       266       196       187       152       170       166       170 
dram[4]:       215       207       228       209       227       220       257       223       246       259       209       183       159       167       185       156 
dram[5]:       222       237       246       245       252       260       266       277       277       285       206       189       167       176       173       183 
total reads: 20530
bank skew: 285/152 = 1.88
chip skew: 3661/3267 = 1.12
number of total write accesses:
dram[0]:        56        82        80        87        74        77        73        94        72        82        48        34         3         6         1         2 
dram[1]:        81        93       125       108        85        85       105       104        90        85        52        32        10         7         3         3 
dram[2]:        77        70        69        79        83        66        77        74        82        76        30        28         2         2         2         0 
dram[3]:        66        79        63        58        72        64        70        82        78        86        20        25         6         9         0         1 
dram[4]:        88        69       101        60        77        71        78        63        71        83        34        32         4         2         4         0 
dram[5]:        87       101        88        81       107       109       110       117        94       104        32        34         4         9         1         1 
total reads: 5451
min_bank_accesses = 0!
chip skew: 1079/779 = 1.39
average mf latency per bank:
dram[0]:       4240      3669      3715      3431      3584      3462      3180      2888      3412      3309      9016     10248     15716     15084     18834     18002
dram[1]:       3632      3539      2991      3393      3307      3491      2939      2969      3216      3350      8049     10455     14772     15475     16194     16249
dram[2]:       3712      3982      3759      3685      3504      3754      3319      3337      3368      3397      9842     10297     15431     15293     16709     18610
dram[3]:       4052      3631      4026      4287      3933      3884      3605      3325      3203      3124     10292     10855     16524     14810     18625     18274
dram[4]:       4524      3841      4351      4049      4823      3647      4416      3670      4583      3108     59997     10776     21408     15448     22053     19654
dram[5]:       3401      3249      3339      3504      2987      3077      2792      2736      2874      2842      9596     10266     15158     14733     17278     16710
maximum mf latency per bank:
dram[0]:        844       841      1369      1409       946       854       973       842      1022       908       790       938       945      1391       911      1178
dram[1]:        841       900       828       955       793       855      1050       871       839       834       814       882      1062       879       885       893
dram[2]:       1440      1315      1141      1279      1221      1303      1303      1200       945       946       932      1213      1039      1433       902      1169
dram[3]:        819       906       886       781       883      1003      1063       821       844       877       877       874       885       939       898       924
dram[4]:       1453       825      1467       831      1021       983      1028       878       957       893      1098      1062      1096      1094      1092      1180
dram[5]:       1086       796       859       826       903       825       806       859       843       874       942       883       911       961       855       903

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=437330 n_act=1035 n_pre=1019 n_req=4192 n_rd=13284 n_write=1621 bw_util=0.06562
n_activity=78736 dram_eff=0.3786
bk0: 704a 448725i bk1: 772a 448283i bk2: 912a 447136i bk3: 932a 446153i bk4: 888a 448055i bk5: 908a 447699i bk6: 1064a 446650i bk7: 1064a 445462i bk8: 940a 446718i bk9: 1000a 447096i bk10: 760a 449149i bk11: 748a 448736i bk12: 624a 450696i bk13: 672a 449760i bk14: 628a 451339i bk15: 668a 450603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.156455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=435156 n_act=1320 n_pre=1304 n_req=4668 n_rd=14400 n_write=2109 bw_util=0.07268
n_activity=90178 dram_eff=0.3661
bk0: 788a 449007i bk1: 852a 447856i bk2: 960a 446018i bk3: 948a 446497i bk4: 1016a 446659i bk5: 1032a 446526i bk6: 1124a 445455i bk7: 1100a 444802i bk8: 1036a 446793i bk9: 1036a 447153i bk10: 872a 448912i bk11: 772a 448976i bk12: 660a 450391i bk13: 680a 450236i bk14: 752a 450645i bk15: 772a 450189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103212
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=437441 n_act=1027 n_pre=1011 n_req=4148 n_rd=13324 n_write=1486 bw_util=0.0652
n_activity=77591 dram_eff=0.3817
bk0: 804a 448232i bk1: 800a 447058i bk2: 860a 447929i bk3: 848a 447220i bk4: 876a 447068i bk5: 868a 447101i bk6: 960a 446133i bk7: 976a 446599i bk8: 1016a 446767i bk9: 1024a 446844i bk10: 768a 449241i bk11: 788a 448702i bk12: 676a 450292i bk13: 700a 450017i bk14: 708a 450317i bk15: 652a 451232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.175173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=437879 n_act=973 n_pre=957 n_req=4046 n_rd=13068 n_write=1412 bw_util=0.06375
n_activity=77004 dram_eff=0.3761
bk0: 776a 448852i bk1: 856a 447673i bk2: 844a 448363i bk3: 808a 448875i bk4: 780a 449278i bk5: 828a 448610i bk6: 936a 447922i bk7: 932a 447690i bk8: 1080a 447036i bk9: 1064a 447139i bk10: 784a 449803i bk11: 748a 449206i bk12: 608a 451101i bk13: 680a 450499i bk14: 664a 451279i bk15: 680a 450948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0789828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=437325 n_act=1026 n_pre=1010 n_req=4187 n_rd=13400 n_write=1528 bw_util=0.06572
n_activity=80742 dram_eff=0.3698
bk0: 860a 447821i bk1: 828a 448844i bk2: 912a 446502i bk3: 836a 447851i bk4: 908a 447718i bk5: 880a 447865i bk6: 1028a 447026i bk7: 892a 448087i bk8: 984a 447883i bk9: 1036a 447049i bk10: 836a 448788i bk11: 732a 449107i bk12: 636a 450453i bk13: 668a 450357i bk14: 740a 449886i bk15: 624a 451123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148725
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454289 n_nop=434715 n_act=1395 n_pre=1379 n_req=4740 n_rd=14644 n_write=2156 bw_util=0.07396
n_activity=93081 dram_eff=0.361
bk0: 888a 446225i bk1: 948a 446848i bk2: 984a 447103i bk3: 980a 447052i bk4: 1008a 446313i bk5: 1040a 445618i bk6: 1064a 446426i bk7: 1108a 445239i bk8: 1108a 446481i bk9: 1140a 444938i bk10: 824a 448937i bk11: 756a 448498i bk12: 668a 450399i bk13: 704a 450028i bk14: 692a 450286i bk15: 732a 450335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35430, Miss = 1630, Miss_rate = 0.046, Pending_hits = 15, Reservation_fails = 597
L2_cache_bank[1]: Access = 35964, Miss = 1691, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 84
L2_cache_bank[2]: Access = 35768, Miss = 1802, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 113
L2_cache_bank[3]: Access = 36463, Miss = 1798, Miss_rate = 0.049, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[4]: Access = 35485, Miss = 1667, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 209
L2_cache_bank[5]: Access = 35737, Miss = 1664, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 1037
L2_cache_bank[6]: Access = 36051, Miss = 1618, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 36046, Miss = 1649, Miss_rate = 0.046, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 59658, Miss = 1726, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 275
L2_cache_bank[9]: Access = 36110, Miss = 1624, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 656
L2_cache_bank[10]: Access = 36475, Miss = 1809, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 36389, Miss = 1852, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 455576
L2_total_cache_misses = 20530
L2_total_cache_miss_rate = 0.0451
L2_total_cache_pending_hits = 128
L2_total_cache_reservation_fails = 2972
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2627
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1361378
icnt_total_pkts_simt_to_mem=684978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1994
	minimum = 6
	maximum = 705
Network latency average = 39.1219
	minimum = 6
	maximum = 637
Slowest packet = 64299
Flit latency average = 29.5895
	minimum = 6
	maximum = 636
Slowest flit = 877095
Fragmentation average = 0.0973945
	minimum = 0
	maximum = 340
Injected packet rate average = 0.10546
	minimum = 0.0853909 (at node 7)
	maximum = 0.177245 (at node 23)
Accepted packet rate average = 0.10546
	minimum = 0.0853909 (at node 7)
	maximum = 0.177245 (at node 23)
Injected flit rate average = 0.237734
	minimum = 0.12769 (at node 7)
	maximum = 0.415074 (at node 23)
Accepted flit rate average= 0.237734
	minimum = 0.164625 (at node 15)
	maximum = 0.305625 (at node 3)
Injected packet length average = 2.25427
Accepted packet length average = 2.25427
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3999 (5 samples)
	minimum = 6 (5 samples)
	maximum = 254.6 (5 samples)
Network latency average = 19.9527 (5 samples)
	minimum = 6 (5 samples)
	maximum = 220 (5 samples)
Flit latency average = 15.8321 (5 samples)
	minimum = 6 (5 samples)
	maximum = 218.2 (5 samples)
Fragmentation average = 0.0261153 (5 samples)
	minimum = 0 (5 samples)
	maximum = 103.4 (5 samples)
Injected packet rate average = 0.0430508 (5 samples)
	minimum = 0.0315314 (5 samples)
	maximum = 0.100553 (5 samples)
Accepted packet rate average = 0.0430508 (5 samples)
	minimum = 0.0315314 (5 samples)
	maximum = 0.100553 (5 samples)
Injected flit rate average = 0.0958625 (5 samples)
	minimum = 0.0472194 (5 samples)
	maximum = 0.197358 (5 samples)
Accepted flit rate average = 0.0958625 (5 samples)
	minimum = 0.0611988 (5 samples)
	maximum = 0.188995 (5 samples)
Injected packet size average = 2.22673 (5 samples)
Accepted packet size average = 2.22673 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 45076 (inst/sec)
gpgpu_simulation_rate = 1933 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,344161)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,344161)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,344161)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,344161)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,344161)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,344161)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,344161)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(16,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(34,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(22,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 344661  inst.: 8359470 (ipc=671.6) sim_rate=46700 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:46:12 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(34,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 345161  inst.: 8407477 (ipc=383.8) sim_rate=46708 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:46:13 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(29,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 346661  inst.: 8466619 (ipc=177.2) sim_rate=46776 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: cycles simulated: 348161  inst.: 8482835 (ipc=114.8) sim_rate=46608 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:46:15 2019
GPGPU-Sim uArch: cycles simulated: 350161  inst.: 8506280 (ipc=80.4) sim_rate=46482 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: cycles simulated: 351661  inst.: 8527538 (ipc=67.2) sim_rate=46345 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: cycles simulated: 353161  inst.: 8547888 (ipc=58.2) sim_rate=46204 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:46:18 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 355161  inst.: 8573897 (ipc=50.0) sim_rate=46096 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:46:19 2019
GPGPU-Sim uArch: cycles simulated: 356661  inst.: 8594937 (ipc=45.7) sim_rate=45962 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: cycles simulated: 358661  inst.: 8619044 (ipc=41.1) sim_rate=45845 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:46:21 2019
GPGPU-Sim uArch: cycles simulated: 360161  inst.: 8640132 (ipc=38.5) sim_rate=45714 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:46:22 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(15,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 362161  inst.: 8664509 (ipc=35.6) sim_rate=45602 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: cycles simulated: 363661  inst.: 8683943 (ipc=33.9) sim_rate=45465 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:46:24 2019
GPGPU-Sim uArch: cycles simulated: 365161  inst.: 8703359 (ipc=32.4) sim_rate=45329 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: cycles simulated: 367161  inst.: 8728346 (ipc=30.6) sim_rate=45224 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:46:26 2019
GPGPU-Sim uArch: cycles simulated: 368661  inst.: 8748046 (ipc=29.6) sim_rate=45093 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:46:27 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(38,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 370661  inst.: 8770878 (ipc=28.2) sim_rate=44978 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:46:28 2019
GPGPU-Sim uArch: cycles simulated: 372161  inst.: 8791889 (ipc=27.4) sim_rate=44856 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:46:29 2019
GPGPU-Sim uArch: cycles simulated: 374161  inst.: 8816803 (ipc=26.4) sim_rate=44755 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: cycles simulated: 375661  inst.: 8832805 (ipc=25.7) sim_rate=44610 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:46:31 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 377661  inst.: 8853408 (ipc=24.8) sim_rate=44489 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:46:32 2019
GPGPU-Sim uArch: cycles simulated: 379661  inst.: 8875248 (ipc=24.0) sim_rate=44376 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:46:33 2019
GPGPU-Sim uArch: cycles simulated: 381161  inst.: 8891544 (ipc=23.5) sim_rate=44236 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:46:34 2019
GPGPU-Sim uArch: cycles simulated: 383161  inst.: 8914003 (ipc=22.8) sim_rate=44128 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:46:35 2019
GPGPU-Sim uArch: cycles simulated: 384661  inst.: 8930082 (ipc=22.4) sim_rate=43990 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:46:36 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(7,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 386661  inst.: 8955775 (ipc=21.9) sim_rate=43900 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:46:37 2019
GPGPU-Sim uArch: cycles simulated: 388161  inst.: 8973445 (ipc=21.6) sim_rate=43772 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:46:38 2019
GPGPU-Sim uArch: cycles simulated: 389661  inst.: 8989873 (ipc=21.2) sim_rate=43640 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: cycles simulated: 391661  inst.: 9013795 (ipc=20.8) sim_rate=43544 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:46:40 2019
GPGPU-Sim uArch: cycles simulated: 393161  inst.: 9032621 (ipc=20.6) sim_rate=43426 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:46:41 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(35,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 394661  inst.: 9051002 (ipc=20.3) sim_rate=43306 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:46:42 2019
GPGPU-Sim uArch: cycles simulated: 396661  inst.: 9076682 (ipc=20.1) sim_rate=43222 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: cycles simulated: 398161  inst.: 9097168 (ipc=19.9) sim_rate=43114 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: cycles simulated: 399661  inst.: 9116602 (ipc=19.7) sim_rate=43002 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:46:45 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(45,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 401661  inst.: 9141878 (ipc=19.4) sim_rate=42919 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: cycles simulated: 403161  inst.: 9161393 (ipc=19.3) sim_rate=42810 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:46:47 2019
GPGPU-Sim uArch: cycles simulated: 404661  inst.: 9179974 (ipc=19.1) sim_rate=42697 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: cycles simulated: 406661  inst.: 9207627 (ipc=18.9) sim_rate=42627 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:46:49 2019
GPGPU-Sim uArch: cycles simulated: 408161  inst.: 9226339 (ipc=18.8) sim_rate=42517 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:46:50 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(59,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 410161  inst.: 9254065 (ipc=18.6) sim_rate=42449 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: cycles simulated: 411661  inst.: 9273235 (ipc=18.5) sim_rate=42343 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:46:52 2019
GPGPU-Sim uArch: cycles simulated: 413661  inst.: 9300735 (ipc=18.4) sim_rate=42276 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:46:53 2019
GPGPU-Sim uArch: cycles simulated: 415661  inst.: 9327104 (ipc=18.2) sim_rate=42204 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:46:54 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(52,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 417161  inst.: 9349468 (ipc=18.2) sim_rate=42114 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:46:55 2019
GPGPU-Sim uArch: cycles simulated: 419161  inst.: 9371654 (ipc=18.0) sim_rate=42025 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: cycles simulated: 420661  inst.: 9390051 (ipc=17.9) sim_rate=41919 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:46:57 2019
GPGPU-Sim uArch: cycles simulated: 422661  inst.: 9412675 (ipc=17.7) sim_rate=41834 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:46:58 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(85,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 424661  inst.: 9438321 (ipc=17.6) sim_rate=41762 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:46:59 2019
GPGPU-Sim uArch: cycles simulated: 426161  inst.: 9456401 (ipc=17.5) sim_rate=41658 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: cycles simulated: 428161  inst.: 9483295 (ipc=17.4) sim_rate=41593 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:47:01 2019
GPGPU-Sim uArch: cycles simulated: 429661  inst.: 9499711 (ipc=17.3) sim_rate=41483 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:47:02 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 431661  inst.: 9522791 (ipc=17.1) sim_rate=41403 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: cycles simulated: 433161  inst.: 9541850 (ipc=17.1) sim_rate=41306 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: cycles simulated: 435161  inst.: 9564373 (ipc=16.9) sim_rate=41225 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:47:05 2019
GPGPU-Sim uArch: cycles simulated: 437161  inst.: 9586826 (ipc=16.8) sim_rate=41145 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:47:06 2019
GPGPU-Sim uArch: cycles simulated: 438661  inst.: 9605619 (ipc=16.7) sim_rate=41049 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:47:07 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(20,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 440661  inst.: 9631833 (ipc=16.7) sim_rate=40986 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: cycles simulated: 442661  inst.: 9658293 (ipc=16.6) sim_rate=40924 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:47:09 2019
GPGPU-Sim uArch: cycles simulated: 444161  inst.: 9676567 (ipc=16.5) sim_rate=40829 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:47:10 2019
GPGPU-Sim uArch: cycles simulated: 446161  inst.: 9702216 (ipc=16.5) sim_rate=40765 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:47:11 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(85,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 448161  inst.: 9726353 (ipc=16.4) sim_rate=40696 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:47:12 2019
GPGPU-Sim uArch: cycles simulated: 449661  inst.: 9742747 (ipc=16.3) sim_rate=40594 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: cycles simulated: 451661  inst.: 9771025 (ipc=16.3) sim_rate=40543 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109399,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(109400,344161)
GPGPU-Sim uArch: cycles simulated: 453661  inst.: 9798522 (ipc=16.2) sim_rate=40489 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:47:15 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109541,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(109542,344161)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(45,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 455661  inst.: 9832060 (ipc=16.2) sim_rate=40461 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: cycles simulated: 457161  inst.: 9853596 (ipc=16.2) sim_rate=40383 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113860,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(113861,344161)
GPGPU-Sim uArch: cycles simulated: 459161  inst.: 9882702 (ipc=16.2) sim_rate=40337 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:47:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115742,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(115743,344161)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(91,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 461161  inst.: 9911044 (ipc=16.1) sim_rate=40288 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:47:19 2019
GPGPU-Sim uArch: cycles simulated: 463161  inst.: 9938982 (ipc=16.1) sim_rate=40238 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: cycles simulated: 464661  inst.: 9956525 (ipc=16.0) sim_rate=40147 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120502,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120503,344161)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (120546,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(120547,344161)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121513,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121514,344161)
GPGPU-Sim uArch: cycles simulated: 466661  inst.: 9990909 (ipc=16.1) sim_rate=40124 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:47:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122698,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(122699,344161)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(38,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 468161  inst.: 10015285 (ipc=16.1) sim_rate=40061 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124392,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124393,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124403,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124404,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125738,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125739,344161)
GPGPU-Sim uArch: cycles simulated: 470161  inst.: 10052166 (ipc=16.1) sim_rate=40048 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:47:24 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127344,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127345,344161)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127434,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(127435,344161)
GPGPU-Sim uArch: cycles simulated: 471661  inst.: 10077085 (ipc=16.1) sim_rate=39988 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:47:25 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(38,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 473661  inst.: 10107784 (ipc=16.1) sim_rate=39951 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:47:26 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130455,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130456,344161)
GPGPU-Sim uArch: cycles simulated: 475161  inst.: 10128317 (ipc=16.1) sim_rate=39875 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:47:27 2019
GPGPU-Sim uArch: cycles simulated: 477161  inst.: 10156531 (ipc=16.0) sim_rate=39829 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: cycles simulated: 479161  inst.: 10180656 (ipc=16.0) sim_rate=39768 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:47:29 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(40,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 480661  inst.: 10199750 (ipc=15.9) sim_rate=39687 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: cycles simulated: 482661  inst.: 10226352 (ipc=15.9) sim_rate=39637 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (138813,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(138814,344161)
GPGPU-Sim uArch: cycles simulated: 484661  inst.: 10256774 (ipc=15.9) sim_rate=39601 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: cycles simulated: 486661  inst.: 10282792 (ipc=15.9) sim_rate=39549 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:47:33 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(31,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 488661  inst.: 10305188 (ipc=15.8) sim_rate=39483 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: cycles simulated: 490661  inst.: 10331541 (ipc=15.8) sim_rate=39433 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:47:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (147218,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(147219,344161)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147483,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(147484,344161)
GPGPU-Sim uArch: cycles simulated: 492161  inst.: 10352872 (ipc=15.7) sim_rate=39364 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:47:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (148559,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(148560,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149168,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(149169,344161)
GPGPU-Sim uArch: cycles simulated: 494161  inst.: 10384381 (ipc=15.7) sim_rate=39334 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:47:37 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(46,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 495661  inst.: 10407229 (ipc=15.7) sim_rate=39272 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: cycles simulated: 497661  inst.: 10433758 (ipc=15.7) sim_rate=39224 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153687,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153688,344161)
GPGPU-Sim uArch: cycles simulated: 499661  inst.: 10464378 (ipc=15.7) sim_rate=39192 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (155561,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(155562,344161)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(31,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 501661  inst.: 10492496 (ipc=15.7) sim_rate=39151 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:47:41 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158467,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(158468,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (158726,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(158727,344161)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158914,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(158915,344161)
GPGPU-Sim uArch: cycles simulated: 503161  inst.: 10512323 (ipc=15.7) sim_rate=39079 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:47:42 2019
GPGPU-Sim uArch: cycles simulated: 505161  inst.: 10541438 (ipc=15.6) sim_rate=39042 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:47:43 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (161799,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(161800,344161)
GPGPU-Sim uArch: cycles simulated: 507161  inst.: 10568351 (ipc=15.6) sim_rate=38997 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (163164,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(163165,344161)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (163536,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(163537,344161)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(32,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 509161  inst.: 10601344 (ipc=15.6) sim_rate=38975 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (165329,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(165330,344161)
GPGPU-Sim uArch: cycles simulated: 510661  inst.: 10620813 (ipc=15.6) sim_rate=38904 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:47:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (166778,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(166779,344161)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (166852,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(166853,344161)
GPGPU-Sim uArch: cycles simulated: 512661  inst.: 10655639 (ipc=15.6) sim_rate=38889 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (169360,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(169361,344161)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(105,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 514661  inst.: 10683549 (ipc=15.6) sim_rate=38849 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:47:48 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (172262,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(172263,344161)
GPGPU-Sim uArch: cycles simulated: 516661  inst.: 10709922 (ipc=15.6) sim_rate=38804 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 12:47:49 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (172647,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(172648,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (173343,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(173344,344161)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (173967,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(173968,344161)
GPGPU-Sim uArch: cycles simulated: 518161  inst.: 10736136 (ipc=15.6) sim_rate=38758 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (174319,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(174320,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (175608,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(175609,344161)
GPGPU-Sim uArch: cycles simulated: 520161  inst.: 10768294 (ipc=15.6) sim_rate=38734 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:47:51 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(118,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (177884,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(177885,344161)
GPGPU-Sim uArch: cycles simulated: 522161  inst.: 10799141 (ipc=15.6) sim_rate=38706 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:47:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (178776,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(178777,344161)
GPGPU-Sim uArch: cycles simulated: 523661  inst.: 10822979 (ipc=15.6) sim_rate=38653 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:47:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (180139,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(180140,344161)
GPGPU-Sim uArch: cycles simulated: 525661  inst.: 10850916 (ipc=15.6) sim_rate=38615 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (181772,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(181773,344161)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(129,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 527661  inst.: 10877152 (ipc=15.6) sim_rate=38571 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: cycles simulated: 529161  inst.: 10897463 (ipc=15.5) sim_rate=38506 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (185229,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(185230,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (186220,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(186221,344161)
GPGPU-Sim uArch: cycles simulated: 531161  inst.: 10925898 (ipc=15.5) sim_rate=38471 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:47:57 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (187252,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(187253,344161)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (188744,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(188745,344161)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (188844,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(188845,344161)
GPGPU-Sim uArch: cycles simulated: 533161  inst.: 10955570 (ipc=15.5) sim_rate=38440 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:47:58 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(123,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 534661  inst.: 10976230 (ipc=15.5) sim_rate=38378 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: cycles simulated: 536661  inst.: 11004181 (ipc=15.5) sim_rate=38342 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: cycles simulated: 538161  inst.: 11026569 (ipc=15.5) sim_rate=38286 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:48:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (194252,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(194253,344161)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (194269,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(194270,344161)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(91,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 540161  inst.: 11064268 (ipc=15.5) sim_rate=38284 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:48:02 2019
GPGPU-Sim uArch: cycles simulated: 541661  inst.: 11087931 (ipc=15.5) sim_rate=38234 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:48:03 2019
GPGPU-Sim uArch: cycles simulated: 543661  inst.: 11118560 (ipc=15.5) sim_rate=38208 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:48:04 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (200758,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(200759,344161)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200877,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200878,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (200952,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(200953,344161)
GPGPU-Sim uArch: cycles simulated: 545661  inst.: 11149413 (ipc=15.5) sim_rate=38182 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:48:05 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(138,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (201666,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(201667,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (202842,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(202843,344161)
GPGPU-Sim uArch: cycles simulated: 547161  inst.: 11180342 (ipc=15.6) sim_rate=38158 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (204049,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(204050,344161)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (204542,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(204543,344161)
GPGPU-Sim uArch: cycles simulated: 549161  inst.: 11212877 (ipc=15.6) sim_rate=38139 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:48:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (205843,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(205844,344161)
GPGPU-Sim uArch: cycles simulated: 550661  inst.: 11238471 (ipc=15.6) sim_rate=38096 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:48:08 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(145,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (207594,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(207595,344161)
GPGPU-Sim uArch: cycles simulated: 552661  inst.: 11267624 (ipc=15.6) sim_rate=38066 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: cycles simulated: 554161  inst.: 11292735 (ipc=15.6) sim_rate=38022 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:48:10 2019
GPGPU-Sim uArch: cycles simulated: 556161  inst.: 11318843 (ipc=15.5) sim_rate=37982 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:48:11 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (212300,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(212301,344161)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(104,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 558161  inst.: 11346318 (ipc=15.5) sim_rate=37947 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: cycles simulated: 559661  inst.: 11368370 (ipc=15.5) sim_rate=37894 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:48:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (215585,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(215586,344161)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (216903,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(216904,344161)
GPGPU-Sim uArch: cycles simulated: 561661  inst.: 11398578 (ipc=15.5) sim_rate=37869 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: cycles simulated: 563161  inst.: 11420481 (ipc=15.5) sim_rate=37816 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:48:15 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(85,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 565161  inst.: 11451147 (ipc=15.5) sim_rate=37792 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: cycles simulated: 567161  inst.: 11481362 (ipc=15.5) sim_rate=37767 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:48:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (223893,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(223894,344161)
GPGPU-Sim uArch: cycles simulated: 569161  inst.: 11507225 (ipc=15.5) sim_rate=37728 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225509,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225510,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (226154,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(226155,344161)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(144,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (226414,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(226415,344161)
GPGPU-Sim uArch: cycles simulated: 571161  inst.: 11546144 (ipc=15.5) sim_rate=37732 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (228130,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(228131,344161)
GPGPU-Sim uArch: cycles simulated: 572661  inst.: 11569852 (ipc=15.5) sim_rate=37686 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (229088,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(229089,344161)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (229381,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(229382,344161)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (229836,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(229837,344161)
GPGPU-Sim uArch: cycles simulated: 574661  inst.: 11605147 (ipc=15.5) sim_rate=37679 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:48:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (231540,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(231541,344161)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(155,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 576161  inst.: 11631204 (ipc=15.5) sim_rate=37641 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (232121,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(232122,344161)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (232436,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(232437,344161)
GPGPU-Sim uArch: cycles simulated: 578161  inst.: 11663265 (ipc=15.6) sim_rate=37623 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (235060,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(235061,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (235838,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(235839,344161)
GPGPU-Sim uArch: cycles simulated: 580161  inst.: 11694127 (ipc=15.6) sim_rate=37601 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:48:24 2019
GPGPU-Sim uArch: cycles simulated: 581661  inst.: 11717462 (ipc=15.6) sim_rate=37555 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:48:25 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(160,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 583661  inst.: 11743182 (ipc=15.5) sim_rate=37518 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:48:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (239812,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(239813,344161)
GPGPU-Sim uArch: cycles simulated: 585661  inst.: 11771425 (ipc=15.5) sim_rate=37488 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (242710,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(242711,344161)
GPGPU-Sim uArch: cycles simulated: 587161  inst.: 11792140 (ipc=15.5) sim_rate=37435 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:48:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (243678,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(243679,344161)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (244031,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(244032,344161)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(149,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (244947,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(244948,344161)
GPGPU-Sim uArch: cycles simulated: 589161  inst.: 11826845 (ipc=15.5) sim_rate=37426 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (245305,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(245306,344161)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (246948,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(246949,344161)
GPGPU-Sim uArch: cycles simulated: 591161  inst.: 11859865 (ipc=15.5) sim_rate=37412 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (247638,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(247639,344161)
GPGPU-Sim uArch: cycles simulated: 592661  inst.: 11882797 (ipc=15.5) sim_rate=37367 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:48:31 2019
GPGPU-Sim uArch: cycles simulated: 594661  inst.: 11912107 (ipc=15.5) sim_rate=37342 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:48:32 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(95,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (251064,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(251065,344161)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251509,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251510,344161)
GPGPU-Sim uArch: cycles simulated: 596661  inst.: 11942514 (ipc=15.5) sim_rate=37320 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (252976,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(252977,344161)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (253784,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(253785,344161)
GPGPU-Sim uArch: cycles simulated: 598161  inst.: 11967916 (ipc=15.5) sim_rate=37283 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:48:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (254075,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(254076,344161)
GPGPU-Sim uArch: cycles simulated: 600161  inst.: 11997955 (ipc=15.5) sim_rate=37260 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (256694,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(256695,344161)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(105,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 601661  inst.: 12019089 (ipc=15.5) sim_rate=37210 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (257806,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(257807,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (257930,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(257931,344161)
GPGPU-Sim uArch: cycles simulated: 603661  inst.: 12050105 (ipc=15.5) sim_rate=37191 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:48:37 2019
GPGPU-Sim uArch: cycles simulated: 605161  inst.: 12071681 (ipc=15.5) sim_rate=37143 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:48:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (262873,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(262874,344161)
GPGPU-Sim uArch: cycles simulated: 607161  inst.: 12092721 (ipc=15.5) sim_rate=37094 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:48:39 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(127,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (264598,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(264599,344161)
GPGPU-Sim uArch: cycles simulated: 609161  inst.: 12119365 (ipc=15.5) sim_rate=37062 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:48:40 2019
GPGPU-Sim uArch: cycles simulated: 610661  inst.: 12138762 (ipc=15.4) sim_rate=37008 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:48:41 2019
GPGPU-Sim uArch: cycles simulated: 612661  inst.: 12166730 (ipc=15.4) sim_rate=36980 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:48:42 2019
GPGPU-Sim uArch: cycles simulated: 614661  inst.: 12184353 (ipc=15.4) sim_rate=36922 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (270875,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(270876,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271159,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(271160,344161)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(172,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (271791,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(271792,344161)
GPGPU-Sim uArch: cycles simulated: 616661  inst.: 12219359 (ipc=15.4) sim_rate=36916 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:48:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (272936,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(272937,344161)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (273622,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(273623,344161)
GPGPU-Sim uArch: cycles simulated: 618161  inst.: 12243394 (ipc=15.4) sim_rate=36877 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (274637,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(274638,344161)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (275139,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(275140,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (275473,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(275474,344161)
GPGPU-Sim uArch: cycles simulated: 620161  inst.: 12277789 (ipc=15.4) sim_rate=36870 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (276067,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(276068,344161)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (277212,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(277213,344161)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(170,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 621661  inst.: 12301423 (ipc=15.4) sim_rate=36830 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:48:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (277790,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(277791,344161)
GPGPU-Sim uArch: cycles simulated: 623661  inst.: 12331642 (ipc=15.4) sim_rate=36810 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (280336,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(280337,344161)
GPGPU-Sim uArch: cycles simulated: 625161  inst.: 12352473 (ipc=15.4) sim_rate=36763 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (282077,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(282078,344161)
GPGPU-Sim uArch: cycles simulated: 627161  inst.: 12373742 (ipc=15.4) sim_rate=36717 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (284335,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(284336,344161)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(194,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 628661  inst.: 12392826 (ipc=15.4) sim_rate=36665 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:48:51 2019
GPGPU-Sim uArch: cycles simulated: 630661  inst.: 12420422 (ipc=15.3) sim_rate=36638 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (286813,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(286814,344161)
GPGPU-Sim uArch: cycles simulated: 632661  inst.: 12446762 (ipc=15.3) sim_rate=36608 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (288557,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(288558,344161)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (288924,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(288925,344161)
GPGPU-Sim uArch: cycles simulated: 634161  inst.: 12468530 (ipc=15.3) sim_rate=36564 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:48:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (290509,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(290510,344161)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(171,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (291811,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(291812,344161)
GPGPU-Sim uArch: cycles simulated: 636161  inst.: 12495420 (ipc=15.3) sim_rate=36536 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:48:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (292130,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(292131,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (293141,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(293142,344161)
GPGPU-Sim uArch: cycles simulated: 637661  inst.: 12516217 (ipc=15.3) sim_rate=36490 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (294359,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(294360,344161)
GPGPU-Sim uArch: cycles simulated: 639661  inst.: 12542226 (ipc=15.3) sim_rate=36459 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: cycles simulated: 641661  inst.: 12563114 (ipc=15.3) sim_rate=36414 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:48:58 2019
GPGPU-Sim uArch: cycles simulated: 643161  inst.: 12580739 (ipc=15.2) sim_rate=36360 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:48:59 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(156,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 645161  inst.: 12603969 (ipc=15.2) sim_rate=36322 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:49:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (302753,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(302754,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (302801,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(302802,344161)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (302973,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(302974,344161)
GPGPU-Sim uArch: cycles simulated: 647161  inst.: 12628242 (ipc=15.2) sim_rate=36288 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (303394,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(303395,344161)
GPGPU-Sim uArch: cycles simulated: 649161  inst.: 12659467 (ipc=15.2) sim_rate=36273 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:49:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (305634,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(305635,344161)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (305710,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(305711,344161)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (306009,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(306010,344161)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (306043,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(306044,344161)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(151,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (306481,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(306482,344161)
GPGPU-Sim uArch: cycles simulated: 650661  inst.: 12686033 (ipc=15.2) sim_rate=36245 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:49:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (307736,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(307737,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (308272,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(308273,344161)
GPGPU-Sim uArch: cycles simulated: 652661  inst.: 12716489 (ipc=15.2) sim_rate=36229 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:49:04 2019
GPGPU-Sim uArch: cycles simulated: 654161  inst.: 12736155 (ipc=15.2) sim_rate=36182 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:49:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (311567,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(311568,344161)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (311853,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(311854,344161)
GPGPU-Sim uArch: cycles simulated: 656161  inst.: 12760070 (ipc=15.2) sim_rate=36147 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:49:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312894,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312895,344161)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(147,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (313224,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(313225,344161)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (313449,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(313450,344161)
GPGPU-Sim uArch: cycles simulated: 657661  inst.: 12782976 (ipc=15.2) sim_rate=36110 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:49:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (313581,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(313582,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (313705,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(313706,344161)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (313713,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(313714,344161)
GPGPU-Sim uArch: cycles simulated: 659661  inst.: 12815891 (ipc=15.2) sim_rate=36101 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:49:08 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (316759,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(316760,344161)
GPGPU-Sim uArch: cycles simulated: 661161  inst.: 12835698 (ipc=15.2) sim_rate=36055 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:49:09 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (317697,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(317698,344161)
GPGPU-Sim uArch: cycles simulated: 663161  inst.: 12861494 (ipc=15.2) sim_rate=36026 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:49:10 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(176,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 664661  inst.: 12878700 (ipc=15.1) sim_rate=35974 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:49:11 2019
GPGPU-Sim uArch: cycles simulated: 666161  inst.: 12896394 (ipc=15.1) sim_rate=35923 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:49:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (322437,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(322438,344161)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (323433,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(323434,344161)
GPGPU-Sim uArch: cycles simulated: 667661  inst.: 12923348 (ipc=15.1) sim_rate=35898 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:49:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (324181,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(324182,344161)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (324866,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(324867,344161)
GPGPU-Sim uArch: cycles simulated: 669661  inst.: 12949681 (ipc=15.1) sim_rate=35871 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:49:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (326382,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(326383,344161)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(183,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (326866,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(326867,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (327220,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(327221,344161)
GPGPU-Sim uArch: cycles simulated: 671661  inst.: 12978848 (ipc=15.1) sim_rate=35853 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:49:15 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (328106,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(328107,344161)
GPGPU-Sim uArch: cycles simulated: 673161  inst.: 12998005 (ipc=15.1) sim_rate=35807 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:49:16 2019
GPGPU-Sim uArch: cycles simulated: 674661  inst.: 13016254 (ipc=15.1) sim_rate=35758 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:49:17 2019
GPGPU-Sim uArch: cycles simulated: 676661  inst.: 13041954 (ipc=15.1) sim_rate=35731 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:49:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (332867,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(332868,344161)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (333282,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(333283,344161)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(175,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 678161  inst.: 13063361 (ipc=15.1) sim_rate=35692 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:49:19 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334006,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334007,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (334326,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(334327,344161)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (335628,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(335629,344161)
GPGPU-Sim uArch: cycles simulated: 680161  inst.: 13098311 (ipc=15.1) sim_rate=35690 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:49:20 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (336845,344161), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(336846,344161)
GPGPU-Sim uArch: cycles simulated: 681661  inst.: 13118298 (ipc=15.1) sim_rate=35647 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:49:21 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (337743,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(337744,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (337807,344161), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(337808,344161)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (337808,344161), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(337809,344161)
GPGPU-Sim uArch: cycles simulated: 683161  inst.: 13147426 (ipc=15.1) sim_rate=35629 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:49:22 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(201,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 685161  inst.: 13180399 (ipc=15.1) sim_rate=35622 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:49:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (341036,344161), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(341037,344161)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (341755,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(341756,344161)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (342129,344161), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(342130,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (342265,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(342266,344161)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (342353,344161), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(342354,344161)
GPGPU-Sim uArch: cycles simulated: 686661  inst.: 13210561 (ipc=15.1) sim_rate=35607 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:49:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (342763,344161), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(342764,344161)
GPGPU-Sim uArch: cycles simulated: 688161  inst.: 13236532 (ipc=15.2) sim_rate=35582 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:49:25 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (344089,344161), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(344090,344161)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (344842,344161), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(344843,344161)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(248,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (345495,344161), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(345496,344161)
GPGPU-Sim uArch: cycles simulated: 690161  inst.: 13266723 (ipc=15.2) sim_rate=35567 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:49:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (346003,344161), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(346004,344161)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (346017,344161), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(346018,344161)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (346195,344161), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(346196,344161)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (346515,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(346516,344161)
GPGPU-Sim uArch: cycles simulated: 691661  inst.: 13295845 (ipc=15.2) sim_rate=35550 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:49:27 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (348076,344161), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(348077,344161)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (348125,344161), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(348126,344161)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (348397,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (348712,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (349398,344161), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693661  inst.: 13323150 (ipc=15.2) sim_rate=35528 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:49:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (349515,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (350629,344161), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695161  inst.: 13344573 (ipc=15.2) sim_rate=35490 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:49:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (351162,344161), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(231,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (352403,344161), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696661  inst.: 13364825 (ipc=15.2) sim_rate=35450 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:49:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (352919,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (354209,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (354328,344161), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 698661  inst.: 13392301 (ipc=15.1) sim_rate=35429 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:49:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (355578,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (356043,344161), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700661  inst.: 13417693 (ipc=15.1) sim_rate=35402 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:49:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (356848,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (357015,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (357130,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (358093,344161), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(251,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 702661  inst.: 13443283 (ipc=15.1) sim_rate=35377 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:49:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (359233,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359301,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (359778,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (360051,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (360184,344161), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 704661  inst.: 13468798 (ipc=15.1) sim_rate=35351 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:49:34 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (360507,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (361924,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (362490,344161), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706661  inst.: 13490114 (ipc=15.1) sim_rate=35314 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:49:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363028,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (363428,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (363572,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (364122,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (364332,344161), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 708661  inst.: 13510281 (ipc=15.1) sim_rate=35274 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:49:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (364648,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (364991,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365101,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (365741,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (366201,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (366303,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366583,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366655,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (366944,344161), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 711161  inst.: 13533630 (ipc=15.0) sim_rate=35243 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 12:49:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (367059,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (367096,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (367251,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367437,344161), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(251,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (367836,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368125,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (368172,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (368186,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (368255,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (368425,344161), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (368722,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (368750,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (368799,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368818,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (368823,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (368927,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368945,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (369105,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (369192,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (369329,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369350,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 713661  inst.: 13561531 (ipc=15.0) sim_rate=35224 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 12:49:38 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (369565,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (369644,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (369669,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (369688,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (369708,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (369716,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (369792,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (369804,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (370211,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (370367,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (370374,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (370600,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (370606,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (370612,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (370679,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (370710,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (370932,344161), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (370941,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (371191,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (371200,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (371214,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371215,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (371498,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (371576,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (371774,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (372783,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (372871,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (374209,344161), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (374662,344161), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (374730,344161), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (374770,344161), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374771
gpu_sim_insn = 5552347
gpu_ipc =      14.8153
gpu_tot_sim_cycle = 718932
gpu_tot_sim_insn = 13576017
gpu_tot_ipc =      18.8836
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1815408
gpu_stall_icnt2sh    = 4440519
gpu_total_sim_rate=35262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791207
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 76631, Miss = 64323, Miss_rate = 0.839, Pending_hits = 4291, Reservation_fails = 576944
	L1D_cache_core[1]: Access = 78506, Miss = 66368, Miss_rate = 0.845, Pending_hits = 4388, Reservation_fails = 581073
	L1D_cache_core[2]: Access = 77636, Miss = 65121, Miss_rate = 0.839, Pending_hits = 4348, Reservation_fails = 579139
	L1D_cache_core[3]: Access = 78582, Miss = 66438, Miss_rate = 0.845, Pending_hits = 4478, Reservation_fails = 586624
	L1D_cache_core[4]: Access = 77332, Miss = 64976, Miss_rate = 0.840, Pending_hits = 4311, Reservation_fails = 571505
	L1D_cache_core[5]: Access = 77146, Miss = 65027, Miss_rate = 0.843, Pending_hits = 4317, Reservation_fails = 571544
	L1D_cache_core[6]: Access = 74008, Miss = 62357, Miss_rate = 0.843, Pending_hits = 4224, Reservation_fails = 562906
	L1D_cache_core[7]: Access = 74200, Miss = 62228, Miss_rate = 0.839, Pending_hits = 4227, Reservation_fails = 554422
	L1D_cache_core[8]: Access = 77878, Miss = 65570, Miss_rate = 0.842, Pending_hits = 4462, Reservation_fails = 582050
	L1D_cache_core[9]: Access = 78265, Miss = 65851, Miss_rate = 0.841, Pending_hits = 4422, Reservation_fails = 582739
	L1D_cache_core[10]: Access = 79939, Miss = 67433, Miss_rate = 0.844, Pending_hits = 4481, Reservation_fails = 583583
	L1D_cache_core[11]: Access = 77791, Miss = 65695, Miss_rate = 0.845, Pending_hits = 4386, Reservation_fails = 581053
	L1D_cache_core[12]: Access = 77549, Miss = 65418, Miss_rate = 0.844, Pending_hits = 4476, Reservation_fails = 575572
	L1D_cache_core[13]: Access = 77418, Miss = 65029, Miss_rate = 0.840, Pending_hits = 4474, Reservation_fails = 580545
	L1D_cache_core[14]: Access = 78744, Miss = 66567, Miss_rate = 0.845, Pending_hits = 4542, Reservation_fails = 585024
	L1D_total_cache_accesses = 1161625
	L1D_total_cache_misses = 978401
	L1D_total_cache_miss_rate = 0.8423
	L1D_total_cache_pending_hits = 65827
	L1D_total_cache_reservation_fails = 8654723
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117710
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6211981
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117230
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2442742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790209
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2153, 2019, 2140, 2262, 2137, 2246, 2104, 1801, 2445, 2502, 2027, 2262, 2083, 2621, 1824, 2264, 2107, 2303, 2111, 2490, 2332, 2201, 2596, 1955, 2240, 1987, 2036, 2144, 2172, 2218, 1940, 2487, 1494, 1466, 1979, 1680, 1702, 1955, 1596, 1828, 1919, 2167, 1784, 1526, 2037, 1930, 1779, 1613, 
gpgpu_n_tot_thrd_icount = 46860384
gpgpu_n_tot_w_icount = 1464387
gpgpu_n_stall_shd_mem = 9457112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572533
gpgpu_n_mem_write_global = 408405
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1820507
gpgpu_n_store_insn = 664661
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333186
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9453722
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15727435	W0_Idle:824833	W0_Scoreboard:2771171	W1:352634	W2:166471	W3:106819	W4:77131	W5:61029	W6:52507	W7:50209	W8:44120	W9:41136	W10:35769	W11:33006	W12:31713	W13:27279	W14:22689	W15:19803	W16:17127	W17:14504	W18:13257	W19:12856	W20:12780	W21:12579	W22:12976	W23:13300	W24:13126	W25:11871	W26:9579	W27:7309	W28:4183	W29:1553	W30:659	W31:93	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4580264 {8:572533,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16354696 {40:408157,72:83,136:165,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77864488 {136:572533,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3267240 {8:408405,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1280 
maxdqlatency = 0 
maxmflatency = 2545 
averagemflatency = 399 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 718137 
mrq_lat_table:37066 	1178 	3677 	3810 	5191 	1847 	691 	665 	380 	17 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121791 	673585 	185163 	410 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66079 	26926 	77100 	314547 	228517 	263680 	4164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35732 	265338 	254201 	17170 	107 	0 	0 	2 	9 	33 	881 	9186 	18601 	43723 	99706 	168110 	68154 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	1350 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        26        22        26        32        32        45        53        35        26        31        35        32        34        33 
dram[1]:        39        34        25        35        30        16        30        28        43        22        20        22        32        32        24        29 
dram[2]:        40        33        30        45        24        30        32        34        32        35        26        23        36        33        34        50 
dram[3]:        33        25        25        44        39        26        26        33        29        21        20        22        34        33        34        32 
dram[4]:        32        28        32        36        24        21        32        32        36        32        22        23        33        42        33        33 
dram[5]:        38        28        40        41        22        22        28        22        26        24        23        30        32        32        32        33 
maximum service time to same row:
dram[0]:     55156     66773     69671     38592     60589     57452     49968     47747     69418     71860     57857     59739     81550     82836    100337     98127 
dram[1]:     67106     71258     61514     55061    107813     50384     60666     41850     59158     77929     46606     74119     58722     96438     70682     84087 
dram[2]:     64842     40324     60923     59002     69285     49977     29387     49744     49950     70059     47755     63003     57898     63721     73628    147147 
dram[3]:     93562     51249     84581     86733     58769     42923     47516     58701     38461     39887     50268     52181     72352     99569     66347     71962 
dram[4]:     67934     81878     47281     65032     57363     61015     91653     63681     78240     39603     31700     56244    111194     67635     69256     98163 
dram[5]:     76804     64187     57552     53628     80710     45075     40600     38566     62897     30856     52208     42316     90963     84319    130406    112150 
average row accesses per activate:
dram[0]:  3.536585  3.219626  3.138095  3.434343  4.043478  4.064748  3.437186  3.787565  4.485714  4.697842  3.471698  3.392157  5.444445  5.094594  9.388889  6.293103 
dram[1]:  4.294872  4.370370  3.585366  3.750000  3.447514  3.184615  3.398058  3.168142  3.359606  3.708108  3.746753  3.000000  4.523809  5.040000  6.327869  5.984848 
dram[2]:  3.819767  3.136792  4.219178  4.093168  3.592357  4.158273  4.166667  4.452703  3.500000  3.666667  3.403727  3.147727  6.203390  5.135135  6.654545  8.302325 
dram[3]:  3.591160  3.271889  3.657459  3.840000  5.018349  4.007092  3.719780  4.060976  3.527919  3.777174  2.989691  2.824121  5.469697  4.860759  6.781818  5.236111 
dram[4]:  4.475177  4.048276  3.815029  3.756410  3.865772  4.202899  3.733333  4.251908  4.181250  4.314815  3.416149  3.721805  4.888889  5.417911  7.911111 10.965517 
dram[5]:  3.449198  3.165939  3.283721  3.122807  3.402235  3.155340  4.248447  3.791444  3.975758  3.161572  3.221591  2.806931  5.013158  4.602410  5.483871  5.250000 
average row locality = 54537/14106 = 3.866227
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       417       469       466       479       422       427       518       534       472       493       430       423       326       354       337       363 
dram[1]:       450       478       482       481       466       469       533       539       506       506       442       427       355       357       383       392 
dram[2]:       449       462       445       453       421       434       481       497       503       493       442       453       354       365       363       356 
dram[3]:       448       480       462       460       405       427       512       494       518       517       462       444       340       357       372       376 
dram[4]:       435       420       455       426       432       430       483       440       502       522       440       403       333       347       352       318 
dram[5]:       449       488       493       501       447       467       500       519       497       525       453       446       357       356       339       355 
total reads: 42171
bank skew: 539/318 = 1.69
chip skew: 7266/6738 = 1.08
number of total write accesses:
dram[0]:       163       220       193       201       136       138       166       197       156       160       122        96        17        23         1         2 
dram[1]:       220       230       253       239       158       152       167       177       176       180       135       122        25        21         3         3 
dram[2]:       208       203       171       206       143       144       144       162       169       145       106       101        12        15         3         1 
dram[3]:       202       230       200       212       142       138       165       172       177       178       118       118        21        27         1         1 
dram[4]:       196       167       205       160       144       150       133       117       167       177       110        92        19        16         4         0 
dram[5]:       196       237       213       211       162       183       184       190       159       199       114       121        24        26         1         2 
total reads: 12366
min_bank_accesses = 0!
chip skew: 2261/1857 = 1.22
average mf latency per bank:
dram[0]:       3341      2852      3360      3279      3997      3952      3501      3188      3384      3383      7230      8160     17925     16574     25030     23478
dram[1]:       2916      2854      3004      3277      3735      3848      3506      3546      3337      3290      6938      7935     16304     17207     22497     22614
dram[2]:       3055      3060      3552      3381      4106      4033      3808      3621      3358      3667      7383      7986     17082     17840     23161     24936
dram[3]:       3094      2754      3254      3258      4067      4026      3540      3596      3158      3104      6902      7391     16980     16538     22628     22912
dram[4]:       4080      3435      4313      3754      5269      3918      5245      4227      4502      3038     46360      8647     23768     17875     32146     26909
dram[5]:       3007      2793      3002      3193      3537      3571      3236      3321      3173      3107      7198      7633     15877     17056     23912     24189
maximum mf latency per bank:
dram[0]:        879      1577      1369      1409       946      1016      1038       954      1721      1021       923      1057       945      1416       995      1354
dram[1]:        955       900       939       955       856       959      1050       902       927       955      1093      1004      1062       959       952      1021
dram[2]:       1440      1315      1141      1279      1221      1303      1303      1200      1370      1019       932      1218      1039      1433       981      1169
dram[3]:        912       987       976       927       930      1003      1695       900      1082       979       908       987      1029       965       898       998
dram[4]:       1453      1324      1467       966      1152      1339      1115       942      2545       996      1253      1196      1234      1278      1446      1247
dram[5]:       1086       894       871       894       903      1023      1719       894      1094      1077      1015       987       985      1014       882       962

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=912211 n_act=2277 n_pre=2261 n_req=8921 n_rd=27720 n_write=4517 bw_util=0.06794
n_activity=172549 dram_eff=0.3737
bk0: 1668a 935900i bk1: 1876a 933003i bk2: 1864a 933334i bk3: 1916a 933172i bk4: 1688a 936884i bk5: 1708a 935909i bk6: 2072a 931501i bk7: 2136a 931839i bk8: 1888a 933095i bk9: 1972a 935393i bk10: 1720a 936077i bk11: 1692a 935683i bk12: 1304a 941238i bk13: 1416a 939428i bk14: 1348a 942290i bk15: 1452a 941417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.162503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=909714 n_act=2534 n_pre=2518 n_req=9527 n_rd=29064 n_write=5156 bw_util=0.07212
n_activity=183879 dram_eff=0.3722
bk0: 1800a 935565i bk1: 1912a 934257i bk2: 1928a 933049i bk3: 1924a 933378i bk4: 1864a 934795i bk5: 1876a 934879i bk6: 2132a 933368i bk7: 2156a 931128i bk8: 2024a 933619i bk9: 2024a 933574i bk10: 1768a 937082i bk11: 1708a 935441i bk12: 1420a 940913i bk13: 1428a 940764i bk14: 1532a 942002i bk15: 1568a 941744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0984935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=912329 n_act=2219 n_pre=2203 n_req=8904 n_rd=27884 n_write=4351 bw_util=0.06794
n_activity=171003 dram_eff=0.377
bk0: 1796a 934815i bk1: 1848a 932954i bk2: 1780a 936065i bk3: 1812a 934656i bk4: 1684a 935947i bk5: 1736a 935683i bk6: 1924a 934499i bk7: 1988a 933723i bk8: 2012a 933450i bk9: 1972a 934708i bk10: 1768a 936242i bk11: 1812a 935311i bk12: 1416a 940649i bk13: 1460a 939908i bk14: 1452a 941321i bk15: 1424a 942288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=911118 n_act=2396 n_pre=2380 n_req=9176 n_rd=28296 n_write=4796 bw_util=0.06974
n_activity=177838 dram_eff=0.3722
bk0: 1792a 934962i bk1: 1920a 932883i bk2: 1848a 933236i bk3: 1840a 933875i bk4: 1620a 937363i bk5: 1708a 935550i bk6: 2048a 932338i bk7: 1976a 933583i bk8: 2072a 933893i bk9: 2068a 934214i bk10: 1848a 935650i bk11: 1776a 935399i bk12: 1360a 941443i bk13: 1428a 940724i bk14: 1488a 941757i bk15: 1504a 941245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=913837 n_act=2027 n_pre=2011 n_req=8595 n_rd=26952 n_write=4159 bw_util=0.06557
n_activity=167704 dram_eff=0.371
bk0: 1740a 935415i bk1: 1680a 936432i bk2: 1820a 933680i bk3: 1704a 936066i bk4: 1728a 935307i bk5: 1720a 935416i bk6: 1932a 935087i bk7: 1760a 936553i bk8: 2008a 933202i bk9: 2088a 932628i bk10: 1760a 935342i bk11: 1612a 937251i bk12: 1332a 940960i bk13: 1388a 940874i bk14: 1408a 941319i bk15: 1272a 943179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.164983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=948986 n_nop=909786 n_act=2653 n_pre=2637 n_req=9414 n_rd=28768 n_write=5142 bw_util=0.07147
n_activity=183987 dram_eff=0.3686
bk0: 1796a 932847i bk1: 1952a 932714i bk2: 1972a 933434i bk3: 2004a 932020i bk4: 1788a 935264i bk5: 1868a 933614i bk6: 2000a 932521i bk7: 2076a 930783i bk8: 1988a 933957i bk9: 2100a 930401i bk10: 1812a 934812i bk11: 1784a 934796i bk12: 1428a 940606i bk13: 1424a 940079i bk14: 1356a 941487i bk15: 1420a 941445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77807, Miss = 3388, Miss_rate = 0.044, Pending_hits = 21, Reservation_fails = 1328
L2_cache_bank[1]: Access = 78575, Miss = 3542, Miss_rate = 0.045, Pending_hits = 21, Reservation_fails = 893
L2_cache_bank[2]: Access = 77691, Miss = 3617, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 113
L2_cache_bank[3]: Access = 79031, Miss = 3649, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[4]: Access = 77558, Miss = 3458, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 210
L2_cache_bank[5]: Access = 78978, Miss = 3513, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 2237
L2_cache_bank[6]: Access = 78122, Miss = 3519, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 78679, Miss = 3555, Miss_rate = 0.045, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[8]: Access = 117737, Miss = 3432, Miss_rate = 0.029, Pending_hits = 14, Reservation_fails = 1991
L2_cache_bank[9]: Access = 79024, Miss = 3306, Miss_rate = 0.042, Pending_hits = 22, Reservation_fails = 2322
L2_cache_bank[10]: Access = 78482, Miss = 3535, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 67
L2_cache_bank[11]: Access = 79329, Miss = 3657, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 981013
L2_total_cache_misses = 42171
L2_total_cache_miss_rate = 0.0430
L2_total_cache_pending_hits = 186
L2_total_cache_reservation_fails = 9164
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8815
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3271415
icnt_total_pkts_simt_to_mem=1389996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4335
	minimum = 6
	maximum = 753
Network latency average = 40.4884
	minimum = 6
	maximum = 555
Slowest packet = 918072
Flit latency average = 27.722
	minimum = 6
	maximum = 554
Slowest flit = 3171405
Fragmentation average = 0.100181
	minimum = 0
	maximum = 397
Injected packet rate average = 0.103853
	minimum = 0.0917947 (at node 0)
	maximum = 0.154972 (at node 23)
Accepted packet rate average = 0.103853
	minimum = 0.0917947 (at node 0)
	maximum = 0.154972 (at node 23)
Injected flit rate average = 0.258435
	minimum = 0.122992 (at node 0)
	maximum = 0.456735 (at node 23)
Accepted flit rate average= 0.258435
	minimum = 0.148016 (at node 17)
	maximum = 0.350761 (at node 2)
Injected packet length average = 2.48846
Accepted packet length average = 2.48846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.5722 (6 samples)
	minimum = 6 (6 samples)
	maximum = 337.667 (6 samples)
Network latency average = 23.3753 (6 samples)
	minimum = 6 (6 samples)
	maximum = 275.833 (6 samples)
Flit latency average = 17.8138 (6 samples)
	minimum = 6 (6 samples)
	maximum = 274.167 (6 samples)
Fragmentation average = 0.0384597 (6 samples)
	minimum = 0 (6 samples)
	maximum = 152.333 (6 samples)
Injected packet rate average = 0.0531845 (6 samples)
	minimum = 0.0415753 (6 samples)
	maximum = 0.109623 (6 samples)
Accepted packet rate average = 0.0531845 (6 samples)
	minimum = 0.0415753 (6 samples)
	maximum = 0.109623 (6 samples)
Injected flit rate average = 0.122958 (6 samples)
	minimum = 0.0598482 (6 samples)
	maximum = 0.240587 (6 samples)
Accepted flit rate average = 0.122958 (6 samples)
	minimum = 0.0756683 (6 samples)
	maximum = 0.215956 (6 samples)
Injected packet size average = 2.31191 (6 samples)
Accepted packet size average = 2.31191 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 35262 (inst/sec)
gpgpu_simulation_rate = 1867 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,718932)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,718932)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,718932)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,718932)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,718932)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,718932)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,718932)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(43,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(59,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(68,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 719432  inst.: 13881085 (ipc=610.1) sim_rate=35961 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 12:49:39 2019
GPGPU-Sim uArch: cycles simulated: 719932  inst.: 13896242 (ipc=320.2) sim_rate=35907 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 12:49:40 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(48,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 721932  inst.: 13913453 (ipc=112.5) sim_rate=35859 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 12:49:41 2019
GPGPU-Sim uArch: cycles simulated: 723432  inst.: 13927717 (ipc=78.2) sim_rate=35803 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 12:49:42 2019
GPGPU-Sim uArch: cycles simulated: 724932  inst.: 13944107 (ipc=61.3) sim_rate=35754 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 12:49:43 2019
GPGPU-Sim uArch: cycles simulated: 726932  inst.: 13966000 (ipc=48.7) sim_rate=35718 (inst/sec) elapsed = 0:0:06:31 / Wed May  1 12:49:44 2019
GPGPU-Sim uArch: cycles simulated: 728432  inst.: 13982702 (ipc=42.8) sim_rate=35670 (inst/sec) elapsed = 0:0:06:32 / Wed May  1 12:49:45 2019
GPGPU-Sim uArch: cycles simulated: 729932  inst.: 14000252 (ipc=38.6) sim_rate=35624 (inst/sec) elapsed = 0:0:06:33 / Wed May  1 12:49:46 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(48,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 731432  inst.: 14022194 (ipc=35.7) sim_rate=35589 (inst/sec) elapsed = 0:0:06:34 / Wed May  1 12:49:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13637,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13638,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13847,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13848,718932)
GPGPU-Sim uArch: cycles simulated: 733432  inst.: 14054265 (ipc=33.0) sim_rate=35580 (inst/sec) elapsed = 0:0:06:35 / Wed May  1 12:49:48 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15957,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15958,718932)
GPGPU-Sim uArch: cycles simulated: 734932  inst.: 14074290 (ipc=31.1) sim_rate=35541 (inst/sec) elapsed = 0:0:06:36 / Wed May  1 12:49:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16354,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16355,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16429,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16430,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16662,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16663,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16957,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16958,718932)
GPGPU-Sim uArch: cycles simulated: 736432  inst.: 14102404 (ipc=30.1) sim_rate=35522 (inst/sec) elapsed = 0:0:06:37 / Wed May  1 12:49:50 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(96,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17812,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17813,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18182,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18183,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18223,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18224,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18293,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18294,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18559,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18560,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18657,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18658,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18687,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18688,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18901,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18902,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18946,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18947,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19426,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19427,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19443,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19444,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19464,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19465,718932)
GPGPU-Sim uArch: cycles simulated: 738432  inst.: 14147155 (ipc=29.3) sim_rate=35545 (inst/sec) elapsed = 0:0:06:38 / Wed May  1 12:49:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19662,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19663,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19778,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19779,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19864,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19865,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20173,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20174,718932)
GPGPU-Sim uArch: cycles simulated: 739932  inst.: 14182113 (ipc=28.9) sim_rate=35544 (inst/sec) elapsed = 0:0:06:39 / Wed May  1 12:49:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21315,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21316,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21609,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21610,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22021,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22022,718932)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(115,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 741432  inst.: 14206763 (ipc=28.0) sim_rate=35516 (inst/sec) elapsed = 0:0:06:40 / Wed May  1 12:49:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22681,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22682,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22779,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22780,718932)
GPGPU-Sim uArch: cycles simulated: 742932  inst.: 14236445 (ipc=27.5) sim_rate=35502 (inst/sec) elapsed = 0:0:06:41 / Wed May  1 12:49:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24784,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24785,718932)
GPGPU-Sim uArch: cycles simulated: 744932  inst.: 14268589 (ipc=26.6) sim_rate=35494 (inst/sec) elapsed = 0:0:06:42 / Wed May  1 12:49:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26799,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26800,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26841,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26842,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27065,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27066,718932)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27152,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27153,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27380,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27381,718932)
GPGPU-Sim uArch: cycles simulated: 746432  inst.: 14309893 (ipc=26.7) sim_rate=35508 (inst/sec) elapsed = 0:0:06:43 / Wed May  1 12:49:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28180,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28181,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28193,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28194,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28218,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28219,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28498,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(28499,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28499,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28500,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28544,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(28545,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28934,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28935,718932)
GPGPU-Sim uArch: cycles simulated: 747932  inst.: 14359764 (ipc=27.0) sim_rate=35543 (inst/sec) elapsed = 0:0:06:44 / Wed May  1 12:49:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29007,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29008,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29875,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29876,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29892,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29893,718932)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(133,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29969,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29970,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30049,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30050,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30175,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30176,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30234,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(30235,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30346,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30347,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30427,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30428,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30651,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30652,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30667,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30668,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30717,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30718,718932)
GPGPU-Sim uArch: cycles simulated: 749932  inst.: 14432983 (ipc=27.6) sim_rate=35636 (inst/sec) elapsed = 0:0:06:45 / Wed May  1 12:49:58 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (31247,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(31248,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31358,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31359,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31367,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31368,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31406,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31407,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31460,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31461,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31488,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31489,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31935,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31936,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32114,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32115,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32176,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32177,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32284,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32285,718932)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(152,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32371,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32372,718932)
GPGPU-Sim uArch: cycles simulated: 751432  inst.: 14492220 (ipc=28.2) sim_rate=35695 (inst/sec) elapsed = 0:0:06:46 / Wed May  1 12:49:59 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32519,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32520,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32571,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32572,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32663,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32664,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32851,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32852,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33007,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33008,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33263,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33264,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33397,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33398,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33416,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33417,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33491,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33492,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33524,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33525,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33678,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33679,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33726,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33727,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33819,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33820,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33942,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33943,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33963,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33964,718932)
GPGPU-Sim uArch: cycles simulated: 752932  inst.: 14556287 (ipc=28.8) sim_rate=35764 (inst/sec) elapsed = 0:0:06:47 / Wed May  1 12:50:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34097,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34098,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34197,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34198,718932)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(137,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34466,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34467,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34621,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34622,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34652,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34653,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35074,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35075,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35123,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35124,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35140,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35141,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35160,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35161,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35203,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35204,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (35294,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(35295,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35337,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35338,718932)
GPGPU-Sim uArch: cycles simulated: 754432  inst.: 14624296 (ipc=29.5) sim_rate=35843 (inst/sec) elapsed = 0:0:06:48 / Wed May  1 12:50:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35620,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35621,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35621,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35622,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35742,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35743,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35825,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35826,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36019,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36020,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36318,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36319,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36408,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36409,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36413,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36414,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36519,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36520,718932)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(189,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36980,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36981,718932)
GPGPU-Sim uArch: cycles simulated: 755932  inst.: 14681179 (ipc=29.9) sim_rate=35895 (inst/sec) elapsed = 0:0:06:49 / Wed May  1 12:50:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37013,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37014,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37273,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37274,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37318,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37319,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37423,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37424,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37433,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37434,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37520,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37521,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37553,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37554,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37636,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37637,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37668,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37669,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37678,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37679,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37708,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37709,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37818,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37819,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37915,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37916,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37965,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37966,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38187,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38188,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38330,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38331,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38336,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38337,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38376,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38377,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38444,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38445,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38448,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38449,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38473,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38474,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38488,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38489,718932)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(210,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38496,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38497,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38564,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38565,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38650,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38651,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38708,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38709,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38739,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38740,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38804,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38805,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38824,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38825,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38833,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38834,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38891,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(38892,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38914,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38915,718932)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38934,718932), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(38935,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38942,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38942,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38943,718932)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38943,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38944,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38945,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38960,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38961,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38970,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38971,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38972,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38973,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38983,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38984,718932)
GPGPU-Sim uArch: cycles simulated: 757932  inst.: 14824091 (ipc=32.0) sim_rate=36156 (inst/sec) elapsed = 0:0:06:50 / Wed May  1 12:50:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39023,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39024,718932)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39107,718932), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39108,718932)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39113,718932), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39114,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39146,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39147,718932)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(199,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39237,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39238,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39243,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39244,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39265,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39266,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39405,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39406,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39408,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39409,718932)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39438,718932), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39439,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39468,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39469,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39486,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39487,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39491,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39492,718932)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39537,718932), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39538,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39596,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39597,718932)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39630,718932), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39631,718932)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39653,718932), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39654,718932)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39655,718932), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39656,718932)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39668,718932), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39669,718932)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39694,718932), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39695,718932)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39706,718932), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39707,718932)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39745,718932), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39746,718932)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39746,718932), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39747,718932)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39762,718932), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39763,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39912,718932), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39913,718932)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39941,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39992,718932), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 758932  inst.: 14945193 (ipc=34.2) sim_rate=36363 (inst/sec) elapsed = 0:0:06:51 / Wed May  1 12:50:04 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40038,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40085,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40125,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40125,718932), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(217,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40145,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40166,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40203,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40211,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40221,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40231,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40282,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40326,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40330,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40389,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40403,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40533,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40544,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40566,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40574,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40614,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40635,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40678,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40702,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40731,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40734,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40742,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40789,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40790,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40800,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40888,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40895,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40898,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40964,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41003,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41018,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41034,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41042,718932), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41051,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41067,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41074,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41105,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41142,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41163,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41168,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41225,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41230,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41278,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41298,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41300,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41327,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41357,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41369,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41425,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41447,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41482,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41484,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41574,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41620,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41639,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41639,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41662,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41693,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41695,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41754,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41804,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41810,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41836,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41846,718932), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41868,718932), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41877,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41893,718932), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41898,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41922,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42024,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42056,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42089,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42103,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42116,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42117,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42237,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42262,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42267,718932), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42650,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42679,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42920,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42953,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42980,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43291,718932), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43292
gpu_sim_insn = 1398247
gpu_ipc =      32.2980
gpu_tot_sim_cycle = 762224
gpu_tot_sim_insn = 14974264
gpu_tot_ipc =      19.6455
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1949014
gpu_stall_icnt2sh    = 4753077
gpu_total_sim_rate=36433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900793
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 81205, Miss = 67669, Miss_rate = 0.833, Pending_hits = 4482, Reservation_fails = 606821
	L1D_cache_core[1]: Access = 83156, Miss = 69764, Miss_rate = 0.839, Pending_hits = 4573, Reservation_fails = 613460
	L1D_cache_core[2]: Access = 82304, Miss = 68480, Miss_rate = 0.832, Pending_hits = 4538, Reservation_fails = 608544
	L1D_cache_core[3]: Access = 83444, Miss = 69808, Miss_rate = 0.837, Pending_hits = 4728, Reservation_fails = 613870
	L1D_cache_core[4]: Access = 82161, Miss = 68428, Miss_rate = 0.833, Pending_hits = 4512, Reservation_fails = 602187
	L1D_cache_core[5]: Access = 81847, Miss = 68337, Miss_rate = 0.835, Pending_hits = 4514, Reservation_fails = 600021
	L1D_cache_core[6]: Access = 78674, Miss = 65645, Miss_rate = 0.834, Pending_hits = 4437, Reservation_fails = 589510
	L1D_cache_core[7]: Access = 79072, Miss = 65816, Miss_rate = 0.832, Pending_hits = 4422, Reservation_fails = 587579
	L1D_cache_core[8]: Access = 82731, Miss = 68909, Miss_rate = 0.833, Pending_hits = 4688, Reservation_fails = 608869
	L1D_cache_core[9]: Access = 82869, Miss = 69107, Miss_rate = 0.834, Pending_hits = 4629, Reservation_fails = 611623
	L1D_cache_core[10]: Access = 84646, Miss = 70852, Miss_rate = 0.837, Pending_hits = 4692, Reservation_fails = 615469
	L1D_cache_core[11]: Access = 82782, Miss = 69304, Miss_rate = 0.837, Pending_hits = 4575, Reservation_fails = 612475
	L1D_cache_core[12]: Access = 82504, Miss = 68948, Miss_rate = 0.836, Pending_hits = 4677, Reservation_fails = 604384
	L1D_cache_core[13]: Access = 81970, Miss = 68350, Miss_rate = 0.834, Pending_hits = 4681, Reservation_fails = 610164
	L1D_cache_core[14]: Access = 83636, Miss = 69966, Miss_rate = 0.837, Pending_hits = 4795, Reservation_fails = 611042
	L1D_total_cache_accesses = 1233001
	L1D_total_cache_misses = 1029383
	L1D_total_cache_miss_rate = 0.8349
	L1D_total_cache_pending_hits = 68943
	L1D_total_cache_reservation_fails = 9096018
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127383
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6649743
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126903
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2446275
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899795
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2279, 2198, 2351, 2512, 2332, 2446, 2354, 2145, 2660, 2772, 2333, 2494, 2304, 3016, 2028, 2614, 2278, 2653, 2378, 2810, 2653, 2545, 2941, 2154, 2439, 2194, 2313, 2521, 2426, 2422, 2210, 2809, 1700, 1699, 2196, 1817, 1920, 2161, 1700, 2094, 1990, 2326, 2100, 1696, 2276, 2078, 1955, 1783, 
gpgpu_n_tot_thrd_icount = 52817920
gpgpu_n_tot_w_icount = 1650560
gpgpu_n_stall_shd_mem = 9937235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619590
gpgpu_n_mem_write_global = 413001
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967638
gpgpu_n_store_insn = 679110
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484634
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9933845
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16480161	W0_Idle:835440	W0_Scoreboard:3090577	W1:416835	W2:194960	W3:122174	W4:89380	W5:70272	W6:59835	W7:55183	W8:47661	W9:43106	W10:37609	W11:34135	W12:32647	W13:27860	W14:23259	W15:20313	W16:17735	W17:14833	W18:13520	W19:13215	W20:13103	W21:12798	W22:13154	W23:13456	W24:13126	W25:11923	W26:9631	W27:7309	W28:4183	W29:1553	W30:659	W31:93	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4956720 {8:619590,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16538536 {40:412753,72:83,136:165,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84264240 {136:619590,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304008 {8:413001,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1280 
maxdqlatency = 0 
maxmflatency = 2545 
averagemflatency = 398 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 759393 
mrq_lat_table:42874 	1330 	4060 	4304 	6025 	2341 	1039 	1061 	627 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134855 	703612 	193278 	857 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83880 	30324 	81983 	324149 	239564 	268505 	4261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39028 	292465 	270419 	17586 	107 	0 	0 	2 	9 	33 	881 	9186 	18601 	43723 	99706 	168110 	72750 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1420 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        26        22        26        32        32        45        53        35        26        31        35        32        34        33 
dram[1]:        39        34        46        35        30        16        30        28        43        22        20        22        32        32        31        35 
dram[2]:        40        33        30        45        24        30        32        34        32        35        26        23        36        33        34        50 
dram[3]:        33        25        25        44        39        26        26        33        29        21        20        22        34        33        34        32 
dram[4]:        32        28        32        36        24        21        32        32        36        32        22        23        33        42        33        33 
dram[5]:        38        28        40        41        22        22        28        26        26        24        23        30        32        32        32        33 
maximum service time to same row:
dram[0]:     55156     66773     69671     38592     60589     57452     49968     47747     69418     71860     57857     59739     81550     82836    100337     98127 
dram[1]:     67106     71258     61514     55061    107813     50384     60666     41850     59158     77929     46606     74119     58722     96438     70682     84087 
dram[2]:     64842     40324     60923     59002     69285     49977     29387     49744     49950     70059     47755     63003     57898     63721     73628    147147 
dram[3]:     93562     51249     84581     86733     58769     42923     47516     58701     38461     39887     50268     52181     72352     99569     66347     71962 
dram[4]:     67934     81878     47281     65032     57363     61015     91653     63681     78240     39603     31700     56244    111194     67635     69256     98163 
dram[5]:     76804     64187     57552     53628     80710     45075     40600     38566     62897     30856     52208     42316     90963     84319    130406    112150 
average row accesses per activate:
dram[0]:  3.502591  3.158537  3.090909  3.401747  4.094340  4.018633  3.587156  3.752252  4.295858  4.452941  3.336684  3.223350  4.285714  4.092437  8.693877  6.126760 
dram[1]:  4.021053  3.990148  3.508621  3.472340  3.492611  3.262911  3.469027  3.261044  3.250000  3.641860  3.593750  3.031964  3.798450  4.377193  6.402778  6.038462 
dram[2]:  3.752525  3.107884  3.994382  4.032258  3.616279  4.105590  4.109195  4.573171  3.584112  3.702020  3.231527  2.964602  4.619048  4.353982  5.972973  6.887097 
dram[3]:  3.431818  3.177866  3.584906  3.615385  4.676692  3.932927  3.700483  4.059140  3.493273  3.569507  2.882845  2.678431  4.170940  4.391304  5.500000  5.641975 
dram[4]:  4.349113  3.959538  3.608696  3.512820  3.821429  4.092024  3.863388  4.462069  4.047121  4.320652  3.231527  3.281081  3.750000  4.307017  8.365385 10.552631 
dram[5]:  3.400922  3.106061  3.115385  3.026119  3.512820  3.147186  4.335196  3.808612  3.780000  3.055970  3.063063  2.729839  4.271186  4.105691  5.942029  6.068493 
average row locality = 63705/16988 = 3.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       493       538       536       550       501       501       601       622       546       571       519       516       418       449       425       433 
dram[1]:       526       558       538       548       540       540       605       624       586       583       533       521       450       459       458       468 
dram[2]:       523       524       510       517       472       508       553       576       573       562       528       545       457       462       439       426 
dram[3]:       532       557       532       519       470       494       588       575       583       595       548       537       452       467       450       456 
dram[4]:       518       494       520       496       492       502       562       520       582       592       527       492       442       456       431       401 
dram[5]:       525       563       570       570       517       536       583       593       579       603       543       533       460       463       409       441 
total reads: 49801
bank skew: 624/401 = 1.56
chip skew: 8537/8027 = 1.06
number of total write accesses:
dram[0]:       183       239       212       229       150       146       181       211       180       186       145       119        32        38         1         2 
dram[1]:       238       252       276       268       169       155       179       188       194       200       157       143        40        40         3         3 
dram[2]:       220       225       201       233       150       153       162       174       194       171       128       125        28        30         3         1 
dram[3]:       223       247       228       233       152       151       178       180       196       201       141       146        36        38         1         1 
dram[4]:       217       191       227       189       150       165       145       127       191       203       129       115        38        35         4         0 
dram[5]:       213       257       240       241       168       191       193       203       177       216       137       144        44        42         1         2 
total reads: 13904
min_bank_accesses = 0!
chip skew: 2505/2126 = 1.18
average mf latency per bank:
dram[0]:       2995      2649      3068      2963      3532      3571      3156      2906      3048      3030      6292      6935     14492     13584     21520     21221
dram[1]:       2679      2593      2787      2972      3375      3518      3198      3220      3000      2969      5989      6771     13302     13675     20375     20283
dram[2]:       2801      2805      3166      3061      3785      3631      3405      3276      3049      3298      6368      6817     13498     14511     20498     22291
dram[3]:       2771      2530      2927      2993      3681      3633      3208      3262      2892      2792      5977      6275     13210     13334     20117     20402
dram[4]:       3669      3103      3927      3327      4841      3545      4685      3772      4020      2783     39517      7304     18318     14142     28049     23380
dram[5]:       2741      2594      2715      2927      3226      3290      2952      3050      2854      2867      6184      6636     12633     13822     21314     21375
maximum mf latency per bank:
dram[0]:       1286      1577      1602      1409      1204      1380      1266      1097      1721      1568      1487      1548      1404      1740      1466      1670
dram[1]:        955       900       939       955       886       959      1050       902       956       955      1093      1004      1062       959       952      1021
dram[2]:       1440      1683      1141      1443      1221      1303      1303      1200      1512      1150      1144      1306      1205      1433      1151      1169
dram[3]:        912       987       976       927       930      1003      1695       900      1082       979       908       987      1029       965       898       998
dram[4]:       1597      1520      1467      1109      1221      1534      1115       976      2545      1207      1362      1295      1560      1533      1457      1442
dram[5]:       1086       977       871       894       903      1023      1719       894      1094      1077      1015      1051      1104      1014       882       962

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=962339 n_act=2749 n_pre=2733 n_req=10473 n_rd=32876 n_write=5434 bw_util=0.07615
n_activity=200040 dram_eff=0.383
bk0: 1972a 989475i bk1: 2152a 986544i bk2: 2144a 986899i bk3: 2200a 986430i bk4: 2004a 991202i bk5: 2004a 990379i bk6: 2404a 984758i bk7: 2488a 985902i bk8: 2184a 986688i bk9: 2284a 987358i bk10: 2076a 989628i bk11: 2064a 988791i bk12: 1672a 994333i bk13: 1796a 992589i bk14: 1700a 996921i bk15: 1732a 996161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=959976 n_act=3010 n_pre=2994 n_req=11042 n_rd=34148 n_write=6003 bw_util=0.07981
n_activity=211302 dram_eff=0.38
bk0: 2104a 990022i bk1: 2232a 987973i bk2: 2152a 987228i bk3: 2192a 987079i bk4: 2160a 989456i bk5: 2160a 990380i bk6: 2420a 988063i bk7: 2496a 985132i bk8: 2344a 987465i bk9: 2332a 986806i bk10: 2132a 991173i bk11: 2084a 989275i bk12: 1800a 994304i bk13: 1836a 994136i bk14: 1832a 997488i bk15: 1872a 996948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=962821 n_act=2669 n_pre=2653 n_req=10373 n_rd=32700 n_write=5288 bw_util=0.07551
n_activity=197823 dram_eff=0.3841
bk0: 2092a 989956i bk1: 2096a 986172i bk2: 2040a 989462i bk3: 2068a 988115i bk4: 1888a 991793i bk5: 2032a 990476i bk6: 2212a 988301i bk7: 2304a 987407i bk8: 2292a 986124i bk9: 2248a 987347i bk10: 2112a 989833i bk11: 2180a 988368i bk12: 1828a 993657i bk13: 1848a 992935i bk14: 1756a 996159i bk15: 1704a 997611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=961230 n_act=2918 n_pre=2902 n_req=10707 n_rd=33420 n_write=5661 bw_util=0.07769
n_activity=205923 dram_eff=0.3796
bk0: 2128a 987965i bk1: 2228a 986854i bk2: 2128a 987324i bk3: 2076a 988327i bk4: 1880a 992708i bk5: 1976a 990906i bk6: 2352a 986622i bk7: 2300a 988271i bk8: 2332a 988095i bk9: 2380a 988074i bk10: 2192a 989935i bk11: 2148a 988096i bk12: 1808a 994586i bk13: 1868a 994377i bk14: 1800a 996831i bk15: 1824a 996623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=963931 n_act=2498 n_pre=2482 n_req=10153 n_rd=32108 n_write=5112 bw_util=0.07399
n_activity=194589 dram_eff=0.3825
bk0: 2072a 989035i bk1: 1976a 988495i bk2: 2080a 987441i bk3: 1984a 989165i bk4: 1968a 989977i bk5: 2008a 989477i bk6: 2248a 989190i bk7: 2080a 990413i bk8: 2328a 985969i bk9: 2368a 985465i bk10: 2108a 989133i bk11: 1968a 989958i bk12: 1768a 992291i bk13: 1824a 992542i bk14: 1724a 996465i bk15: 1604a 997822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006131 n_nop=959900 n_act=3144 n_pre=3128 n_req=10957 n_rd=33952 n_write=6007 bw_util=0.07943
n_activity=211204 dram_eff=0.3784
bk0: 2100a 986384i bk1: 2252a 987048i bk2: 2280a 986475i bk3: 2280a 985238i bk4: 2068a 990449i bk5: 2144a 988352i bk6: 2332a 987018i bk7: 2372a 984486i bk8: 2316a 987290i bk9: 2412a 983890i bk10: 2172a 987944i bk11: 2132a 987796i bk12: 1840a 993427i bk13: 1852a 993260i bk14: 1636a 996915i bk15: 1764a 996344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.172345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82143, Miss = 4039, Miss_rate = 0.049, Pending_hits = 21, Reservation_fails = 2356
L2_cache_bank[1]: Access = 82815, Miss = 4180, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 1622
L2_cache_bank[2]: Access = 81890, Miss = 4236, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 113
L2_cache_bank[3]: Access = 83201, Miss = 4301, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[4]: Access = 81640, Miss = 4055, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1376
L2_cache_bank[5]: Access = 83204, Miss = 4120, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 3334
L2_cache_bank[6]: Access = 82340, Miss = 4155, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 83058, Miss = 4200, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[8]: Access = 122431, Miss = 4074, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 2036
L2_cache_bank[9]: Access = 83462, Miss = 3953, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 2449
L2_cache_bank[10]: Access = 82672, Miss = 4186, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 67
L2_cache_bank[11]: Access = 83810, Miss = 4302, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 1032666
L2_total_cache_misses = 49801
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 190
L2_total_cache_reservation_fails = 13356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3511296
icnt_total_pkts_simt_to_mem=1446245
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.387
	minimum = 6
	maximum = 533
Network latency average = 31.9258
	minimum = 6
	maximum = 508
Slowest packet = 1983259
Flit latency average = 20.3307
	minimum = 6
	maximum = 508
Slowest flit = 4720301
Fragmentation average = 0.0300176
	minimum = 0
	maximum = 323
Injected packet rate average = 0.08838
	minimum = 0.0764806 (at node 9)
	maximum = 0.108426 (at node 23)
Accepted packet rate average = 0.08838
	minimum = 0.0764806 (at node 9)
	maximum = 0.108426 (at node 23)
Injected flit rate average = 0.253344
	minimum = 0.0837337 (at node 13)
	maximum = 0.48584 (at node 26)
Accepted flit rate average= 0.253344
	minimum = 0.101843 (at node 19)
	maximum = 0.394715 (at node 7)
Injected packet length average = 2.86653
Accepted packet length average = 2.86653
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.6886 (7 samples)
	minimum = 6 (7 samples)
	maximum = 365.571 (7 samples)
Network latency average = 24.5968 (7 samples)
	minimum = 6 (7 samples)
	maximum = 309 (7 samples)
Flit latency average = 18.1733 (7 samples)
	minimum = 6 (7 samples)
	maximum = 307.571 (7 samples)
Fragmentation average = 0.0372537 (7 samples)
	minimum = 0 (7 samples)
	maximum = 176.714 (7 samples)
Injected packet rate average = 0.0582125 (7 samples)
	minimum = 0.0465617 (7 samples)
	maximum = 0.109452 (7 samples)
Accepted packet rate average = 0.0582125 (7 samples)
	minimum = 0.0465617 (7 samples)
	maximum = 0.109452 (7 samples)
Injected flit rate average = 0.141585 (7 samples)
	minimum = 0.0632605 (7 samples)
	maximum = 0.275623 (7 samples)
Accepted flit rate average = 0.141585 (7 samples)
	minimum = 0.0794076 (7 samples)
	maximum = 0.241493 (7 samples)
Injected packet size average = 2.4322 (7 samples)
Accepted packet size average = 2.4322 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 36433 (inst/sec)
gpgpu_simulation_rate = 1854 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,762224)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,762224)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,762224)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,762224)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,762224)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,762224)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,762224)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(19,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(40,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (400,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(401,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (403,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(404,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (484,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(485,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (486,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(487,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (495,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(496,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (499,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(500,762224)
GPGPU-Sim uArch: cycles simulated: 762724  inst.: 15247473 (ipc=546.4) sim_rate=37008 (inst/sec) elapsed = 0:0:06:52 / Wed May  1 12:50:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (502,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(503,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (521,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(522,762224)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (523,762224), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(524,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (526,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(527,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (529,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (529,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(530,762224)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(530,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (531,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(532,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (534,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(535,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (536,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(537,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (540,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(541,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (541,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(542,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (549,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(550,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (558,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(559,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (576,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(577,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (581,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(582,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (587,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(588,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (589,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(590,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (596,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(597,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (598,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(599,762224)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (599,762224), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(600,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (601,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(602,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (604,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(605,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (607,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (607,762224), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(608,762224)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(609,762224)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(108,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (615,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(616,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (641,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(642,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (642,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(643,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (643,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(644,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (645,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(646,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (651,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(652,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (661,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(662,762224)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (680,762224), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(681,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (702,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(703,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (703,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(704,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (759,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(760,762224)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,762224), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (783,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(784,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (800,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(801,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (804,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(805,762224)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (814,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(815,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (821,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(822,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (825,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(826,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (837,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(838,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (844,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(845,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (862,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(863,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (871,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(872,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (873,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(874,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (892,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(893,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (896,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(897,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (903,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(904,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (907,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(908,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (913,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(914,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (920,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(921,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (923,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(924,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (928,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(929,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (935,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(936,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (951,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(952,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (955,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(956,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (960,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(961,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (962,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(963,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (963,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(964,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (976,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (976,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(977,762224)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(977,762224)
GPGPU-Sim uArch: cycles simulated: 763224  inst.: 15497794 (ipc=523.5) sim_rate=37524 (inst/sec) elapsed = 0:0:06:53 / Wed May  1 12:50:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1006,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1007,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1017,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1018,762224)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(157,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1024,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1025,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1025,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1026,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1031,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1032,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1037,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1038,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1057,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1058,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1063,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1064,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1072,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1073,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1078,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1079,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1101,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1102,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1104,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1105,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1106,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1107,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1126,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1127,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1144,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1145,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1145,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1146,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1146,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1147,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1158,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1159,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1164,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1172,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1173,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1184,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1185,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1197,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1198,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1206,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1207,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1212,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1213,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1215,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1216,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1216,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1217,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1217,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1218,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1231,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1232,762224)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(178,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1246,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1247,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1258,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1259,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1270,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1271,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1279,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1280,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1291,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1292,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1295,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1296,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1298,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1299,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1303,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1304,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1321,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1322,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1331,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1334,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1335,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1337,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1338,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1352,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1353,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1354,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1355,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1356,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1357,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1369,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1370,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1373,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1374,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1383,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1384,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1386,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1387,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1397,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1398,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1414,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1414,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1415,762224)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1415,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1421,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1422,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1423,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1424,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1431,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1432,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1435,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1436,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1441,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1442,762224)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(201,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1468,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1469,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1475,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1476,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1476,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1477,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1478,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1479,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1484,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1485,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1485,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1485,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1486,762224)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1486,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1487,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1488,762224)
GPGPU-Sim uArch: cycles simulated: 763724  inst.: 15711771 (ipc=491.7) sim_rate=37951 (inst/sec) elapsed = 0:0:06:54 / Wed May  1 12:50:07 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1513,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1514,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1521,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1521,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1522,762224)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1522,762224)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1527,762224), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1528,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1543,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1544,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1545,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1546,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1552,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1553,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1571,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1572,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1581,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1582,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1583,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1584,762224)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1597,762224), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1598,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1601,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1602,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1604,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1605,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1609,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1610,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1626,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1627,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1629,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1629,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1630,762224)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1630,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1637,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1638,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1645,762224), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1646,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1650,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1651,762224)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(228,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1662,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1663,762224)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1674,762224), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1675,762224)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1676,762224), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1677,762224)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1682,762224), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1683,762224)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1686,762224), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1687,762224)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1688,762224), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1689,762224)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1701,762224), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1702,762224)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1708,762224), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1709,762224)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1712,762224), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1713,762224)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1718,762224), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1719,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1735,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1736,762224)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1739,762224), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1740,762224)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1743,762224), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1744,762224)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1744,762224), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1745,762224)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1759,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1759,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1763,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1765,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1770,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1774,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1775,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1777,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1780,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1781,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1785,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1811,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1814,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1815,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1817,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1832,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1834,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1835,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1838,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1845,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1850,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1862,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1864,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1870,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1888,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1889,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1896,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1901,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1905,762224), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1908,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1909,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1911,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1912,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1929,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1930,762224), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(247,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1944,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1952,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1954,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1955,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1960,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1961,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1971,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1973,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1978,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1990,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1990,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1993,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1996,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1999,762224), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 764224  inst.: 15895777 (ipc=460.8) sim_rate=38303 (inst/sec) elapsed = 0:0:06:55 / Wed May  1 12:50:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2005,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2016,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2028,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2057,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2072,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2078,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2111,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2118,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2123,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2137,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2182,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2187,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2199,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2205,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2208,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2222,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2243,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2275,762224), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2319,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2329,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2333,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2365,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2374,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2467,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2468,762224), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2493,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2497,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2621,762224), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2660,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2727,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2753,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2841,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2855,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2878,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2883,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2924,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2950,762224), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3018,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3114,762224), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3115
gpu_sim_insn = 925703
gpu_ipc =     297.1759
gpu_tot_sim_cycle = 765339
gpu_tot_sim_insn = 15899967
gpu_tot_ipc =      20.7751
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1949014
gpu_stall_icnt2sh    = 4753329
gpu_total_sim_rate=38313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923603
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5633
L1D_cache:
	L1D_cache_core[0]: Access = 81487, Miss = 67782, Miss_rate = 0.832, Pending_hits = 4579, Reservation_fails = 606821
	L1D_cache_core[1]: Access = 83443, Miss = 69878, Miss_rate = 0.837, Pending_hits = 4676, Reservation_fails = 613460
	L1D_cache_core[2]: Access = 82520, Miss = 68547, Miss_rate = 0.831, Pending_hits = 4664, Reservation_fails = 608544
	L1D_cache_core[3]: Access = 83706, Miss = 69895, Miss_rate = 0.835, Pending_hits = 4866, Reservation_fails = 613870
	L1D_cache_core[4]: Access = 82436, Miss = 68553, Miss_rate = 0.832, Pending_hits = 4596, Reservation_fails = 602187
	L1D_cache_core[5]: Access = 82112, Miss = 68447, Miss_rate = 0.834, Pending_hits = 4604, Reservation_fails = 600021
	L1D_cache_core[6]: Access = 78910, Miss = 65730, Miss_rate = 0.833, Pending_hits = 4551, Reservation_fails = 589510
	L1D_cache_core[7]: Access = 79308, Miss = 65903, Miss_rate = 0.831, Pending_hits = 4524, Reservation_fails = 587579
	L1D_cache_core[8]: Access = 82923, Miss = 68972, Miss_rate = 0.832, Pending_hits = 4790, Reservation_fails = 608869
	L1D_cache_core[9]: Access = 83065, Miss = 69179, Miss_rate = 0.833, Pending_hits = 4725, Reservation_fails = 611623
	L1D_cache_core[10]: Access = 84904, Miss = 70948, Miss_rate = 0.836, Pending_hits = 4806, Reservation_fails = 615469
	L1D_cache_core[11]: Access = 82982, Miss = 69373, Miss_rate = 0.836, Pending_hits = 4671, Reservation_fails = 612475
	L1D_cache_core[12]: Access = 82792, Miss = 69056, Miss_rate = 0.834, Pending_hits = 4803, Reservation_fails = 604384
	L1D_cache_core[13]: Access = 82226, Miss = 68453, Miss_rate = 0.832, Pending_hits = 4766, Reservation_fails = 610164
	L1D_cache_core[14]: Access = 83796, Miss = 70024, Miss_rate = 0.836, Pending_hits = 4861, Reservation_fails = 611042
	L1D_total_cache_accesses = 1236610
	L1D_total_cache_misses = 1030740
	L1D_total_cache_miss_rate = 0.8335
	L1D_total_cache_pending_hits = 70482
	L1D_total_cache_reservation_fails = 9096018
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131803
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3390
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6649743
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131323
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2446275
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922605
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5633
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2369, 2288, 2441, 2602, 2422, 2536, 2444, 2235, 2735, 2847, 2378, 2539, 2349, 3061, 2073, 2659, 2338, 2713, 2438, 2870, 2713, 2605, 3031, 2214, 2454, 2209, 2328, 2654, 2441, 2437, 2225, 2909, 1715, 1714, 2211, 1895, 1935, 2176, 1778, 2109, 2123, 2341, 2200, 1711, 2291, 2093, 1970, 1850, 
gpgpu_n_tot_thrd_icount = 54043328
gpgpu_n_tot_w_icount = 1688854
gpgpu_n_stall_shd_mem = 9937360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620826
gpgpu_n_mem_write_global = 413217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034552
gpgpu_n_store_insn = 679358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616078
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3390
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3390
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9933970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16480990	W0_Idle:842257	W0_Scoreboard:3123961	W1:423560	W2:195661	W3:122322	W4:89380	W5:70272	W6:59835	W7:55183	W8:47661	W9:43106	W10:37609	W11:34135	W12:32647	W13:27860	W14:23259	W15:20313	W16:17735	W17:14833	W18:13520	W19:13215	W20:13103	W21:12798	W22:13154	W23:13456	W24:13126	W25:11923	W26:9631	W27:7309	W28:4183	W29:1553	W30:659	W31:93	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4966608 {8:620826,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547176 {40:412969,72:83,136:165,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84432336 {136:620826,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305736 {8:413217,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1280 
maxdqlatency = 0 
maxmflatency = 2545 
averagemflatency = 397 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 763579 
mrq_lat_table:42981 	1330 	4067 	4318 	6049 	2359 	1076 	1072 	627 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136109 	703810 	193278 	857 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85307 	30349 	81983 	324149 	239564 	268505 	4261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39883 	292832 	270433 	17586 	107 	0 	0 	2 	9 	33 	881 	9186 	18601 	43723 	99706 	168110 	72966 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	1420 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        26        22        26        32        32        45        53        35        26        31        35        32        34        33 
dram[1]:        39        34        46        35        30        16        30        28        43        22        20        22        32        32        31        35 
dram[2]:        40        33        30        45        24        30        32        34        32        35        26        23        36        33        34        50 
dram[3]:        33        25        25        44        39        26        26        33        29        21        20        22        34        33        34        32 
dram[4]:        32        28        32        36        24        21        32        32        36        32        22        23        33        42        33        33 
dram[5]:        38        28        40        41        22        22        28        26        26        24        23        30        32        32        32        33 
maximum service time to same row:
dram[0]:     55156     66773     69671     38592     60589     57452     49968     47747     69418     71860     57857     59739     81550     82836    100337     98127 
dram[1]:     67106     71258     61514     55061    107813     50384     60666     41850     59158     77929     46606     74119     58722     96438     70682     84087 
dram[2]:     64842     40324     60923     59002     69285     49977     29387     49744     49950     70059     47755     63003     57898     63721     73628    147147 
dram[3]:     93562     51249     84581     86733     58769     42923     47516     58701     38461     39887     50268     52181     72352     99569     66347     71962 
dram[4]:     67934     81878     47281     65032     57363     61015     91653     63681     78240     39603     31700     56244    111194     67635     69256     98163 
dram[5]:     76804     64187     57552     53628     80710     45075     40600     38566     62897     30856     52208     42316     90963     84319    130406    112150 
average row accesses per activate:
dram[0]:  3.502591  3.158537  3.086420  3.400000  4.094340  4.000000  3.587156  3.739910  4.295858  4.452941  3.380000  3.267677  4.254717  4.066667  8.540000  6.055555 
dram[1]:  4.021053  3.990148  3.508621  3.461864  3.492611  3.262911  3.469027  3.252000  3.240664  3.626728  3.621762  3.068182  3.798450  4.377193  6.402778  6.038462 
dram[2]:  3.752525  3.099174  4.005618  4.016043  3.616279  4.086420  4.091429  4.551515  3.576744  3.688442  3.248780  2.978070  4.619048  4.304348  5.972973  6.793651 
dram[3]:  3.431818  3.177866  3.594340  3.590476  4.676692  3.915152  3.687500  4.031915  3.486607  3.566964  2.909091  2.705426  4.170940  4.391304  5.500000  5.585366 
dram[4]:  4.329412  3.959538  3.605769  3.517949  3.821429  4.092024  3.863388  4.462069  4.031250  4.320652  3.268293  3.338710  3.750000  4.258621  8.365385 10.552631 
dram[5]:  3.378995  3.098113  3.107280  3.018587  3.512820  3.147186  4.316667  3.781991  3.780000  3.048327  3.098214  2.768000  4.243698  4.105691  5.871428  6.000000 
average row locality = 63923/17058 = 3.747391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       493       538       536       550       501       502       601       623       546       571       531       528       419       450       426       434 
dram[1]:       526       558       538       548       540       540       605       625       587       587       542       532       450       459       458       468 
dram[2]:       523       525       510       517       472       508       554       577       575       563       538       554       457       465       439       427 
dram[3]:       532       557       532       520       470       495       589       578       585       598       563       552       452       467       450       457 
dram[4]:       518       494       521       496       492       502       562       520       583       592       540       506       442       459       431       401 
dram[5]:       526       564       571       570       517       536       584       595       579       604       557       548       461       463       410       442 
total reads: 49999
bank skew: 625/401 = 1.56
chip skew: 8563/8059 = 1.06
number of total write accesses:
dram[0]:       183       239       214       232       150       146       181       211       180       186       145       119        32        38         1         2 
dram[1]:       238       252       276       269       169       155       179       188       194       200       157       143        40        40         3         3 
dram[2]:       220       225       203       234       150       154       162       174       194       171       128       125        28        30         3         1 
dram[3]:       223       247       230       234       152       151       178       180       196       201       141       146        36        38         1         1 
dram[4]:       218       191       229       190       150       165       145       127       191       203       130       115        38        35         4         0 
dram[5]:       214       257       240       242       168       191       193       203       177       216       137       144        44        42         1         2 
total reads: 13924
min_bank_accesses = 0!
chip skew: 2506/2131 = 1.18
average mf latency per bank:
dram[0]:       2996      2649      3060      2952      3533      3567      3157      2903      3049      3030      6189      6818     14477     13570     21483     21182
dram[1]:       2679      2593      2787      2969      3375      3519      3198      3217      2996      2956      5919      6671     13314     13688     20385     20292
dram[2]:       2801      2802      3158      3057      3785      3626      3401      3272      3042      3294      6281      6737     13511     14440     20508     22252
dram[3]:       2771      2530      2919      2985      3681      3628      3205      3251      2886      2783      5860      6152     13225     13346     20128     20369
dram[4]:       3664      3104      3912      3322      4841      3546      4685      3772      4015      2783     38702      7152     18331     14072     28057     23392
dram[5]:       2734      2591      2712      2924      3226      3291      2949      3043      2856      2865      6071      6507     12621     13833     21272     21336
maximum mf latency per bank:
dram[0]:       1286      1577      1602      1409      1204      1380      1266      1097      1721      1568      1487      1548      1404      1740      1466      1670
dram[1]:        955       900       939       955       886       959      1050       902       956       955      1093      1004      1062       959       952      1021
dram[2]:       1440      1683      1141      1443      1221      1303      1303      1200      1512      1150      1144      1306      1205      1433      1151      1169
dram[3]:        912       987       976       927       930      1003      1695       900      1082       979       908       987      1029       965       898       998
dram[4]:       1597      1520      1467      1109      1221      1534      1115       976      2545      1207      1362      1295      1560      1533      1457      1442
dram[5]:       1086       977       871       894       903      1023      1719       894      1094      1077      1015      1051      1104      1014       882       962

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=966290 n_act=2759 n_pre=2743 n_req=10508 n_rd=32996 n_write=5454 bw_util=0.07612
n_activity=200704 dram_eff=0.3832
bk0: 1972a 993582i bk1: 2152a 990653i bk2: 2144a 990949i bk3: 2200a 990292i bk4: 2004a 995311i bk5: 2008a 994457i bk6: 2404a 988870i bk7: 2492a 989980i bk8: 2184a 990800i bk9: 2284a 991472i bk10: 2124a 993565i bk11: 2112a 992587i bk12: 1676a 998410i bk13: 1800a 996630i bk14: 1704a 1000994i bk15: 1736a 1000233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=963965 n_act=3017 n_pre=3001 n_req=11069 n_rd=34252 n_write=6007 bw_util=0.0797
n_activity=211863 dram_eff=0.38
bk0: 2104a 994132i bk1: 2232a 992084i bk2: 2152a 991339i bk3: 2192a 990999i bk4: 2160a 993567i bk5: 2160a 994494i bk6: 2420a 992177i bk7: 2500a 989211i bk8: 2348a 991542i bk9: 2348a 990825i bk10: 2168a 995134i bk11: 2128a 993148i bk12: 1800a 998412i bk13: 1836a 998246i bk14: 1832a 1001598i bk15: 1872a 1001058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=966772 n_act=2683 n_pre=2667 n_req=10406 n_rd=32816 n_write=5304 bw_util=0.07547
n_activity=198549 dram_eff=0.384
bk0: 2092a 994067i bk1: 2100a 990249i bk2: 2040a 993373i bk3: 2068a 992034i bk4: 1888a 995904i bk5: 2032a 994558i bk6: 2216a 992377i bk7: 2308a 991483i bk8: 2300a 990188i bk9: 2252a 991412i bk10: 2152a 993778i bk11: 2216a 992277i bk12: 1828a 997764i bk13: 1860a 996966i bk14: 1756a 1000266i bk15: 1708a 1001689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.220928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=965131 n_act=2933 n_pre=2917 n_req=10752 n_rd=33588 n_write=5673 bw_util=0.07773
n_activity=206774 dram_eff=0.3797
bk0: 2128a 992076i bk1: 2228a 990967i bk2: 2128a 991155i bk3: 2080a 992353i bk4: 1880a 996820i bk5: 1980a 994984i bk6: 2356a 990699i bk7: 2312a 992298i bk8: 2340a 992157i bk9: 2392a 992130i bk10: 2252a 993796i bk11: 2208a 991810i bk12: 1808a 998686i bk13: 1868a 998483i bk14: 1800a 1000939i bk15: 1828a 1000699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=967878 n_act=2506 n_pre=2490 n_req=10190 n_rd=32236 n_write=5132 bw_util=0.07398
n_activity=195223 dram_eff=0.3828
bk0: 2072a 993091i bk1: 1976a 992605i bk2: 2084a 991295i bk3: 1984a 993101i bk4: 1968a 994087i bk5: 2008a 993588i bk6: 2248a 993302i bk7: 2080a 994527i bk8: 2332a 990049i bk9: 2368a 989579i bk10: 2160a 992987i bk11: 2024a 993749i bk12: 1768a 996399i bk13: 1836a 996558i bk14: 1724a 1000570i bk15: 1604a 1001930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.229557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1010242 n_nop=963815 n_act=3160 n_pre=3144 n_req=10998 n_rd=34108 n_write=6015 bw_util=0.07943
n_activity=212096 dram_eff=0.3783
bk0: 2104a 990424i bk1: 2256a 991123i bk2: 2284a 990552i bk3: 2280a 989319i bk4: 2068a 994561i bk5: 2144a 992466i bk6: 2336a 991094i bk7: 2380a 988527i bk8: 2316a 991400i bk9: 2416a 987968i bk10: 2228a 991834i bk11: 2192a 991525i bk12: 1844a 997498i bk13: 1852a 997367i bk14: 1640a 1000991i bk15: 1768a 1000420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82272, Miss = 4053, Miss_rate = 0.049, Pending_hits = 21, Reservation_fails = 2356
L2_cache_bank[1]: Access = 82931, Miss = 4196, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 1622
L2_cache_bank[2]: Access = 81998, Miss = 4246, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 113
L2_cache_bank[3]: Access = 83320, Miss = 4317, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 2
L2_cache_bank[4]: Access = 81752, Miss = 4068, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1376
L2_cache_bank[5]: Access = 83339, Miss = 4136, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 3334
L2_cache_bank[6]: Access = 82465, Miss = 4173, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[7]: Access = 83182, Miss = 4224, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[8]: Access = 122546, Miss = 4089, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 2036
L2_cache_bank[9]: Access = 83582, Miss = 3970, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 2449
L2_cache_bank[10]: Access = 82796, Miss = 4205, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 67
L2_cache_bank[11]: Access = 83935, Miss = 4322, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 1034118
L2_total_cache_misses = 49999
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 190
L2_total_cache_reservation_fails = 13356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 232
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3517692
icnt_total_pkts_simt_to_mem=1447913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47555
	minimum = 6
	maximum = 43
Network latency average = 9.09194
	minimum = 6
	maximum = 34
Slowest packet = 2066192
Flit latency average = 7.73202
	minimum = 6
	maximum = 30
Slowest flit = 4964204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0345283
	minimum = 0.0205457 (at node 14)
	maximum = 0.0433387 (at node 20)
Accepted packet rate average = 0.0345283
	minimum = 0.0205457 (at node 14)
	maximum = 0.0433387 (at node 20)
Injected flit rate average = 0.0958801
	minimum = 0.0243981 (at node 14)
	maximum = 0.185875 (at node 20)
Accepted flit rate average= 0.0958801
	minimum = 0.0391653 (at node 17)
	maximum = 0.18427 (at node 4)
Injected packet length average = 2.77686
Accepted packet length average = 2.77686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.037 (8 samples)
	minimum = 6 (8 samples)
	maximum = 325.25 (8 samples)
Network latency average = 22.6587 (8 samples)
	minimum = 6 (8 samples)
	maximum = 274.625 (8 samples)
Flit latency average = 16.8682 (8 samples)
	minimum = 6 (8 samples)
	maximum = 272.875 (8 samples)
Fragmentation average = 0.032597 (8 samples)
	minimum = 0 (8 samples)
	maximum = 154.625 (8 samples)
Injected packet rate average = 0.0552519 (8 samples)
	minimum = 0.0433097 (8 samples)
	maximum = 0.101188 (8 samples)
Accepted packet rate average = 0.0552519 (8 samples)
	minimum = 0.0433097 (8 samples)
	maximum = 0.101188 (8 samples)
Injected flit rate average = 0.135871 (8 samples)
	minimum = 0.0584027 (8 samples)
	maximum = 0.264405 (8 samples)
Accepted flit rate average = 0.135871 (8 samples)
	minimum = 0.0743773 (8 samples)
	maximum = 0.23434 (8 samples)
Injected packet size average = 2.45913 (8 samples)
Accepted packet size average = 2.45913 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 55 sec (415 sec)
gpgpu_simulation_rate = 38313 (inst/sec)
gpgpu_simulation_rate = 1844 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 414300.781250 (ms)
Result stored in result.txt
