# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../src/controlFSM.sv" \
"../../../../../../src/triangle.sv" \
"../../../../../../src/triangleZed.sv" \
"../../../../../../sim/triangleZed_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
