Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\PC\Documents\00_FPGA\INTEL_Cyclone10_CYC1000\p0_blinky\clk.qsys --block-symbol-file --output-directory=C:\Users\PC\Documents\00_FPGA\INTEL_Cyclone10_CYC1000\p0_blinky\clk --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading p0_blinky/clk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 20.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\PC\Documents\00_FPGA\INTEL_Cyclone10_CYC1000\p0_blinky\clk.qsys --synthesis=VERILOG --output-directory=C:\Users\PC\Documents\00_FPGA\INTEL_Cyclone10_CYC1000\p0_blinky\clk\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading p0_blinky/clk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 20.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clk: Generating clk "clk" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_altclkctrl_0.
Info: altclkctrl_0: "clk" instantiated altclkctrl "altclkctrl_0"
Info: clk: Done "clk" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
