# Loading project uart
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful with warnings.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.uart_transmitter_tb
# vsim work.uart_transmitter_tb 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart -f
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
add wave \
{sim:/uart_transmitter_tb/sigs } \
{sim:/uart_transmitter_tb/clk } \
{sim:/uart_transmitter_tb/rst } \
{sim:/uart_transmitter_tb/sample_tick } \
{sim:/uart_transmitter_tb/data_in } \
{sim:/uart_transmitter_tb/tx_start } \
{sim:/uart_transmitter_tb/tx_done_tick } \
{sim:/uart_transmitter_tb/tx_idle } \
{sim:/uart_transmitter_tb/tx } \
{sim:/uart_transmitter_tb/par_en } \
{sim:/uart_transmitter_tb/par_odd_neven } \
{sim:/uart_transmitter_tb/stop_bits_num } \
{sim:/uart_transmitter_tb/done } 
run
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd failed with 1 errors.
# 14 compiles, 1 failed with 1 error. 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 289990 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
add wave \
{sim:/uart_transmitter_tb/dut/uart_transmitter_fsm_1/state } 
restart -f
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 289990 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
add wave \
{sim:/uart_transmitter_tb/dut/t_shift_reg/reg } 
restart -f
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 289990 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 289990 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# Compile of uart.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd failed with 1 errors.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 1 failed with 1 error. 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.uart_transmitter_tb
# vsim work.uart_transmitter_tb 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
add wave \
{sim:/uart_transmitter_tb/sample_tick } \
{sim:/uart_transmitter_tb/data_in } \
{sim:/uart_transmitter_tb/tx_start } \
{sim:/uart_transmitter_tb/tx_done_tick } \
{sim:/uart_transmitter_tb/tx } \
{sim:/uart_transmitter_tb/par_en } \
{sim:/uart_transmitter_tb/par_odd_neven } 
add wave \
{sim:/uart_transmitter_tb/dut/sc_cnt_en } \
{sim:/uart_transmitter_tb/dut/sc_load } \
{sim:/uart_transmitter_tb/dut/sc_cnt } \
{sim:/uart_transmitter_tb/dut/bc_cnt_en } \
{sim:/uart_transmitter_tb/dut/bc_load } \
{sim:/uart_transmitter_tb/dut/bc_cnt } 
add wave \
{sim:/uart_transmitter_tb/dut/t_shift_reg/shift_nload_i } \
{sim:/uart_transmitter_tb/dut/t_shift_reg/shift_en_i } \
{sim:/uart_transmitter_tb/dut/t_shift_reg/reg } 
add wave \
{sim:/uart_transmitter_tb/dut/uart_transmitter_fsm_1/state } 
add wave \
{sim:/uart_transmitter_tb/clk } 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/jansen/vhdl/projects/uart/sim/rtl_sim/wave.do
restart -f
run -all
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
run -all
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 288370 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
# ** Fatal: (vsim-3421) Value 32 for l_cnt_next is out of range 0 to 31.
#    Time: 286750 ns  Iteration: 1  Process: /uart_transmitter_tb/dut/sample_ticks_counter/count_proc File: /home/jansen/vhdl/projects/primatives/rtl/counter.vhd
# Fatal error in Process count_proc at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd line 37
# 
# HDL call sequence:
# Stopped at /home/jansen/vhdl/projects/primatives/rtl/counter.vhd 37 Process count_proc
# 
# Compile of uart.vhd was successful.
# Compile of uart_receiver_fsm.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of primatives_pkg.vhd was successful.
# Compile of schmitt_trigger_filter.vhd was successful.
# Compile of shift_reg.vhd was successful.
# Compile of uart_receiver_tb.vhd was successful.
# Compile of baud_rate_generator.vhd was successful.
# Compile of parity_generator.vhd was successful.
# Compile of uart_receiver.vhd was successful.
# Compile of uart_de0.vhd was successful.
# Compile of uart_transmitter.vhd was successful.
# Compile of uart_transmitter_fsm.vhd was successful.
# Compile of uart_transmitter_tb.vhd was successful.
# 14 compiles, 0 failed with no errors. 
restart -f
# Loading work.uart_transmitter_tb(stimulus)
# Loading work.uart_transmitter(structure)
# Loading work.counter(behaviour)
# Loading work.shift_reg(behaviour)
# Loading work.parity_generator(behaviour)
# Loading work.uart_transmitter_fsm(behaviour)
run -all
