Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue May 25 13:12:43 2021
| Host              : DESKTOP-HDQJM3M running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu4eg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.923        0.000                      0                   13        0.060        0.000                      0                   13        3.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.923        0.000                      0                   13        0.060        0.000                      0                   13        3.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.408ns (48.399%)  route 0.435ns (51.601%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.698ns (routing 0.764ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.690ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.698     1.905    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.001 f  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/Q
                         net (fo=2, routed)           0.241     2.242    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]
    SLICE_X10Y132        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.419 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_i_3/O
                         net (fo=1, routed)           0.169     2.588    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_i_3_n_0
    SLICE_X10Y131        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.723 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.025     2.748    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_i_1_n_0
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.498    11.665    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/C
                         clock pessimism              0.153    11.818    
                         clock uncertainty           -0.174    11.644    
    SLICE_X10Y131        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    11.671    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.386ns (54.213%)  route 0.326ns (45.787%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.690ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.472 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.500    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X9Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.597 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.031     2.628    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[10]
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.490    11.657    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
                         clock pessimism              0.153    11.810    
                         clock uncertainty           -0.174    11.636    
    SLICE_X9Y133         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.663    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.375ns (53.419%)  route 0.327ns (46.581%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.690ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.472 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.500    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X9Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.586 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.032     2.618    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[11]
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.490    11.657    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
                         clock pessimism              0.153    11.810    
                         clock uncertainty           -0.174    11.636    
    SLICE_X9Y133         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.663    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.361ns (52.624%)  route 0.325ns (47.376%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.690ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     2.472 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.500    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X9Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.572 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.030     2.602    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[9]
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.490    11.657    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]/C
                         clock pessimism              0.153    11.810    
                         clock uncertainty           -0.174    11.636    
    SLICE_X9Y133         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.663    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.383ns (56.241%)  route 0.298ns (43.759%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.690ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.285     2.566 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[7]
                         net (fo=1, routed)           0.031     2.597    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[8]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.500    11.667    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/C
                         clock pessimism              0.153    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X9Y132         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.673    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.380ns (56.047%)  route 0.298ns (43.953%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.690ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.282     2.563 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[5]
                         net (fo=1, routed)           0.031     2.594    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[6]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.500    11.667    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C
                         clock pessimism              0.153    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X9Y132         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.673    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -2.594    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.093ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.365ns (54.970%)  route 0.299ns (45.030%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.690ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.267     2.548 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[6]
                         net (fo=1, routed)           0.032     2.580    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[7]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.500    11.667    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/C
                         clock pessimism              0.153    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X9Y132         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.673    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  9.093    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.337ns (53.155%)  route 0.297ns (46.845%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.690ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.239     2.520 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[4]
                         net (fo=1, routed)           0.030     2.550    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[5]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.500    11.667    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/C
                         clock pessimism              0.153    11.820    
                         clock uncertainty           -0.174    11.646    
    SLICE_X9Y132         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.673    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.265ns (46.986%)  route 0.299ns (53.014%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 11.663 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.690ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.167     2.448 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[3]
                         net (fo=1, routed)           0.032     2.480    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[4]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.496    11.663    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/C
                         clock pessimism              0.153    11.816    
                         clock uncertainty           -0.174    11.642    
    SLICE_X9Y132         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.669    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.262ns (46.786%)  route 0.298ns (53.214%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 11.663 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.764ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.690ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.709     1.916    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.014 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.267     2.281    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.164     2.445 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[1]
                         net (fo=1, routed)           0.031     2.476    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[2]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.496    11.663    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
                         clock pessimism              0.153    11.816    
                         clock uncertainty           -0.174    11.642    
    SLICE_X9Y132         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.669    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  9.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.858ns (routing 0.386ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.436ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.858     0.969    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.008 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/Q
                         net (fo=2, routed)           0.049     1.057    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]
    SLICE_X9Y133         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.074 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.081    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[10]
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.978     1.116    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
                         clock pessimism             -0.141     0.975    
    SLICE_X9Y133         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.021    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.436ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/Q
                         net (fo=2, routed)           0.049     1.061    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.078 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[1]
                         net (fo=1, routed)           0.007     1.085    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[2]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.983     1.121    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
                         clock pessimism             -0.142     0.979    
    SLICE_X9Y132         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.025    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.865ns (routing 0.386ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.436ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.865     0.976    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.015 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/Q
                         net (fo=2, routed)           0.050     1.065    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.082 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[7]
                         net (fo=1, routed)           0.007     1.089    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[8]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.987     1.125    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]/C
                         clock pessimism             -0.143     0.982    
    SLICE_X9Y132         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.028    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.858ns (routing 0.386ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.436ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.858     0.969    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.008 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/Q
                         net (fo=2, routed)           0.050     1.058    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]
    SLICE_X9Y133         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.075 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.082    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[11]
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.978     1.116    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y133         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
                         clock pessimism             -0.141     0.975    
    SLICE_X9Y133         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.021    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.436ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.050     1.062    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.079 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[2]
                         net (fo=1, routed)           0.007     1.086    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[3]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.983     1.121    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
                         clock pessimism             -0.142     0.979    
    SLICE_X9Y132         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.025    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.436ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.050     1.062    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     1.088 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[3]
                         net (fo=1, routed)           0.007     1.095    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[4]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.983     1.121    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/C
                         clock pessimism             -0.142     0.979    
    SLICE_X9Y132         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.025    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.436ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/Q
                         net (fo=2, routed)           0.058     1.070    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.088 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[0]
                         net (fo=1, routed)           0.007     1.095    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[1]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.983     1.121    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
                         clock pessimism             -0.142     0.979    
    SLICE_X9Y132         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.025    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.083ns (59.286%)  route 0.057ns (40.714%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.436ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.050     1.062    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.044     1.106 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[4]
                         net (fo=1, routed)           0.007     1.113    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[5]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.987     1.125    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/C
                         clock pessimism             -0.137     0.988    
    SLICE_X9Y132         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.034    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.056ns (42.105%)  route 0.077ns (57.895%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.865ns (routing 0.386ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.436ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.865     0.976    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.015 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/Q
                         net (fo=2, routed)           0.070     1.085    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     1.102 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[5]
                         net (fo=1, routed)           0.007     1.109    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[6]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.987     1.125    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C
                         clock pessimism             -0.143     0.982    
    SLICE_X9Y132         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.028    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.090ns (61.225%)  route 0.057ns (38.776%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.436ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.862     0.973    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.012 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.050     1.062    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]
    SLICE_X9Y132         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.051     1.113 r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter0_carry/O[6]
                         net (fo=1, routed)           0.007     1.120    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/p_0_in[7]
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.987     1.125    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/sys_clk
    SLICE_X9Y132         FDRE                                         r  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]/C
                         clock pessimism             -0.137     0.988    
    SLICE_X9Y132         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.034    design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X10Y131  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X10Y131  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y133   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y133   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/C
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X10Y131  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X10Y131  design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y133   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y133   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X9Y132   design_1_i/scan_chain_freq_test_0/inst/logic_clk_divider/clkdiv_counter_reg[6]/C



