#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 26 11:48:36 2025
# Process ID: 2208
# Current directory: C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/system_wrapper.vds
# Journal file: C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1\vivado.jou
# Running On        :PHY-GXBK
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency     :2496 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16773 MB
# Swap memory       :15032 MB
# Total Virtual     :31805 MB
# Available Virtual :14099 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 507.684 ; gain = 200.113
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/magrini/Documents/programming/redpitaya/template/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.cache/ip 
Command: synth_design -top system_wrapper -part xc7z010clg400-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.785 ; gain = 447.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3742]
INFO: [Synth 8-6157] synthesizing module 'adc_imp_ZPM671' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_adc_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_adc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/6dd9/56ac/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_adc' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/6dd9/56ac/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_adc_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_adc_0_0/synth/system_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_1_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlslice_1_0/synth/system_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_1_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlslice_1_0/synth/system_xlslice_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'adc_imp_ZPM671' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'dac_imp_10A61H2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_dac_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_dac_0_0/synth/system_dac_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_dac' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/67aa/56ac/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_dac' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/67aa/56ac/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_dac_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_dac_0_0/synth/system_dac_0_0.v:53]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'system_dac_0_0' is unconnected for instance 'dac_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:112]
WARNING: [Synth 8-7023] instance 'dac_0' of module 'system_dac_0_0' has 12 connections declared, but only 11 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:112]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'dac_imp_10A61H2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:60]
INFO: [Synth 8-6157] synthesizing module 'iir2nd_imp_ETYQWW' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:130]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:89]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'system_axi_gpio_0_0' is unconnected for instance 'axi_gpio_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:364]
WARNING: [Synth 8-7071] port 'gpio2_io_t' of module 'system_axi_gpio_0_0' is unconnected for instance 'axi_gpio_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:364]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'system_axi_gpio_0_0' has 25 connections declared, but only 23 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:364]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:89]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'system_axi_gpio_0_1' is unconnected for instance 'axi_gpio_1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:388]
WARNING: [Synth 8-7071] port 'gpio2_io_t' of module 'system_axi_gpio_0_1' is unconnected for instance 'axi_gpio_1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:388]
WARNING: [Synth 8-7023] instance 'axi_gpio_1' of module 'system_axi_gpio_0_1' has 25 connections declared, but only 23 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:388]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/synth/system_axi_gpio_0_2.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/synth/system_axi_gpio_0_2.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/synth/system_axi_gpio_0_2.vhd:89]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'system_axi_gpio_0_2' is unconnected for instance 'axi_gpio_2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:412]
WARNING: [Synth 8-7071] port 'gpio2_io_t' of module 'system_axi_gpio_0_2' is unconnected for instance 'axi_gpio_2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:412]
WARNING: [Synth 8-7023] instance 'axi_gpio_2' of module 'system_axi_gpio_0_2' has 25 connections declared, but only 23 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:412]
INFO: [Synth 8-6157] synthesizing module 'system_iir_filter_2nd_order_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_iir_filter_2nd_order_0_0/synth/system_iir_filter_2nd_order_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'iir_filter_2nd_order' [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/sources_1/imports/verilog/iir_filter_2nd_order.v:4]
	Parameter IN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_COEFF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter COEFF_WIDTH bound to: 25 - type: integer 
	Parameter B_SHIFT bound to: 7 - type: integer 
	Parameter LOG_DIV bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iir_filter_2nd_order' (0#1) [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/sources_1/imports/verilog/iir_filter_2nd_order.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_iir_filter_2nd_order_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_iir_filter_2nd_order_0_0/synth/system_iir_filter_2nd_order_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'iir2nd_imp_ETYQWW' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:130]
INFO: [Synth 8-6157] synthesizing module 'system_pll_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'system_pll_0_0_clk_wiz' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 157.500000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 202.500000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'system_pll_0_0_clk_wiz' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_pll_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'soc_imp_QM05TO' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3176]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:4086]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1Q18GCT' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:451]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:690]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:690]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_0' has 60 connections declared, but only 58 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:690]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1Q18GCT' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:451]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_VMJT5O' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:751]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:990]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:990]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_1' has 60 connections declared, but only 58 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:990]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_VMJT5O' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:751]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_OH0KHA' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1051]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1290]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1290]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_2' has 60 connections declared, but only 58 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_OH0KHA' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1051]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1WCT7WF' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1351]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1WCT7WF' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1351]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_3876MI' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1637]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_3876MI' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1637]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1A01GBF' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1923]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1A01GBF' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:1923]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_12UI90P' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2209]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_12UI90P' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2209]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_9JRZY0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2495]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_9JRZY0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2495]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1SEIN30' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2781]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3096]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3096]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_3' has 79 connections declared, but only 77 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3096]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1SEIN30' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:2781]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_arbiter_resp' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_arbiter_resp' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88637]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88637]
INFO: [Synth 8-6157] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88674]
INFO: [Synth 8-6155] done synthesizing module 'MUXF8' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88674]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_router' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_router' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized10' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M03_AXI_araddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arqos' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arregion' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arsize' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_arvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awaddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awqos' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awregion' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awsize' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_awvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_bready' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_rready' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_wdata' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_wlast' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_wstrb' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M03_AXI_wvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_araddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arqos' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arregion' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arsize' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_arvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awaddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awqos' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awregion' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awsize' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_awvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_bready' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_rready' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_wdata' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_wlast' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_wstrb' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M04_AXI_wvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_araddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arqos' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arregion' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arsize' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_arvalid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awaddr' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awburst' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awcache' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awid' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awlen' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awlock' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'system_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'system_axi_interconnect_0_0' has 304 connections declared, but only 164 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3498]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:374]
WARNING: [Synth 8-7023] instance 'ps_0' of module 'system_ps_0_0' has 82 connections declared, but only 66 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3665]
INFO: [Synth 8-638] synthesizing module 'system_rst_0_0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'system_rst_0_0' (0#1) [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'system_rst_0_0' has 10 connections declared, but only 7 given [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3732]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[16].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[17].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[19].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[20].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[21].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[23].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[24].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[25].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[26].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[27].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[28].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[29].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[30].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[31].GPIO2_DBus_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element gain_reg_reg was removed.  [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/sources_1/imports/verilog/iir_filter_2nd_order.v:86]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-3848] Net adc_enc_n_o in module/entity system does not have driver. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3807]
WARNING: [Synth 8-3848] Net adc_enc_p_o in module/entity system does not have driver. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3808]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity system does not have driver. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3811]
WARNING: [Synth 8-3848] Net led_o in module/entity system does not have driver. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/synth/system.v:3817]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.152 ; gain = 772.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.152 ; gain = 772.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.152 ; gain = 772.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1717.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/soc/ps_0/inst'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/soc/ps_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/soc/rst_0/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/soc/rst_0/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/soc/rst_0/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/soc/rst_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/iir2nd/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/iir2nd/axi_gpio_0/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/iir2nd/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/iir2nd/axi_gpio_0/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/iir2nd/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/iir2nd/axi_gpio_1/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/iir2nd/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/iir2nd/axi_gpio_1/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/iir2nd/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/iir2nd/axi_gpio_2/U0'
Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/iir2nd/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/iir2nd/axi_gpio_2/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/constrs_1/imports/cfg/ports.xdc]
Finished Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/constrs_1/imports/cfg/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.srcs/constrs_1/imports/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1819.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1165 instances were transformed.
  FDR => FDRE: 1164 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1819.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pll_0/inst. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/ps_0/inst. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/rst_0/U0. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_0/U0. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_1/U0. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_2/U0. (constraint file  C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/pll_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/ps_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/soc/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/iir2nd/iir_filter_2nd_order_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/dac/dac_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/dac/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/adc/adc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/adc/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/adc/xlslice_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
            SM_DONE_WAIT |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
                 SM_DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   43 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 25    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 81    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 12    
	               47 Bit    Registers := 24    
	               32 Bit    Registers := 24    
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               20 Bit    Registers := 12    
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 19    
	               12 Bit    Registers := 46    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 609   
+---Muxes : 
	   2 Input   73 Bit        Muxes := 12    
	   2 Input   72 Bit        Muxes := 18    
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   47 Bit        Muxes := 24    
	   2 Input   32 Bit        Muxes := 39    
	   4 Input   20 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 18    
	   2 Input    9 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 134   
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 72    
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 391   
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/b1_x10, operation Mode is: A2*B''.
DSP Report: register inst/x0_reg is absorbed into DSP inst/b1_x10.
DSP Report: register inst/x1_reg is absorbed into DSP inst/b1_x10.
DSP Report: register inst/b1_reg_reg is absorbed into DSP inst/b1_x10.
DSP Report: operator inst/b1_x10 is absorbed into DSP inst/b1_x10.
DSP Report: Generating DSP inst/b0_x00, operation Mode is: A2*B2.
DSP Report: register inst/x0_reg is absorbed into DSP inst/b0_x00.
DSP Report: register inst/b0_reg_reg is absorbed into DSP inst/b0_x00.
DSP Report: operator inst/b0_x00 is absorbed into DSP inst/b0_x00.
DSP Report: Generating DSP inst/b2_x20, operation Mode is: A2*BCIN''.
DSP Report: register inst/x1_reg is absorbed into DSP inst/b2_x20.
DSP Report: register inst/x2_reg is absorbed into DSP inst/b2_x20.
DSP Report: register inst/b2_reg_reg is absorbed into DSP inst/b2_x20.
DSP Report: operator inst/b2_x20 is absorbed into DSP inst/b2_x20.
DSP Report: Generating DSP inst/a1_y1, operation Mode is: A2*B2.
DSP Report: register inst/y1_reg is absorbed into DSP inst/a1_y1.
DSP Report: register inst/a1_reg_reg is absorbed into DSP inst/a1_y1.
DSP Report: operator inst/a1_y1 is absorbed into DSP inst/a1_y1.
DSP Report: Generating DSP inst/a2_y2, operation Mode is: A2*B2.
DSP Report: register inst/y2_reg is absorbed into DSP inst/a2_y2.
DSP Report: register inst/a2_reg_reg is absorbed into DSP inst/a2_y2.
DSP Report: operator inst/a2_y2 is absorbed into DSP inst/a2_y2.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
 Sort Area is  inst/b0_x00_0 : 0 0 : 3266 6550 : Used 1 time 0
 Sort Area is  inst/b0_x00_0 : 0 1 : 3284 6550 : Used 1 time 0
 Sort Area is  inst/b1_x10_5 : 0 0 : 3284 3284 : Used 1 time 0
 Sort Area is  inst/a1_y1_4 : 0 0 : 3266 3266 : Used 1 time 0
 Sort Area is  inst/a2_y2_3 : 0 0 : 3266 3266 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iir_filter_2nd_order | A2*B''      | 25     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A2*B2       | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A2*BCIN''   | 25     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A2*B2       | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A2*B2       | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc. [c:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc:49]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iir_filter_2nd_order | A'*B''      | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A'*B'       | 30     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A'*B''      | 30     | 0      | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A'*B'       | 30     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|iir_filter_2nd_order | A'*B''      | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     6|
|3     |CARRY4    |   118|
|4     |DSP48E1   |     5|
|7     |LUT1      |   128|
|8     |LUT2      |   167|
|9     |LUT3      |   776|
|10    |LUT4      |   242|
|11    |LUT5      |   625|
|12    |LUT6      |  1176|
|13    |MUXF7     |    62|
|14    |MUXF8     |    62|
|15    |ODDR      |    18|
|16    |PLLE2_ADV |     1|
|17    |PS7       |     1|
|18    |SRL16     |     1|
|19    |SRLC32E   |   139|
|20    |FDR       |   768|
|21    |FDRE      |  3686|
|22    |FDSE      |   146|
|23    |IBUF      |    44|
|24    |IBUFDS    |     1|
|25    |OBUF      |    19|
|26    |OBUFT     |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 400 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1819.273 ; gain = 772.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.273 ; gain = 874.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1819.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1036 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1826.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 769 instances were transformed.
  FDR => FDRE: 768 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 89fc5297
INFO: [Common 17-83] Releasing license: Synthesis
496 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 1826.785 ; gain = 1305.324
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1826.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/magrini/Documents/programming/redpitaya/filter_template/filter_template.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 11:50:03 2025...
