// Seed: 1834295650
macromodule module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9
);
  assign id_0 = 1;
  tri1 id_11;
  supply0 id_12 = id_2;
  assign id_0 = id_11;
  module_0();
  assign id_7 = id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  assign id_3[1'b0 : 1] = 1'b0;
  always @(*)
    if (id_3[1]) begin
      id_2 = 1;
      $display(id_1, 1, 1, id_2 <-> id_1);
    end
endmodule
