(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param11 = (~&((((8'hae) ? (8'ha5) : (8'hab)) ? (8'ha1) : ((8'hac) ? (8'ha5) : (8'ha5))) <<< (8'haf))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h20):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire10;
  wire signed [(2'h2):(1'h0)] wire9;
  wire [(4'h8):(1'h0)] wire8;
  wire [(3'h4):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned((wire2[(1'h1):(1'h0)] >> wire2[(1'h1):(1'h0)]));
  assign wire5 = wire4;
  assign wire6 = ($signed({{wire2}}) ? (8'h9c) : wire1[(2'h2):(1'h1)]);
  assign wire7 = ($signed(((wire5 != (8'haf)) ?
                         (wire1 * wire6) : $signed(wire6))) ?
                     wire6 : $unsigned(($unsigned(wire3) ?
                         wire6 : $signed(wire3))));
  assign wire8 = $signed((wire5 != (8'had)));
  assign wire9 = wire8;
  assign wire10 = wire3[(2'h2):(2'h2)];
endmodule