QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 19:13:07 on Apr 05,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_Processor.vhd proj/src/MIPS_types.vhd proj/src/mem.vhd proj/src/TopLevel/loadMemModule/loadMemModule.vhd proj/src/TopLevel/aluUnit/lui.vhd proj/src/TopLevel/aluUnit/fullAdderStructN.vhd proj/src/TopLevel/aluUnit/adderSubS.vhd proj/src/TopLevel/aluUnit/onesCompN.vhd proj/src/TopLevel/aluUnit/slt.vhd proj/src/TopLevel/aluUnit/firstALU.vhd proj/src/TopLevel/aluUnit/ALU.vhd proj/src/TopLevel/aluUnit/fullAdderStruct.vhd proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd proj/src/TopLevel/Pipeline Registers/tb_IF_ID_Reg.vhd proj/src/TopLevel/Pipeline Registers/EX_MEM_Reg.vhd proj/src/TopLevel/Pipeline Registers/tb_dffg.vhd proj/src/TopLevel/Pipeline Registers/tb_dffgN.vhd proj/src/TopLevel/Pipeline Registers/ID_EX_Reg.vhd proj/src/TopLevel/Pipeline Registers/dffg.vhd proj/src/TopLevel/Pipeline Registers/dffgN.vhd proj/src/TopLevel/Pipeline Registers/IF_ID_Reg.vhd proj/src/TopLevel/Pipeline Registers/MEM_WB_Reg.vhd proj/src/TopLevel/ControlLogic/control_Logic.vhd proj/src/TopLevel/BasicGates/invg.vhd proj/src/TopLevel/BasicGates/andg2.vhd proj/src/TopLevel/BasicGates/mux2t1_N.vhd proj/src/TopLevel/BasicGates/andG32b.vhd proj/src/TopLevel/BasicGates/mux2t1N.vhd proj/src/TopLevel/BasicGates/mux2t1.vhd proj/src/TopLevel/BasicGates/org2.vhd proj/src/TopLevel/BasicGates/andgN.vhd proj/src/TopLevel/BasicGates/xorg2.vhd proj/src/TopLevel/BasicGates/register/mux32_1.vhd proj/src/TopLevel/BasicGates/register/MIPSregister.vhd proj/src/TopLevel/BasicGates/register/decoder5_32.vhd proj/src/TopLevel/BasicGates/register/dffgN.vhd proj/src/TopLevel/BasicGates/register/dffg.vhd proj/src/TopLevel/BasicGates/Adder/adder1b.vhd proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd proj/src/TopLevel/FetchLogic/fetch_Logic.vhd proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Error (suppressible): proj/src/MIPS_Processor.vhd(639): (vcom-1272) Length of formal "i_D" is 135; length of actual is 134.
** Error (suppressible): proj/src/MIPS_Processor.vhd(640): (vcom-1272) Length of formal "o_Q" is 135; length of actual is 134.
** Note: proj/src/MIPS_Processor.vhd(775): VHDL Compiler exiting
End time: 19:13:07 on Apr 05,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
