Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 15 10:59:11 2024
| Host         : Jacktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     50          
TIMING-20  Warning           Non-clocked latch               37          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (698)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (698)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Disp/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Slow/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.745        0.000                      0                  104        0.101        0.000                      0                  104        4.020        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.745        0.000                      0                  104        0.101        0.000                      0                  104        4.020        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.232%)  route 2.956ns (80.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.953     8.747    Slow/tmp_clk
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.232%)  route 2.956ns (80.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.953     8.747    Slow/tmp_clk
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.232%)  route 2.956ns (80.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.953     8.747    Slow/tmp_clk
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.232%)  route 2.956ns (80.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.953     8.747    Slow/tmp_clk
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.704ns (19.889%)  route 2.836ns (80.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.832     8.626    Slow/tmp_clk
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.704ns (19.889%)  route 2.836ns (80.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.832     8.626    Slow/tmp_clk
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.704ns (19.889%)  route 2.836ns (80.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.832     8.626    Slow/tmp_clk
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.436    14.777    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    Slow/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.704ns (19.409%)  route 2.923ns (80.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.920     8.713    Slow/tmp_clk
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.446    14.787    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Slow/my_div.div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.704ns (19.409%)  route 2.923ns (80.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.920     8.713    Slow/tmp_clk
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.446    14.787    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Slow/my_div.div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 Slow/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.704ns (19.409%)  route 2.923ns (80.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.565     5.086    Slow/CLK
    SLICE_X32Y44         FDRE                                         r  Slow/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Slow/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.046     6.588    Slow/div_cnt[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.712 r  Slow/my_div.div_cnt[31]_i_3/O
                         net (fo=1, routed)           0.958     7.670    Slow/my_div.div_cnt[31]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.794 r  Slow/my_div.div_cnt[31]_i_1/O
                         net (fo=33, routed)          0.920     8.713    Slow/tmp_clk
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.446    14.787    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Slow/my_div.div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  Slow/my_div.div_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    Slow/p_1_in[25]
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  Slow/my_div.div_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    Slow/p_1_in[27]
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Randn/random_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Randn/random_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X53Y1          FDRE                                         r  Randn/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Randn/random_reg[0]/Q
                         net (fo=2, routed)           0.120     1.711    Randn/random[0]
    SLICE_X52Y0          SRL16E                                       r  Randn/random_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.838     1.965    Randn/CLK
    SLICE_X52Y0          SRL16E                                       r  Randn/random_reg[2]_srl2/CLK
                         clock pessimism             -0.499     1.466    
    SLICE_X52Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.583    Randn/random_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  Slow/my_div.div_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    Slow/p_1_in[26]
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  Slow/my_div.div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    Slow/p_1_in[28]
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y50         FDRE                                         r  Slow/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  Slow/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    Slow/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  Slow/my_div.div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.959    Slow/p_1_in[29]
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  Slow/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    Slow/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  Slow/my_div.div_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.970    Slow/p_1_in[31]
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Slow/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow/my_div.div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.447    Slow/CLK
    SLICE_X33Y49         FDRE                                         r  Slow/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.705    Slow/div_cnt[24]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  Slow/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    Slow/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  Slow/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    Slow/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  Slow/my_div.div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.995    Slow/p_1_in[30]
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.958    Slow/CLK
    SLICE_X33Y51         FDRE                                         r  Slow/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Slow/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Randn/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Randn/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X53Y0          FDRE                                         r  Randn/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  Randn/count_reg[2]/Q
                         net (fo=5, routed)           0.069     1.647    Randn/count[2]
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.099     1.746 r  Randn/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.746    Randn/count[0]_i_1_n_0
    SLICE_X53Y0          FDRE                                         r  Randn/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.838     1.965    Randn/CLK
    SLICE_X53Y0          FDRE                                         r  Randn/count_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.092     1.542    Randn/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Randn/random_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Randn/random_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X53Y1          FDRE                                         r  Randn/random_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Randn/random_reg[7]/Q
                         net (fo=1, routed)           0.138     1.729    Randn/random[7]
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.045     1.774 r  Randn/p_0_out/O
                         net (fo=1, routed)           0.000     1.774    Randn/p_0_out__0[0]
    SLICE_X53Y1          FDRE                                         r  Randn/random_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.838     1.965    Randn/CLK
    SLICE_X53Y1          FDRE                                         r  Randn/random_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y1          FDRE (Hold_fdre_C_D)         0.091     1.541    Randn/random_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y0    Disp/CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y2    Disp/CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y2    Disp/CLK_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y3    Disp/CLK_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y3    Disp/CLK_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y0    Disp/CLK_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y0    Disp/CLK_DIV/count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y0    Disp/CLK_DIV/count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y1    Disp/CLK_DIV/count_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y0    Randn/random_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y0    Randn/random_reg[2]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y0    Disp/CLK_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y0    Disp/CLK_DIV/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y3    Disp/CLK_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y3    Disp/CLK_DIV/count_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y0    Randn/random_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y0    Randn/random_reg[2]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y0    Disp/CLK_DIV/count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y0    Disp/CLK_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y2    Disp/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y3    Disp/CLK_DIV/count_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y3    Disp/CLK_DIV/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.755ns  (logic 5.701ns (24.000%)  route 18.054ns (76.000%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT5=2 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 r  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 f  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 f  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.150     9.754 f  ACK/SSEG_OBUF[7]_inst_i_103/O
                         net (fo=9, routed)           1.332    11.086    ACK/SSEG_OBUF[7]_inst_i_103_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.326    11.412 f  ACK/SSEG_OBUF[7]_inst_i_121/O
                         net (fo=3, routed)           0.818    12.230    ACK/SSEG_OBUF[7]_inst_i_121_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    12.354 f  ACK/SSEG_OBUF[7]_inst_i_158/O
                         net (fo=1, routed)           0.647    13.001    ACK/SSEG_OBUF[7]_inst_i_158_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.125 r  ACK/SSEG_OBUF[7]_inst_i_85/O
                         net (fo=2, routed)           0.934    14.059    ACK/SSEG_OBUF[7]_inst_i_85_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I1_O)        0.124    14.183 f  ACK/SSEG_OBUF[7]_inst_i_37/O
                         net (fo=10, routed)          1.614    15.797    ACK/SSEG_OBUF[7]_inst_i_37_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.124    15.921 r  ACK/SSEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.939    16.860    ACK/SSEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    16.984 r  ACK/SSEG_OBUF[7]_inst_i_6/O
                         net (fo=8, routed)           0.857    17.840    ACK/SSEG_OBUF[7]_inst_i_6_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.964 r  ACK/SSEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.261    20.226    SSEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    23.755 r  SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.755    SSEG[6]
    W6                                                                r  SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.613ns  (logic 5.707ns (24.170%)  route 17.906ns (75.830%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT5=2 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 r  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 f  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 f  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.150     9.754 f  ACK/SSEG_OBUF[7]_inst_i_103/O
                         net (fo=9, routed)           1.332    11.086    ACK/SSEG_OBUF[7]_inst_i_103_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.326    11.412 f  ACK/SSEG_OBUF[7]_inst_i_121/O
                         net (fo=3, routed)           0.818    12.230    ACK/SSEG_OBUF[7]_inst_i_121_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.124    12.354 f  ACK/SSEG_OBUF[7]_inst_i_158/O
                         net (fo=1, routed)           0.647    13.001    ACK/SSEG_OBUF[7]_inst_i_158_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.125 r  ACK/SSEG_OBUF[7]_inst_i_85/O
                         net (fo=2, routed)           0.934    14.059    ACK/SSEG_OBUF[7]_inst_i_85_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I1_O)        0.124    14.183 f  ACK/SSEG_OBUF[7]_inst_i_37/O
                         net (fo=10, routed)          1.614    15.797    ACK/SSEG_OBUF[7]_inst_i_37_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.124    15.921 r  ACK/SSEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.939    16.860    ACK/SSEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    16.984 r  ACK/SSEG_OBUF[7]_inst_i_6/O
                         net (fo=8, routed)           0.855    17.838    ACK/SSEG_OBUF[7]_inst_i_6_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.962 r  ACK/SSEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.115    20.078    SSEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    23.613 r  SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.613    SSEG[5]
    U8                                                                r  SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.572ns  (logic 5.683ns (24.107%)  route 17.890ns (75.893%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.871    17.663    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.787 r  ACK/SSEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.275    20.062    SSEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.572 r  SSEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    23.572    SSEG[7]
    W7                                                                r  SSEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.567ns  (logic 5.708ns (24.219%)  route 17.859ns (75.781%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.858    17.650    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.774 r  ACK/SSEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257    20.031    SSEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.567 r  SSEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.567    SSEG[4]
    V8                                                                r  SSEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.370ns  (logic 5.692ns (24.356%)  route 17.678ns (75.644%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.856    17.648    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.772 r  ACK/SSEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.078    19.850    SSEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.370 r  SSEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.370    SSEG[3]
    U5                                                                r  SSEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.333ns  (logic 5.676ns (24.328%)  route 17.656ns (75.672%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.849    17.641    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.765 r  ACK/SSEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.063    19.828    SSEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    23.333 r  SSEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.333    SSEG[2]
    V5                                                                r  SSEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.328ns  (logic 5.703ns (24.449%)  route 17.624ns (75.551%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.016    17.808    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.932 r  ACK/SSEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864    19.796    SSEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.328 r  SSEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.328    SSEG[1]
    U7                                                                r  SSEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACK/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.309ns  (logic 5.670ns (24.323%)  route 17.640ns (75.677%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT5=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE                         0.000     0.000 r  ACK/Q_reg[3]/C
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ACK/Q_reg[3]/Q
                         net (fo=23, routed)          2.393     2.849    ACK/DISP_IN[3]
    SLICE_X54Y13         LUT5 (Prop_lut5_I3_O)        0.124     2.973 f  ACK/SSEG_OBUF[7]_inst_i_323/O
                         net (fo=1, routed)           0.670     3.644    ACK/SSEG_OBUF[7]_inst_i_323_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.768 r  ACK/SSEG_OBUF[7]_inst_i_178/O
                         net (fo=74, routed)          2.658     6.426    ACK/SSEG_OBUF[7]_inst_i_178_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  ACK/SSEG_OBUF[7]_inst_i_211/O
                         net (fo=4, routed)           0.949     7.499    ACK/SSEG_OBUF[7]_inst_i_211_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  ACK/SSEG_OBUF[7]_inst_i_111/O
                         net (fo=22, routed)          1.981     9.604    ACK/SSEG_OBUF[7]_inst_i_111_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.728 f  ACK/SSEG_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.264     9.992    ACK/SSEG_OBUF[7]_inst_i_233_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.116 r  ACK/SSEG_OBUF[7]_inst_i_129/O
                         net (fo=9, routed)           1.716    11.832    ACK/SSEG_OBUF[7]_inst_i_129_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.956 r  ACK/SSEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.789    12.745    ACK/SSEG_OBUF[7]_inst_i_78_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.869 f  ACK/SSEG_OBUF[7]_inst_i_34/O
                         net (fo=11, routed)          1.366    14.236    ACK/SSEG_OBUF[7]_inst_i_34_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I1_O)        0.148    14.384 r  ACK/SSEG_OBUF[7]_inst_i_38/O
                         net (fo=6, routed)           0.974    15.358    ACK/SSEG_OBUF[7]_inst_i_38_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.328    15.686 f  ACK/SSEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.982    16.668    ACK/SSEG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    16.792 r  ACK/SSEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.014    17.806    ACK/SSEG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.930 r  ACK/SSEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.881    19.812    SSEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    23.309 r  SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.309    SSEG[0]
    V7                                                                r  SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Shift/Q_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACK/Q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 5.618ns (59.533%)  route 3.819ns (40.467%))
  Logic Levels:           14  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE                         0.000     0.000 r  Shift/Q_reg[15]/C
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Shift/Q_reg[15]/Q
                         net (fo=5, routed)           1.049     1.468    Shift/B[3]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.299     1.767 r  Shift/OUT1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.767    Deco/S[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.317 r  Deco/OUT1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.317    Shift/CO[0]
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.588 r  Shift/Q0_carry_i_22/CO[0]
                         net (fo=2, routed)           0.483     3.070    Shift/Q0_carry_i_22_n_3
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     3.917 r  Shift/Q0_carry__0_i_4/O[1]
                         net (fo=1, routed)           0.499     4.416    Deco/O[0]
    SLICE_X48Y5          LUT2 (Prop_lut2_I1_O)        0.303     4.719 r  Deco/Q0_carry_i_14/O
                         net (fo=1, routed)           0.000     4.719    Deco/Q0_carry_i_14_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.120 r  Deco/Q0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.120    Shift/Q0_carry__0_i_1[0]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.342 r  Shift/Q0_carry__0_i_2/O[0]
                         net (fo=1, routed)           0.464     5.806    Deco/Q0_carry__0[0]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.481 r  Deco/Q0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    Shift/Q0_carry__1[0]
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  Shift/Q0_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.635     7.334    ACK/PCOUT[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     8.005 r  ACK/Q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.005    ACK/Q0_carry__1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.224 r  ACK/Q0_carry__2/O[0]
                         net (fo=1, routed)           0.690     8.915    ACK/OUT0[13]
    SLICE_X51Y10         LUT2 (Prop_lut2_I1_O)        0.295     9.210 r  ACK/Q0__27_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.210    ACK/Q0__27_carry__2_i_1_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.437 r  ACK/Q0__27_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.437    ACK/Q0__27_carry__2_n_6
    SLICE_X51Y10         FDRE                                         r  ACK/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Shift/Q_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACK/Q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 5.310ns (58.455%)  route 3.774ns (41.545%))
  Logic Levels:           13  (CARRY4=9 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE                         0.000     0.000 r  Shift/Q_reg[15]/C
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Shift/Q_reg[15]/Q
                         net (fo=5, routed)           1.049     1.468    Shift/B[3]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.299     1.767 r  Shift/OUT1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.767    Deco/S[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.317 r  Deco/OUT1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.317    Shift/CO[0]
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.588 r  Shift/Q0_carry_i_22/CO[0]
                         net (fo=2, routed)           0.483     3.070    Shift/Q0_carry_i_22_n_3
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     3.917 r  Shift/Q0_carry__0_i_4/O[1]
                         net (fo=1, routed)           0.499     4.416    Deco/O[0]
    SLICE_X48Y5          LUT2 (Prop_lut2_I1_O)        0.303     4.719 r  Deco/Q0_carry_i_14/O
                         net (fo=1, routed)           0.000     4.719    Deco/Q0_carry_i_14_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.120 r  Deco/Q0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.120    Shift/Q0_carry__0_i_1[0]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.342 r  Shift/Q0_carry__0_i_2/O[0]
                         net (fo=1, routed)           0.464     5.806    Deco/Q0_carry__0[0]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.481 r  Deco/Q0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    Shift/Q0_carry__1[0]
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.700 r  Shift/Q0_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.635     7.334    ACK/PCOUT[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     7.884 r  ACK/Q0_carry__1/O[3]
                         net (fo=2, routed)           0.646     8.530    ACK/OUT0[12]
    SLICE_X51Y10         LUT2 (Prop_lut2_I0_O)        0.307     8.837 r  ACK/Q0__27_carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.837    ACK/Q0__27_carry__2_i_2_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.084 r  ACK/Q0__27_carry__2/O[0]
                         net (fo=1, routed)           0.000     9.084    ACK/Q0__27_carry__2_n_7
    SLICE_X51Y10         FDRE                                         r  ACK/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_onehot_NS_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_onehot_PS_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.178ns (68.434%)  route 0.082ns (31.566%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          LDCE                         0.000     0.000 r  FSM/FSM_onehot_NS_reg[10]/G
    SLICE_X46Y2          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM/FSM_onehot_NS_reg[10]/Q
                         net (fo=1, routed)           0.082     0.260    FSM/NS[10]
    SLICE_X47Y2          FDRE                                         r  FSM/FSM_onehot_PS_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.601%)  route 0.135ns (51.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[3]/C
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM/FSM_onehot_PS_reg[3]/Q
                         net (fo=4, routed)           0.135     0.263    FSM/FSM_onehot_PS_reg_n_0_[3]
    SLICE_X46Y1          LDCE                                         r  FSM/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_NS_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[12]/C
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[12]/Q
                         net (fo=5, routed)           0.123     0.264    FSM/FSM_onehot_PS_reg_n_0_[12]
    SLICE_X44Y2          LDCE                                         r  FSM/FSM_onehot_NS_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.321%)  route 0.137ns (51.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=3, routed)           0.137     0.265    FSM/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X46Y3          LDCE                                         r  FSM/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          LDCE                         0.000     0.000 r  FSM/FSM_onehot_NS_reg[0]/G
    SLICE_X44Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.109     0.267    FSM/NS[0]
    SLICE_X45Y2          FDSE                                         r  FSM/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_NS_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_onehot_PS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          LDCE                         0.000     0.000 r  FSM/FSM_onehot_NS_reg[7]/G
    SLICE_X44Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM/FSM_onehot_NS_reg[7]/Q
                         net (fo=1, routed)           0.112     0.270    FSM/NS[7]
    SLICE_X45Y1          FDRE                                         r  FSM/FSM_onehot_PS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_NS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[6]/C
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[6]/Q
                         net (fo=3, routed)           0.140     0.281    FSM/FSM_onehot_PS_reg_n_0_[6]
    SLICE_X44Y1          LDCE                                         r  FSM/FSM_onehot_NS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_NS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.079%)  route 0.146ns (50.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[5]/C
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[5]/Q
                         net (fo=3, routed)           0.146     0.287    FSM/FSM_onehot_PS_reg_n_0_[5]
    SLICE_X44Y1          LDCE                                         r  FSM/FSM_onehot_NS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.178ns (61.167%)  route 0.113ns (38.833%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          LDCE                         0.000     0.000 r  FSM/FSM_onehot_NS_reg[2]/G
    SLICE_X46Y2          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM/FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.113     0.291    FSM/NS[2]
    SLICE_X47Y2          FDRE                                         r  FSM/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_NS_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.219%)  route 0.151ns (51.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[7]/C
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[7]/Q
                         net (fo=4, routed)           0.151     0.292    FSM/FSM_onehot_PS_reg_n_0_[7]
    SLICE_X44Y2          LDCE                                         r  FSM/FSM_onehot_NS_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Randn/RND_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.918ns  (logic 0.670ns (34.941%)  route 1.248ns (65.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[6]/Q
                         net (fo=4, routed)           1.248     6.859    Shift/Q_reg[3]_2[3]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.152     7.011 r  Shift/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     7.011    Shift/Q__0[3]
    SLICE_X51Y6          FDRE                                         r  Shift/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.800ns  (logic 0.642ns (35.670%)  route 1.158ns (64.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[4]/Q
                         net (fo=4, routed)           1.158     6.769    Shift/Q_reg[3]_2[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.124     6.893 r  Shift/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.893    Shift/Q__0[1]
    SLICE_X51Y6          FDRE                                         r  Shift/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.756ns  (logic 0.670ns (38.161%)  route 1.086ns (61.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           1.086     6.697    Shift/Q_reg[3]_2[2]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.152     6.849 r  Shift/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.849    Shift/Q__0[2]
    SLICE_X51Y6          FDRE                                         r  Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.633ns  (logic 0.672ns (41.161%)  route 0.961ns (58.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[4]/Q
                         net (fo=4, routed)           0.961     6.572    Shift/Q_reg[3]_2[1]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.154     6.726 r  Shift/Q[13]_i_1/O
                         net (fo=1, routed)           0.000     6.726    Shift/Q__0[13]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.627ns  (logic 0.668ns (41.048%)  route 0.959ns (58.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[6]/Q
                         net (fo=4, routed)           0.959     6.571    Shift/Q_reg[3]_2[3]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.150     6.721 r  Shift/Q[15]_i_1/O
                         net (fo=1, routed)           0.000     6.721    Shift/Q__0[15]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.624ns  (logic 0.642ns (39.524%)  route 0.982ns (60.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[0]/Q
                         net (fo=4, routed)           0.982     6.594    FSM/Q_reg[7][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  FSM/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.718    Shift/D[0]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.618ns  (logic 0.636ns (39.299%)  route 0.982ns (60.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[0]/Q
                         net (fo=4, routed)           0.982     6.594    FSM/Q_reg[7][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I0_O)        0.118     6.712 r  FSM/Q[8]_i_1/O
                         net (fo=1, routed)           0.000     6.712    Shift/D[4]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.607ns  (logic 0.668ns (41.555%)  route 0.939ns (58.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.939     6.551    FSM/Q_reg[7][2]
    SLICE_X51Y4          LUT4 (Prop_lut4_I1_O)        0.150     6.701 r  FSM/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.701    Shift/D[2]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.583ns  (logic 0.642ns (40.543%)  route 0.941ns (59.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.941     6.553    Shift/Q_reg[3]_2[2]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.677 r  Shift/Q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.677    Shift/Q__0[14]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.581ns  (logic 0.642ns (40.595%)  route 0.939ns (59.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.572     5.093    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.939     6.551    FSM/Q_reg[7][2]
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.675 r  FSM/Q[10]_i_1/O
                         net (fo=1, routed)           0.000     6.675    Shift/D[6]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Randn/RND_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.695%)  route 0.259ns (55.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[4]/Q
                         net (fo=4, routed)           0.259     1.873    FSM/Q_reg[7][1]
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  FSM/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.918    Shift/D[1]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.695%)  route 0.259ns (55.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[4]/Q
                         net (fo=4, routed)           0.259     1.873    FSM/Q_reg[7][1]
    SLICE_X51Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.918 r  FSM/Q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.918    Shift/D[5]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.209ns (40.479%)  route 0.307ns (59.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[6]/Q
                         net (fo=4, routed)           0.307     1.921    FSM/Q_reg[7][3]
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  FSM/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.966    Shift/D[7]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.209ns (40.479%)  route 0.307ns (59.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[6]/Q
                         net (fo=4, routed)           0.307     1.921    FSM/Q_reg[7][3]
    SLICE_X51Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.966 r  FSM/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.966    Shift/D[3]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.209ns (39.337%)  route 0.322ns (60.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[0]/Q
                         net (fo=4, routed)           0.322     1.936    Shift/Q_reg[3]_2[0]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.981 r  Shift/Q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.981    Shift/Q__0[12]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.206ns (38.686%)  route 0.326ns (61.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.326     1.941    FSM/Q_reg[7][2]
    SLICE_X51Y4          LUT4 (Prop_lut4_I1_O)        0.042     1.983 r  FSM/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.983    Shift/D[2]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.209ns (39.029%)  route 0.326ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.326     1.941    FSM/Q_reg[7][2]
    SLICE_X51Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.986 r  FSM/Q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.986    Shift/D[6]
    SLICE_X51Y4          FDRE                                         r  Shift/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.207ns (38.594%)  route 0.329ns (61.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[6]/Q
                         net (fo=4, routed)           0.329     1.943    Shift/Q_reg[3]_2[3]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.043     1.986 r  Shift/Q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.986    Shift/Q__0[15]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.884%)  route 0.328ns (61.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[5]/Q
                         net (fo=4, routed)           0.328     1.943    Shift/Q_reg[3]_2[2]
    SLICE_X51Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.988 r  Shift/Q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Shift/Q__0[14]
    SLICE_X51Y3          FDRE                                         r  Shift/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Randn/RND_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Shift/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.209ns (38.795%)  route 0.330ns (61.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.450    Randn/CLK
    SLICE_X52Y1          FDRE                                         r  Randn/RND_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  Randn/RND_reg[0]/Q
                         net (fo=4, routed)           0.330     1.944    Shift/Q_reg[3]_2[0]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.989 r  Shift/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    Shift/Q__0[0]
    SLICE_X51Y6          FDRE                                         r  Shift/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------





