/mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/yosys yosys_rewrite_0.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+11 (git sha1 0200a7680, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `yosys_rewrite_0.ys' --

1. Executing Verilog-2005 frontend: ./benchmark/mesh_1x2.v
Parsing Verilog input from `./benchmark/mesh_1x2.v' to AST representation.
Generating RTLIL representation for module `\mesh_1x2'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v
Parsing Verilog input from `/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v' to AST representation.
Generating RTLIL representation for module `\router_asc'.
/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:76: Warning: Range [2:2] select out of bounds on signal `\router_address': Setting 1 LSB bits to undef.
/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:76: Warning: Range select out of bounds on signal `\router_address': Setting result bit to undef.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mesh_1x2

3.2. Analyzing design hierarchy..
Top module:  \mesh_1x2
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.
Cleaned up 1 empty switch.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\router_asc.\channel_out_op_1' using process `\router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.
  created $dff cell `$procdff$6' with positive edge clock.
Creating register for signal `\router_asc.\flow_ctrl_out_ip_1' using process `\router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.
  created $dff cell `$procdff$7' with positive edge clock.
Creating register for signal `\router_asc.\error_1' using process `\router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.
  created $dff cell `$procdff$8' with positive edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `router_asc.$proc$/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/benchmark-files/dummy_router_slice.v:68$2'.
Cleaned up 0 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

5. Executing TECHMAP pass (map to technology primitives).

5.1. Executing Verilog-2005 frontend: /mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v
Parsing Verilog input from `/mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

6. Executing FLATTEN pass (flatten design).

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module mesh_1x2...
Found and reported 0 problems.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesh_1x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesh_1x2.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing FSM pass (extract and optimize FSM).

11.1. Executing FSM_DETECT pass (finding FSMs in design).

11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesh_1x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesh_1x2.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

12.9. Finished OPT passes. (There is nothing left to do.)

13. Executing WREDUCE pass (reducing word size of cells).

14. Executing PEEPOPT pass (run peephole optimizers).

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesh_1x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesh_1x2.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

16.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

16.9. Finished OPT passes. (There is nothing left to do.)

17. Executing MEMORY pass.

17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

19.3. Executing OPT_DFF pass (perform DFF optimizations).

19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

19.5. Finished fast OPT passes.

20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

21. Executing OPT pass (performing simple optimizations).

21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesh_1x2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesh_1x2.
Performed a total of 0 changes.

21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

21.6. Executing OPT_SHARE pass.

21.7. Executing OPT_DFF pass (perform DFF optimizations).

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..

21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.

21.10. Finished OPT passes. (There is nothing left to do.)

22. Executing TECHMAP pass (map to technology primitives).

22.1. Executing Verilog-2005 frontend: /mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/mnt/vault1/mfaroo19/OpenFPGA/build/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~225 debug messages>

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesh_1x2.
<suppressed ~5 debug messages>

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesh_1x2'.
Removed a total of 0 cells.

23.3. Executing OPT_DFF pass (perform DFF optimizations).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..
Removed 2 unused cells and 30 unused wires.
<suppressed ~3 debug messages>

23.5. Finished fast OPT passes.

24. Executing ABC pass (technology mapping using ABC).

24.1. Extracting gate netlist of module `\mesh_1x2' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

24.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

25. Executing SYNTH pass.

25.1. Executing HIERARCHY pass (managing design hierarchy).

25.1.1. Analyzing design hierarchy..
Top module:  \mesh_1x2

25.1.2. Analyzing design hierarchy..
Top module:  \mesh_1x2
Removed 0 unused modules.

25.2. Printing statistics.

=== mesh_1x2 ===

   Number of wires:                 13
   Number of wire bits:            709
   Number of public wires:          10
   Number of public wire bits:     706
   Number of ports:                 10
   Number of port bits:            706
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $lut                            1
     router_asc                      1

25.3. Executing CHECK pass (checking for obvious problems).
Checking module mesh_1x2...
Found and reported 0 problems.

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesh_1x2..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

27. Executing BLIF backend.

28. Executing Verilog backend.

28.1. Executing BMUXMAP pass.

28.2. Executing DEMUXMAP pass.
Dumping module `\mesh_1x2'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 4945a6baf7, CPU: user 0.03s system 0.01s, MEM: 23.00 MB peak
Yosys 0.46+11 (git sha1 0200a7680, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 60% 1x abc (0 sec), 9% 14x opt_clean (0 sec), ...
0