#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Feb 27 15:55:29 2017
# Process ID: 2644
# Log file: C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/planAhead_run_1/planAhead.log
# Journal file: C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/pa.fromHdl.tcl}
# create_project -name UART_Tx -dir "C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "uart_tx.ucf" [current_fileset -constrset]
Adding file 'C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {convert_to_baud.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top uart_tx $srcset
# add_files [list {uart_tx.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/convert_to_baud.v" into library work
Analyzing Verilog file "C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.ucf]
Finished Parsing UCF File [C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c8799e08
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 488.555 ; gain = 59.340
update_compile_order -fileset sim_1
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/convert_to_baud.v" into library work
Analyzing Verilog file "C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.ucf]
Finished Parsing UCF File [C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx/uart_tx.ucf]
startgroup
set_property package_pin C9 [get_ports clk_50M]
endgroup
startgroup
set_property package_pin L13 [get_ports rst]
endgroup
startgroup
set_property package_pin M13 [get_ports tx]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/edlab/Desktop/EDM14B009_10/Session 7/UART_Tx\planAhead_pid2644.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 27 15:57:31 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
