#pragma region License
/*
 * This file is part of the Boomerang Decompiler.
 *
 * See the file "LICENSE.TERMS" for information on usage and
 * redistribution of this file, and for a DISCLAIMER OF ALL
 * WARRANTIES.
 */
#pragma endregion License
#include "SPARCFrontEnd.h"

#include "boomerang/core/Project.h"
#include "boomerang/core/Settings.h"
#include "boomerang/db/BasicBlock.h"
#include "boomerang/db/Prog.h"
#include "boomerang/db/binary/BinaryFile.h"
#include "boomerang/db/binary/BinaryImage.h"
#include "boomerang/db/binary/BinarySymbol.h"
#include "boomerang/db/binary/BinarySymbolTable.h"
#include "boomerang/db/proc/ProcCFG.h"
#include "boomerang/db/proc/UserProc.h"
#include "boomerang/db/signature/Signature.h"
#include "boomerang/decomp/IndirectJumpAnalyzer.h"
#include "boomerang/frontend/NJMCDecoder.h"
#include "boomerang/ssl/RTL.h"
#include "boomerang/ssl/Register.h"
#include "boomerang/ssl/exp/Binary.h"
#include "boomerang/ssl/exp/Const.h"
#include "boomerang/ssl/exp/Location.h"
#include "boomerang/ssl/exp/Terminal.h"
#include "boomerang/ssl/statements/CallStatement.h"
#include "boomerang/ssl/statements/CaseStatement.h"
#include "boomerang/ssl/statements/ReturnStatement.h"
#include "boomerang/ssl/type/FloatType.h"
#include "boomerang/ssl/type/IntegerType.h"
#include "boomerang/util/log/Log.h"

#include <cassert>
#include <cstring>
#include <iomanip>
#include <sstream>


bool SPARCFrontEnd::canOptimizeDelayCopy(Address src, Address dest, ptrdiff_t delta,
                                         Interval<Address> textLimit) const
{
    // Check that the destination is within the main test section; may not be when we speculatively
    // decode junk
    if (!textLimit.contains(dest - 4)) {
        return false;
    }

    const DWord delay_inst       = *reinterpret_cast<const DWord *>(src.value() + 4 + delta);
    const DWord inst_before_dest = *reinterpret_cast<const DWord *>(dest.value() - 4 + delta);

    return delay_inst == inst_before_dest;
}


BasicBlock *SPARCFrontEnd::optimizeCallReturn(CallStatement *call, const RTL *rtl, const RTL *delay,
                                              UserProc *proc)
{
    if (call->isReturnAfterCall()) {
        // The only RTL in the basic block is a ReturnStatement
        std::list<Statement *> *ls = new std::list<Statement *>;

        // If the delay slot is a single assignment to %o7, we want to see the semantics for it, so
        // that preservation or otherwise of %o7 is correct
        if (delay && (delay->size() == 1) && delay->front()->isAssign() &&
            static_cast<Assign *>(delay->front())->getLeft()->isRegN(REG_SPARC_O7)) {
            ls->push_back(delay->front()->clone());
        }

        ls->push_back(new ReturnStatement);

        // Constuct the RTLs for the new basic block
        std::unique_ptr<RTLList> rtls(new RTLList);
        BasicBlock *returnBB = createReturnBlock(
            proc, std::move(rtls), std::unique_ptr<RTL>(new RTL(rtl->getAddress() + 1, ls)));
        return returnBB;
    }
    else {
        // May want to put code here that checks whether or not the delay instruction redefines %o7
        return nullptr;
    }
}


void SPARCFrontEnd::createJumpToAddress(Address dest, BasicBlock *&newBB, ProcCFG *cfg,
                                        TargetQueue &tq, Interval<Address> textLimit)
{
    if (!textLimit.contains(dest)) {
        LOG_ERROR("Branch to address %1 is beyond section limits", dest);
        return;
    }
    else if (newBB == nullptr) {
        return;
    }

    tq.visit(cfg, dest, newBB);
    cfg->addEdge(newBB, dest);
}


void SPARCFrontEnd::createCallToAddress(Address dest, Address address, BasicBlock *callBB,
                                        ProcCFG *cfg, int offset /* = 0*/)
{
    if (callBB == nullptr) {
        return;
    }

    const Prog *prog = cfg->getProc()->getProg();

    // If the destination address is the same as this very instruction,
    // we have a call with iDisp30 == 0. Don't treat this as the start of a real procedure.
    if (dest != address && prog->getFunctionByAddr(dest) == nullptr) {
        // We don't want to call prog.visitProc just yet, in case this is a speculative decode that
        // failed. Instead, we use the set of CallStatements (not in this procedure) that is needed
        // by CSR
        if (m_program->getProject()->getSettings()->traceDecoder) {
            LOG_VERBOSE("p%1", dest);
        }
    }

    // Add the out edge if required
    if (offset != 0) {
        cfg->addEdge(callBB, address + offset);
    }
}


void SPARCFrontEnd::case_unhandled_stub(Address addr)
{
    LOG_ERROR("Unhandled DCTI couple at address %1", addr);
}


bool SPARCFrontEnd::case_CALL(Address &address, DecodeResult &inst, DecodeResult &delayInst,
                              std::unique_ptr<RTLList> BB_rtls, UserProc *proc,
                              std::list<CallStatement *> &callList, bool isPattern /* = false*/)
{
    // Aliases for the call and delay RTLs
    CallStatement *callStmt = static_cast<CallStatement *>(inst.rtl->back());
    RTL *delayRTL           = delayInst.rtl.get();

    // Emit the delay instruction, unless the delay instruction is a nop, or we have a pattern, or
    // are followed by a restore
    if (delayInst.type != NOP && !callStmt->isReturnAfterCall()) {
        delayRTL->setAddress(address);
        BB_rtls->push_back(std::move(delayInst.rtl));
    }

    // Get the new return basic block for the special case where the delay instruction is a restore
    BasicBlock *returnBB = optimizeCallReturn(callStmt, inst.rtl.get(), delayRTL, proc);

    int disp30 = (callStmt->getFixedDest().value() - address.value()) >> 2;

    // Don't test for small offsets if part of a move_call_move pattern.
    // These patterns assign to %o7 in the delay slot, and so can't possibly be used to copy %pc to
    // %o7 Similarly if followed by a restore
    if (!isPattern && (returnBB == nullptr) && ((disp30 == 2) || (disp30 == 3))) {
        // This is the idiomatic case where the destination is 1 or 2 instructions after the delayed
        // instruction. Only emit the side effect of the call (%o7 := %pc) in this case.  Note that
        // the side effect occurs before the delay slot instruction (which may use the value of %o7)
        emitCopyPC(*BB_rtls, address);
        address += disp30 << 2;
        return true;
    }
    else {
        assert(disp30 != 1);

        // First check for helper functions
        Address dest             = callStmt->getFixedDest();
        const BinarySymbol *symb = m_program->getBinaryFile()->getSymbols()->findSymbolByAddress(
            dest);

        // Special check for calls to weird PLT entries which don't have symbols
        if ((symb && symb->isImportedFunction()) && (m_program->getSymbolNameByAddr(dest) == "")) {
            // This is one of those. Flag this as an invalid instruction
            inst.valid = false;
        }

        if (isHelperFunc(dest, address, *BB_rtls)) {
            address += 8; // Skip call, delay slot
            return true;
        }

        // Emit the call
        RTL *rtl = inst.rtl.get();
        BB_rtls->push_back(std::move(inst.rtl));

        // End the current basic block
        ProcCFG *cfg       = proc->getCFG();
        BasicBlock *callBB = cfg->createBB(BBType::Call, std::move(BB_rtls));

        if (callBB == nullptr) {
            return false;
        }

        // Add this call site to the set of call sites which need to be analysed later.
        // This set will be used later to call prog.visitProc (so the proc will get decoded)
        callList.push_back(static_cast<CallStatement *>(rtl->back()));

        if (returnBB) {
            // Handle the call but don't add any outedges from it just yet.
            createCallToAddress(callStmt->getFixedDest(), address, callBB, cfg);

            // Now add the out edge
            cfg->addEdge(callBB, returnBB);

            address += inst.numBytes; // For coverage
            // This is a CTI block that doesn't fall through and so must
            // stop sequentially decoding
            return false;
        }
        else {
            // Else no restore after this call.  An outedge may be added to the lexical successor of
            // the call which will be 8 bytes ahead or in the case where the callee returns a
            // struct, 12 bytes ahead. But the problem is: how do you know this function returns a
            // struct at decode time? If forceOutEdge is set, set offset to 0 and no out-edge will
            // be added yet
            // MVE: FIXME!
            int offset = !inst.forceOutEdge.isZero() ? 0 : /*call_stmt->returnsStruct()?12:8*/ 8;
            bool ret   = true;

            // Check for _exit; probably should check for other "never return" functions
            QString name = m_program->getSymbolNameByAddr(dest);

            if (name == "_exit") {
                // Don't keep decoding after this call
                ret = false;
                // Also don't add an out-edge; setting offset to 0 will do this
                offset = 0;
                // But we have already set the number of out-edges to 1
                callBB->setType(BBType::Call);
            }

            // Handle the call (register the destination as a proc) and possibly set the outedge.
            createCallToAddress(dest, address, callBB, cfg, offset);

            if (!inst.forceOutEdge.isZero()) {
                // There is no need to force a goto to the new out-edge, since we will continue
                // decoding from there. If other edges exist to the outedge, they will generate the
                // required label
                cfg->addEdge(callBB, inst.forceOutEdge);
                address = inst.forceOutEdge;
            }
            else {
                // Continue decoding from the lexical successor
                address += offset;
            }

            return ret;
        }
    }
}


void SPARCFrontEnd::case_SD(Address &pc, ptrdiff_t delta, Interval<Address> textLimit,
                            DecodeResult &inst, DecodeResult &delay_inst,
                            std::unique_ptr<RTLList> BB_rtls, ProcCFG *cfg, TargetQueue &tq)
{
    // Aliases for the SD and delay RTLs
    GotoStatement *SD_stmt = static_cast<GotoStatement *>(inst.rtl->back());
    RTL *delay_rtl         = delay_inst.rtl.get();

    // Try the "delay instruction has been copied" optimisation,
    // emitting the delay instruction now if the optimisation won't apply
    if (delay_inst.type != NOP) {
        if (canOptimizeDelayCopy(pc, SD_stmt->getFixedDest(), delta, textLimit)) {
            SD_stmt->adjustFixedDest(-4);
        }
        else {
            // Move the delay instruction before the SD. Must update the address in case there is a
            // branch to the SD
            delay_rtl->setAddress(pc);
            BB_rtls->push_back(std::move(delay_inst.rtl));
        }
    }

    // Update the address (for coverage)
    pc += 2 * inst.numBytes;

    // Add the SD
    BB_rtls->push_back(std::move(inst.rtl));

    // Add the one-way branch BB
    BasicBlock *newBB = cfg->createBB(BBType::Oneway, std::move(BB_rtls));

    if (newBB != nullptr) {
        // Visit the destination, and add the out-edge
        Address jumpDest = SD_stmt->getFixedDest();
        createJumpToAddress(jumpDest, newBB, cfg, tq, textLimit);
    }
}


bool SPARCFrontEnd::case_DD(Address &address, ptrdiff_t, DecodeResult &inst,
                            DecodeResult &delay_inst, std::unique_ptr<RTLList> BB_rtls,
                            TargetQueue &, UserProc *proc, std::list<CallStatement *> &callList)
{
    ProcCFG *cfg  = proc->getCFG();
    RTL *rtl      = inst.rtl.get();
    RTL *delayRTL = delay_inst.rtl.get();

    if (delay_inst.type != NOP) {
        // Emit the delayed instruction, unless a NOP
        delayRTL->setAddress(address);
        BB_rtls->push_back(std::move(delay_inst.rtl));
    }

    // Set address past this instruction and delay slot (may be changed later).  This in so that we
    // cover the jmp/call and delay slot instruction, in case we return false
    address += 8;

    BasicBlock *newBB;
    bool isRetOrCase    = false;
    Statement *lastStmt = rtl->back();

    switch (lastStmt->getKind()) {
    case StmtType::Call:
        // Will be a computed call
        BB_rtls->push_back(std::move(inst.rtl));
        newBB = cfg->createBB(BBType::CompCall, std::move(BB_rtls));
        break;

    case StmtType::Ret:
        newBB       = createReturnBlock(proc, std::move(BB_rtls), std::move(inst.rtl));
        isRetOrCase = true;
        break;

    case StmtType::Case: {
        BB_rtls->push_back(std::move(inst.rtl));
        newBB              = cfg->createBB(BBType::CompJump, std::move(BB_rtls));
        BB_rtls            = nullptr;
        isRetOrCase        = true;
        SharedExp jumpDest = static_cast<CaseStatement *>(lastStmt)->getDest();

        if (jumpDest == nullptr) { // Happens if already analysed (we are now redecoding)
            // SWITCH_INFO* psi = ((CaseStatement*)lastStmt)->getSwitchInfo();
            // processSwitch will update the BB type and number of outedges, decode arms, set out
            // edges, etc
            IndirectJumpAnalyzer().processSwitch(newBB, proc);
        }

        break;
    }

    default: newBB = nullptr; break;
    }

    if (newBB == nullptr) {
        return false;
    }

    Statement *last = newBB->getLastRTL()->back();

    // Do extra processing for for special types of DD
    if (last->getKind() == StmtType::Call) {
        // Attempt to add a return BB if the delay instruction is a RESTORE
        CallStatement *call_stmt = static_cast<CallStatement *>(last);
        BasicBlock *returnBB     = optimizeCallReturn(call_stmt, rtl, delayRTL, proc);

        if (returnBB != nullptr) {
            cfg->addEdge(newBB, returnBB);

            // We have to set the epilogue for the enclosing procedure (all proc's must have an
            // epilogue) and remove the RESTORE in the delay slot that has just been pushed to the
            // list of RTLs proc->setEpilogue(new CalleeEpilogue("__dummy",std::list<QString>()));
            // Set the return location; this is now always %o0
            // setReturnLocations(proc->getEpilogue(), 8 /* %o0 */);
            newBB->removeRTL(delayRTL);

            // Add this call to the list of calls to analyse. We won't be able to analyse its
            // callee(s), of course.
            callList.push_back(call_stmt);

            return false;
        }
        else {
            // Instead, add the standard out edge to original address+8 (now just address)
            cfg->addEdge(newBB, address);
        }

        // Add this call to the list of calls to analyse. We won't be able to analyse its callee(s),
        // of course.
        callList.push_back(call_stmt);
    }

    // Set the address of the lexical successor of the call that is to be decoded next and create a
    // new list of RTLs for the next basic block.
    assert(BB_rtls == nullptr);
    return !isRetOrCase;
}


bool SPARCFrontEnd::case_SCD(Address &address, ptrdiff_t delta, Interval<Address> textLimit,
                             DecodeResult &inst, DecodeResult &delay_inst,
                             std::unique_ptr<RTLList> BB_rtls, ProcCFG *cfg, TargetQueue &tq)
{
    GotoStatement *jumpStmt = static_cast<GotoStatement *>(inst.rtl->back());
    Address jumpDest        = jumpStmt->getFixedDest();

    // Assume that if we find a call in the delay slot, it's actually a pattern such as
    // move/call/move MVE: Check this! Only needed for HP PA/RISC
    bool delayPattern = delay_inst.rtl->isCall();

    if (delayPattern) {
        // Just emit the branch, and decode the instruction immediately following next.
        // Assumes the first instruction of the pattern is not used in the true leg
        BB_rtls->push_back(std::move(inst.rtl));
        BasicBlock *newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));

        if (newBB == nullptr) {
            return false;
        }

        createJumpToAddress(jumpDest, newBB, cfg, tq, textLimit);
        // Add the "false" leg
        cfg->addEdge(newBB, address + inst.numBytes);
        address += inst.numBytes; // Skip the SCD only
        // Start a new list of RTLs for the next BB
        BB_rtls = nullptr;
        LOG_WARN("Instruction at address %1 not copied to true leg of preceding branch", address);
        return true;
    }

    // If delay_insn decoded to empty list ( NOP) or if it isn't a flag assign => Put delay inst
    // first
    if (delay_inst.rtl->empty() || !delay_inst.rtl->back()->isFlagAssign()) {
        if (delay_inst.type != NOP) {
            // Emit delay instr
            // This is in case we have an in-edge to the branch. If the BB is split, we want the
            // split to happen here, so this delay instruction is active on this path
            delay_inst.rtl->setAddress(address);

            BB_rtls->push_back(std::move(delay_inst.rtl));
        }

        // Now emit the branch
        BB_rtls->push_back(std::move(inst.rtl));
        BasicBlock *newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));

        if (newBB == nullptr) {
            return false;
        }

        createJumpToAddress(jumpDest, newBB, cfg, tq, textLimit);
        // Add the "false" leg; skips the NCT
        cfg->addEdge(newBB, address + 8);
        // Skip the NCT/NOP instruction
        address += 8;
    }
    else if (canOptimizeDelayCopy(address, jumpDest, delta, textLimit)) {
        // We can just branch to the instr before jumpDest. Adjust the destination of the branch
        jumpStmt->adjustFixedDest(-4);
        // Now emit the branch
        BB_rtls->push_back(std::move(inst.rtl));
        BasicBlock *newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));
        assert(newBB);

        createJumpToAddress(jumpDest - 4, newBB, cfg, tq, textLimit);
        // Add the "false" leg: point to the delay inst
        cfg->addEdge(newBB, address + 4);
        address += 4; // Skip branch but not delay
    }
    else { // The CCs are affected, and we can't use the copy delay slot trick
        // SCD, must copy delay instr to orphan
        // Copy the delay instruction to the dest of the branch, as an orphan. First add the branch.
        BB_rtls->push_back(std::move(inst.rtl));
        // Make a BB for the current list of RTLs. We want to do this first, else ordering can go
        // silly
        BasicBlock *newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));
        assert(newBB);

        // Visit the target of the branch
        tq.visit(cfg, jumpDest, newBB);
        std::unique_ptr<RTLList> orphanBBRTLs(new RTLList);

        // Change the address to 0, since this code has no source address (else we may branch to
        // here when we want to branch to the real BB with this instruction). Note that you can't
        // use an address that is a fixed function of the destination addr, because there can be
        // several jumps to the same destination that all require an orphan. The instruction in the
        // orphan will often but not necessarily be the same, so we can't use the same orphan BB.
        // newBB knows to consider BBs with address 0 as being in the map, so several BBs can exist
        // with address 0
        delay_inst.rtl->setAddress(Address::ZERO);
        orphanBBRTLs->push_back(std::move(delay_inst.rtl));


        // Add a branch from the orphan instruction to the dest of the branch. Again, we can't even
        // give the jumps a special address like 1, since then the BB would have this lowAddr.
        std::unique_ptr<RTL> gl(new RTL(Address::ZERO, { new GotoStatement(jumpDest) }));
        orphanBBRTLs->push_back(std::move(gl));
        BasicBlock *orphanBB = cfg->createBB(BBType::Oneway, std::move(orphanBBRTLs));

        // Add an out edge from the orphan as well
        cfg->addEdge(orphanBB, jumpDest);

        // Add an out edge from the current RTL to the orphan. Put a label at the orphan
        cfg->addEdge(newBB, orphanBB);

        // Add the "false" leg to the NCT
        cfg->addEdge(newBB, address + 4);
        // Don't skip the delay instruction, so it will be decoded next.
        address += 4;
    }

    // Start a new list of RTLs for the next BB
    BB_rtls = nullptr;
    return true;
}


bool SPARCFrontEnd::case_SCDAN(Address &address, ptrdiff_t delta, Interval<Address> textLimit,
                               DecodeResult &inst, DecodeResult &delayInst,
                               std::unique_ptr<RTLList> BB_rtls, ProcCFG *cfg, TargetQueue &tq)
{
    // We may have to move the delay instruction to an orphan BB, which then branches to the target
    // of the jump. Instead of moving the delay instruction to an orphan BB, we may have a duplicate
    // of the delay instruction just before the target; if so, we can branch to that and not need
    // the orphan. We do just a binary comparison; that may fail to make this optimisation if the
    // instr has relative fields.
    GotoStatement *jumpStmt = static_cast<GotoStatement *>(inst.rtl->back());
    Address jumpDest        = jumpStmt->getFixedDest();
    BasicBlock *newBB       = nullptr;

    if (canOptimizeDelayCopy(address, jumpDest, delta, textLimit)) {
        // Adjust the destination of the branch
        jumpStmt->adjustFixedDest(-4);
        // Now emit the branch
        BB_rtls->push_back(std::move(inst.rtl));
        newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));
        assert(newBB);

        createJumpToAddress(jumpDest - 4, newBB, cfg, tq, textLimit);
    }
    else { // SCDAN; must move delay instr to orphan. Assume it's not a NOP (though if it is, no
           // harm done)
        // Move the delay instruction to the dest of the branch, as an orphan. First add the branch.
        BB_rtls->push_back(std::move(inst.rtl));

        // Make a BB for the current list of RTLs.  We want to do this first, else ordering can go
        // silly
        newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));
        assert(newBB);

        // Visit the target of the branch
        tq.visit(cfg, jumpDest, newBB);

        std::unique_ptr<RTLList> orphanRTLs(new RTLList);
        // Change the address to 0, since this code has no source address (else we may branch to
        // here when we want to branch to the real BB with this instruction).
        delayInst.rtl->setAddress(Address::ZERO);
        orphanRTLs->push_back(std::move(delayInst.rtl));

        // Add a branch from the orphan instruction to the dest of the branch
        std::unique_ptr<RTL> gl(new RTL(Address::ZERO, { new GotoStatement(jumpDest) }));
        orphanRTLs->push_back(std::move(gl));
        BasicBlock *orphanBB = cfg->createBB(BBType::Oneway, std::move(orphanRTLs));

        // Add an out edge from the orphan as well. Set a label there.
        cfg->addEdge(orphanBB, jumpDest);

        // Add an out edge from the current RTL to
        // the orphan. Set a label there.
        cfg->addEdge(newBB, orphanBB);
    }

    // Both cases (orphan or not)
    // Add the "false" leg: point past delay inst. Set a label there (see below)
    cfg->addEdge(newBB, address + 8);

    // Could need a jump to the following BB, e.g. if jumpDest is the delay slot instruction itself!
    // e.g. beq,a $+8

    address += 8; // Skip branch and delay
    return true;
}


bool SPARCFrontEnd::processProc(UserProc *proc, Address pc)
{
    // Declare an object to manage the queue of targets not yet processed yet.
    // This has to be individual to the procedure! (so not a global)
    TargetQueue _targetQueue(m_program->getProject()->getSettings()->traceDecoder);

    // Similarly, we have a set of CallStatement pointers. These may be
    // disregarded if this is a speculative decode that fails (i.e. an illegal
    // instruction is found). If not, this set will be used to add to the set
    // of calls to be analysed in the cfg, and also to call prog.visitProc()
    std::list<CallStatement *> callList;

    // Indicates whether or not the next instruction to be decoded is the
    // lexical successor of the current one. Will be true for all NCTs and for
    // CTIs with a fall through branch.
    bool sequentialDecode = true;

    // The control flow graph of the current procedure
    ProcCFG *cfg = proc->getCFG();
    assert(cfg);

    // Initialise the queue of control flow targets that have yet to be decoded.
    _targetQueue.initial(pc);

    // Get the next address from which to continue decoding and go from
    // there. Exit the loop if there are no more addresses or they all
    // correspond to locations that have been decoded.
    while ((pc = _targetQueue.getNextAddress(*cfg)) != Address::INVALID) {
        // The list of RTLs for the current basic block
        std::unique_ptr<RTLList> BB_rtls(new RTLList);
        DecodeResult inst;

        // Keep decoding sequentially until a CTI
        // without a fall through branch is decoded
        while (sequentialDecode) {
            // Decode and classify the current source instruction
            if (m_program->getProject()->getSettings()->traceDecoder) {
                LOG_MSG("*%1", pc);
            }

            // Check if this is an already decoded jump instruction (from a previous pass with
            // propagation etc) If so, we don't need to decode this instruction
            std::map<Address, RTL *>::iterator ff = m_previouslyDecoded.find(pc);

            if (ff != m_previouslyDecoded.end()) {
                inst.rtl.reset(ff->second);
                inst.valid = true;
                inst.type  = DD; // E.g. decode the delay slot instruction
            }
            else if (!decodeSingleInstruction(pc, inst)) {
                warnInvalidInstruction(pc);
                sequentialDecode = false;
                continue;
            }

            // Display RTL representation if asked
            if (m_program->getProject()->getSettings()->printRTLs) {
                QString tgt;
                OStream st(&tgt);
                inst.rtl->print(st);
                LOG_MSG(tgt);
            }

            assert(inst.numBytes == 4); // all instructions have the same length

            // Need to construct a new list of RTLs if a basic block has just been finished but
            // decoding is continuing from its lexical successor
            if (BB_rtls == nullptr) {
                BB_rtls.reset(new RTLList);
            }

            // Define aliases to the RTLs so that they can be treated as a high level types where
            // appropriate.
            RTL *rtl                = inst.rtl.get();
            GotoStatement *jumpStmt = nullptr;
            Statement *last         = nullptr;

            if (!rtl->empty()) {
                last     = rtl->back();
                jumpStmt = static_cast<GotoStatement *>(last);
            }

            switch (inst.type) {
            case NCT: {
                // Ret/restore epilogues are handled as ordinary RTLs now
                if (last->getKind() == StmtType::Ret) {
                    sequentialDecode = false;
                }
            }
                // fallthrough

            case NOP: {
                // Always put the NOP into the BB. It may be needed if it is the
                // the destinsation of a branch. Even if not the start of a BB,
                // some other branch may be discovered to it later.
                BB_rtls->push_back(std::move(inst.rtl));
                pc += inst.numBytes;
                break;
            }

            case SKIP: {
                // We can't simply ignore the skipped delay instruction as there
                // will most likely be a branch to it so we simply set the jump
                // to go to one past the skipped instruction.
                jumpStmt->setDest(pc + 2 * inst.numBytes);
                BB_rtls->push_back(std::move(inst.rtl));
                BasicBlock *newBB = cfg->createBB(BBType::Oneway, std::move(BB_rtls));
                assert(newBB);

                createJumpToAddress(pc + 2 * inst.numBytes, newBB, cfg, _targetQueue,
                                    m_program->getBinaryFile()->getImage()->getLimitText());

                // There is no fall through branch.
                sequentialDecode = false;
                break;
            }

            case SU: {
                // Ordinary, non-delay branch.
                BB_rtls->push_back(std::move(inst.rtl));

                BasicBlock *newBB = cfg->createBB(BBType::Oneway, std::move(BB_rtls));
                assert(newBB);
                createJumpToAddress(jumpStmt->getFixedDest(), newBB, cfg, _targetQueue,
                                    m_program->getBinaryFile()->getImage()->getLimitText());

                // There is no fall through branch.
                sequentialDecode = false;
                break;
            }

            case SD: {
                // This includes "call" and "ba". If a "call", it might be a move_call_move idiom,
                // or a call to .stret4
                DecodeResult delayInst;
                if (!decodeSingleInstruction(pc + inst.numBytes, delayInst)) {
                    warnInvalidInstruction(pc + inst.numBytes);
                    sequentialDecode = false;
                    continue;
                }

                if (m_program->getProject()->getSettings()->traceDecoder) {
                    LOG_MSG("*%1", pc + 4);
                }

                if (last->getKind() == StmtType::Call) {
                    // Check the delay slot of this call. First case of interest is when the
                    // instruction is a restore, e.g.
                    // 142c8:  40 00 5b 91          call exit
                    // 142cc:  91 e8 3f ff          restore %g0, -1, %o0
                    if (static_cast<NJMCDecoder *>(m_decoder)->isRestore(
                            HostAddress(pc.value() + inst.numBytes +
                                        m_program->getBinaryFile()->getImage()->getTextDelta()))) {
                        // Give the address of the call; I think that this is actually important, if
                        // faintly annoying
                        delayInst.rtl->setAddress(pc);
                        BB_rtls->push_back(std::move(delayInst.rtl));

                        // The restore means it is effectively followed by a return (since the
                        // resore semantics chop off one level of return address)
                        static_cast<CallStatement *>(last)->setReturnAfterCall(true);
                        sequentialDecode = false;
                        case_CALL(pc, inst, nop_inst, std::move(BB_rtls), proc, callList, true);
                        break;
                    }

                    // Next class of interest is if it assigns to %o7 (could be a move, add, and
                    // possibly others). E.g.:
                    // 14e4c:  82 10 00 0f      mov     %o7, %g1
                    // 14e50:  7f ff ff 60      call    blah
                    // 14e54:  9e 10 00 01      mov     %g1, %o7
                    // Note there could be an unrelated instruction between the first move and the
                    // call (move/x/call/move in UQBT terms).  In boomerang, we leave the semantics
                    // of the moves there (to be likely removed by dataflow analysis) and merely
                    // insert a return BB after the call Note that if an add, there may be an
                    // assignment to a temp register first. So look at last RT
                    // TODO: why would delay_inst.rtl->empty() be empty here ?
                    Statement *a = delayInst.rtl->empty() ? nullptr : delayInst.rtl->back();

                    if (a && a->isAssign()) {
                        SharedExp lhs = static_cast<Assign *>(a)->getLeft();

                        if (lhs->isRegN(15)) { // %o7 is r[15]
                            // If it's an add, this is special. Example:
                            //     call foo
                            //     add %o7, K, %o7
                            // is equivalent to call foo / ba .+K
                            SharedExp rhs = static_cast<Assign *>(a)->getRight();
                            auto o7(Location::regOf(REG_SPARC_O7));

                            if (rhs->getOper() == opPlus && rhs->access<Exp, 2>()->isIntConst() &&
                                *rhs->getSubExp1() == *o7) {
                                // Get the constant
                                const int K = rhs->access<Const, 2>()->getInt();
                                case_CALL(pc, inst, delayInst, std::move(BB_rtls), proc, callList,
                                          true);
                                // We don't generate a goto; instead, we just decode from the new
                                // address Note: the call to case_CALL has already incremented
                                // address by 8, so don't do again
                                pc += K;
                                break;
                            }
                            else {
                                // We assume this is some sort of move/x/call/move pattern. The
                                // overall effect is to pop one return address, we we emit a return
                                // after this call
                                static_cast<CallStatement *>(last)->setReturnAfterCall(true);
                                sequentialDecode = false;
                                case_CALL(pc, inst, delayInst, std::move(BB_rtls), proc, callList,
                                          true);
                                break;
                            }
                        }
                    }
                }

                const RTL *delayRTL = delayInst.rtl.get();

                switch (delayInst.type) {
                case NOP:
                case NCT:

                    // Ordinary delayed instruction. Since NCT's can't affect unconditional jumps,
                    // we put the delay instruction before the jump or call
                    if (last->getKind() == StmtType::Call) {
                        // This is a call followed by an NCT/NOP
                        sequentialDecode = case_CALL(pc, inst, delayInst, std::move(BB_rtls), proc,
                                                     callList);
                    }
                    else {
                        // This is a non-call followed by an NCT/NOP
                        case_SD(pc, m_program->getBinaryFile()->getImage()->getTextDelta(),
                                m_program->getBinaryFile()->getImage()->getLimitText(), inst,
                                delayInst, std::move(BB_rtls), cfg, _targetQueue);

                        // There is no fall through branch.
                        sequentialDecode = false;
                    }

                    break;

                case SKIP:
                    case_unhandled_stub(pc);
                    pc += 2 * inst.numBytes;
                    break;

                case SU: {
                    // SD/SU.
                    // This will be either BA or CALL followed by BA,A. Our interpretation is that
                    // it is as if the SD (i.e. the BA or CALL) now takes the destination of the SU
                    // (i.e. the BA,A). For example:
                    //       call 1000, ba,a 2000
                    // is really like:
                    //       call 2000.

                    // Just so that we can check that our interpretation is correct the first time
                    // we hit this case...
                    case_unhandled_stub(pc);

                    // Adjust the destination of the SD and emit it.
                    const GotoStatement *delayJump = static_cast<const GotoStatement *>(
                        delayRTL->back());
                    const Address dest = pc + inst.numBytes + delayJump->getFixedDest();
                    jumpStmt->setDest(dest);
                    BB_rtls->push_back(std::move(inst.rtl));

                    // Create the appropriate BB
                    if (last->getKind() == StmtType::Call) {
                        BasicBlock *newBB = cfg->createBB(BBType::Call, std::move(BB_rtls));
                        assert(newBB);

                        createCallToAddress(dest, pc, newBB, cfg, 2 * inst.numBytes);
                        pc += 2 * inst.numBytes;

                        // Add this call site to the set of call sites which need to be analyzed
                        // later.
                        callList.push_back(static_cast<CallStatement *>(inst.rtl->back()));
                    }
                    else {
                        BasicBlock *newBB = cfg->createBB(BBType::Oneway, std::move(BB_rtls));
                        assert(newBB);
                        createJumpToAddress(dest, newBB, cfg, _targetQueue,
                                            m_program->getBinaryFile()->getImage()->getLimitText());

                        // There is no fall through branch.
                        sequentialDecode = false;
                    }

                    break;
                }

                default:
                    case_unhandled_stub(pc);
                    pc += 2 * inst.numBytes; // Skip the pair
                    break;
                }

                break;
            }

            case DD: {
                DecodeResult delayInst;
                if (!decodeSingleInstruction(pc + inst.numBytes, delayInst)) {
                    warnInvalidInstruction(pc + inst.numBytes);
                    sequentialDecode = false;
                    continue;
                }

                switch (delayInst.type) {
                case NOP:
                case NCT:
                    sequentialDecode = case_DD(
                        pc, m_program->getBinaryFile()->getImage()->getTextDelta(), inst, delayInst,
                        std::move(BB_rtls), _targetQueue, proc, callList);
                    break;

                default: case_unhandled_stub(pc); break;
                }

                break;
            }

            case SCD: {
                // Always execute the delay instr, and branch if condition is met.
                // Normally, the delayed instruction moves in front of the branch. But if it affects
                // the condition codes, we may have to duplicate it as an orphan in the true leg of
                // the branch, and fall through to the delay instruction in the "false" leg. Instead
                // of moving the delay instruction to an orphan BB, we may have a duplicate of the
                // delay instruction just before the target; if so, we can branch to that and not
                // need the orphan.  We do just a binary comparison; that may fail to make this
                // optimisation if the instr has relative fields.

                DecodeResult delayInst;
                if (!decodeSingleInstruction(pc + inst.numBytes, delayInst)) {
                    warnInvalidInstruction(pc + inst.numBytes);
                    sequentialDecode = false;
                    continue;
                }

                switch (delayInst.type) {
                case NOP:
                case NCT:
                    sequentialDecode = case_SCD(
                        pc, m_program->getBinaryFile()->getImage()->getTextDelta(),
                        m_program->getBinaryFile()->getImage()->getLimitText(), inst, delayInst,
                        std::move(BB_rtls), cfg, _targetQueue);
                    break;

                default:

                    if (delayInst.rtl->back()->getKind() == StmtType::Call) {
                        // Assume it's the move/call/move pattern
                        sequentialDecode = case_SCD(
                            pc, m_program->getBinaryFile()->getImage()->getTextDelta(),
                            m_program->getBinaryFile()->getImage()->getLimitText(), inst, delayInst,
                            std::move(BB_rtls), cfg, _targetQueue);
                        break;
                    }

                    case_unhandled_stub(pc);
                    break;
                }

                break;
            }

            case SCDAN: {
                // Execute the delay instruction if the branch is taken; skip (anull) the delay
                // instruction if branch not taken.
                DecodeResult delayInst;
                if (!decodeSingleInstruction(pc + inst.numBytes, delayInst)) {
                    warnInvalidInstruction(pc + inst.numBytes);
                    sequentialDecode = false;
                    continue;
                }

                switch (delayInst.type) {
                case NOP: {
                    // This is an ordinary two-way branch. Add the branch to the list of RTLs for
                    // this BB
                    BB_rtls->push_back(std::move(inst.rtl));
                    // Create the BB and add it to the CFG
                    BasicBlock *newBB = cfg->createBB(BBType::Twoway, std::move(BB_rtls));
                    assert(newBB);

                    // Visit the destination of the branch; add "true" leg
                    Address jumpDest = jumpStmt->getFixedDest();
                    createJumpToAddress(jumpDest, newBB, cfg, _targetQueue,
                                        m_program->getBinaryFile()->getImage()->getLimitText());

                    // Add the "false" leg: point past the delay inst
                    cfg->addEdge(newBB, pc + 8);
                    pc += 2 * inst.numBytes; // Skip branch and delay
                    break;
                }

                case NCT:
                    sequentialDecode = case_SCDAN(
                        pc, m_program->getBinaryFile()->getImage()->getTextDelta(),
                        m_program->getBinaryFile()->getImage()->getLimitText(), inst, delayInst,
                        std::move(BB_rtls), cfg, _targetQueue);
                    break;

                default:
                    case_unhandled_stub(pc);
                    pc += 2 * inst.numBytes;
                    break;
                }

                break;
            }

            default: // Others are non SPARC cases
                LOG_WARN("Encountered instruction class '%1' which is invalid for SPARC",
                         (int)inst.type);
                break;
            }

            // If sequentially decoding, check if the next address happens to be the start of an
            // existing BB. If so, finish off the current BB (if any RTLs) as a fallthrough, and no
            // need to decode again (unless it's an incomplete BB, then we do decode it).  In fact,
            // mustn't decode twice, because it will muck up the coverage, but also will cause
            // subtle problems like add a call to the list of calls to be processed, then delete the
            // call RTL (e.g. Pentium 134.perl benchmark)
            if (sequentialDecode && cfg->isStartOfBB(pc)) {
                // Create the fallthrough BB, if there are any RTLs at all
                if (BB_rtls) {
                    BasicBlock *newBB = cfg->createBB(BBType::Fall, std::move(BB_rtls));
                    assert(newBB);
                    // Add an out edge to this address
                    cfg->addEdge(newBB, pc);
                }

                // Pick a new address to decode from, if the BB is complete
                if (!cfg->isStartOfIncompleteBB(pc)) {
                    sequentialDecode = false;
                }
            }
        } // while (sequentialDecode)

        sequentialDecode = true;
    } // End huge while loop

    // Add the callees to the set of CallStatements to proces for parameter recovery, and also to
    // the Prog object
    for (CallStatement *call : callList) {
        Address dest = call->getFixedDest();

        // Don't visit the destination of a register call
        if (dest != Address::INVALID) {
            Function *callee = proc->getProg()->getOrCreateFunction(dest);
            if (callee) {
                proc->addCallee(callee);
            }
        }
    }

    // MVE: Not 100% sure this is the right place for this
    proc->setEntryBB();

    return true;
}


void SPARCFrontEnd::emitNop(RTLList &rtls, Address addr)
{
    // Emit a null RTL with the given address. Required to cope with
    // SKIP instructions. Yes, they really happen, e.g. /usr/bin/vi 2.5
    rtls.push_back(std::unique_ptr<RTL>(new RTL(addr)));
}


void SPARCFrontEnd::emitCopyPC(RTLList &rtls, Address addr)
{
    // Emit %o7 = %pc
    Assign *asgn = new Assign(Location::regOf(REG_SPARC_O7), Terminal::get(opPC));
    assert(!rtls.empty());

    // Add the RTL to the list of RTLs, but to the second last position
    rtls.insert(std::prev(rtls.end()), std::unique_ptr<RTL>(new RTL(addr, { asgn })));
}


void SPARCFrontEnd::appendAssignment(const SharedExp &lhs, const SharedExp &rhs, SharedType type,
                                     Address addr, RTLList &lrtl)
{
    lrtl.push_back(std::unique_ptr<RTL>(new RTL(addr, { new Assign(type, lhs, rhs) })));
}


void SPARCFrontEnd::quadOperation(Address addr, RTLList &lrtl, OPER op)
{
    SharedExp lhs = Location::memOf(
        Location::memOf(Binary::get(opPlus, Location::regOf(REG_SPARC_SP), Const::get(64))));
    SharedExp rhs = Binary::get(op, Location::memOf(Location::regOf(REG_SPARC_O0)),
                                Location::memOf(Location::regOf(REG_SPARC_O1)));

    appendAssignment(lhs, rhs, FloatType::get(128), addr, lrtl);
}


bool SPARCFrontEnd::isHelperFunc(Address dest, Address addr, RTLList &lrtl)
{
    const BinarySymbol *sym = m_program->getBinaryFile()->getSymbols()->findSymbolByAddress(dest);

    if (!(sym && sym->isImportedFunction())) {
        return false;
    }

    QString name = m_program->getSymbolNameByAddr(dest);

    if (name.isEmpty()) {
        LOG_ERROR("Can't find symbol for PLT address %1", dest);
        return false;
    }

    SharedExp rhs;

    if (name == ".umul") {
        // %o0 * %o1
        rhs = Binary::get(opMult, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".mul") {
        // %o0 *! %o1
        rhs = Binary::get(opMults, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".udiv") {
        // %o0 / %o1
        rhs = Binary::get(opDiv, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".div") {
        // %o0 /! %o1
        rhs = Binary::get(opDivs, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".urem") {
        // %o0 % %o1
        rhs = Binary::get(opMod, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".rem") {
        // %o0 %! %o1
        rhs = Binary::get(opMods, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
        //    } else if (name.substr(0, 6) == ".stret") {
        //        // No operation. Just use %o0
        //        rhs->push(idRegOf); rhs->push(idIntConst); rhs->push(8);
    }
    else if (name == "_Q_mul") {
        // Pointers to args are in %o0 and %o1; ptr to result at [%sp+64]
        // So semantics is m[m[r[14]] = m[r[8]] *f m[r[9]]
        quadOperation(addr, lrtl, opFMult);
        return true;
    }
    else if (name == "_Q_div") {
        quadOperation(addr, lrtl, opFDiv);
        return true;
    }
    else if (name == "_Q_add") {
        quadOperation(addr, lrtl, opFPlus);
        return true;
    }
    else if (name == "_Q_sub") {
        quadOperation(addr, lrtl, opFMinus);
        return true;
    }
    else {
        // Not a (known) helper function
        return false;
    }

    // Need to make an RTAssgn with %o0 = rhs
    SharedExp lhs = Location::regOf(REG_SPARC_O0);

    lrtl.push_back(std::unique_ptr<RTL>(new RTL(addr, { new Assign(lhs, rhs) })));
    return true;
}


void SPARCFrontEnd::gen32op32gives64(OPER op, RTLList &lrtl, Address addr)
{
    std::list<Statement *> *ls = new std::list<Statement *>;
#if V9_ONLY
    // tmp[tmpl] = sgnex(32, 64, r8) op sgnex(32, 64, r9)
    Statement *a = new Assign(
        64, Location::tempOf(Const::get("tmpl")),
        Binary::get(op, // opMult or opMults
                    new Ternary(opSgnEx, Const(32), Const(64), Location::regOf(REG_SPARC_O0)),
                    new Ternary(opSgnEx, Const(32), Const(64), Location::regOf(REG_SPARC_O1))));
    ls->push_back(a);
    // r8 = truncs(64, 32, tmp[tmpl]);
    a = new Assign(32, Location::regOf(REG_SPARC_O0),
                   new Ternary(opTruncs, Const::get(64), Const::get(32),
                               Location::tempOf(Const::get("tmpl"))));
    ls->push_back(a);
    // r9 = r[tmpl]@32:63;
    a = new Assign(
        32, Location::regOf(REG_SPARC_O1),
        new Ternary(opAt, Location::tempOf(Const::get("tmpl")), Const::get(32), Const::get(63)));
    ls->push_back(a);
#else
    // BTL: The .umul and .mul support routines are used in V7 code. We implsment these using the V8
    // UMUL and SMUL instructions. BTL: In SPARC V8, UMUL and SMUL perform 32x32 -> 64 bit
    // multiplies.
    //        The 32 high-order bits are written to %Y and the 32 low-order bits are written to
    //        r[rd]. This is also true on V9 although the high-order bits are also written into the
    //        32 high-order bits of the 64 bit r[rd].

    // r[tmp] = r8 op r9
    Assign *a = new Assign(Location::tempOf(Const::get(const_cast<char *>("tmp"))),
                           Binary::get(op, // opMult or opMults
                                       Location::regOf(REG_SPARC_O0),
                                       Location::regOf(REG_SPARC_O1)));
    ls->push_back(a);
    // r8 = r[tmp];     /* low-order bits */
    a = new Assign(Location::regOf(REG_SPARC_O0),
                   Location::tempOf(Const::get(const_cast<char *>("tmp"))));
    ls->push_back(a);
    // r9 = %Y;         /* high-order bits */
    a = new Assign(Location::regOf(REG_SPARC_O0),
                   Unary::get(opMachFtr, Const::get(const_cast<char *>("%Y"))));
    ls->push_back(a);
#endif /* V9_ONLY */

    lrtl.push_back(std::unique_ptr<RTL>(new RTL(addr, ls)));
    delete ls;
}


bool SPARCFrontEnd::helperFuncLong(Address dest, Address addr, RTLList &lrtl, QString &name)
{
    Q_UNUSED(dest);
    SharedExp rhs;
    SharedExp lhs;

    if (name == ".umul") {
        gen32op32gives64(opMult, lrtl, addr);
        return true;
    }
    else if (name == ".mul") {
        gen32op32gives64(opMults, lrtl, addr);
        return true;
    }
    else if (name == ".udiv") {
        // %o0 / %o1
        rhs = Binary::get(opDiv, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".div") {
        // %o0 /! %o1
        rhs = Binary::get(opDivs, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".urem") {
        // %o0 % %o1
        rhs = Binary::get(opMod, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
    }
    else if (name == ".rem") {
        // %o0 %! %o1
        rhs = Binary::get(opMods, Location::regOf(REG_SPARC_O0), Location::regOf(REG_SPARC_O1));
        //    } else if (name.substr(0, 6) == ".stret") {
        //        // No operation. Just use %o0
        //        rhs->push(idRegOf); rhs->push(idIntConst); rhs->push(8);
    }
    else if (name == "_Q_mul") {
        // Pointers to args are in %o0 and %o1; ptr to result at [%sp+64]
        // So semantics is m[m[r[14]] = m[r[8]] *f m[r[9]]
        quadOperation(addr, lrtl, opFMult);
        return true;
    }
    else if (name == "_Q_div") {
        quadOperation(addr, lrtl, opFDiv);
        return true;
    }
    else if (name == "_Q_add") {
        quadOperation(addr, lrtl, opFPlus);
        return true;
    }
    else if (name == "_Q_sub") {
        quadOperation(addr, lrtl, opFMinus);
        return true;
    }
    else {
        // Not a (known) helper function
        return false;
    }

    // Need to make an RTAssgn with %o0 = rhs
    lhs = Location::regOf(REG_SPARC_O0);
    appendAssignment(lhs, rhs, IntegerType::get(32), addr, lrtl);
    return true;
}


SPARCFrontEnd::SPARCFrontEnd(Project *project)
    : DefaultFrontEnd(project)
{
    Plugin *plugin = project->getPluginManager()->getPluginByName("SPARC decoder plugin");
    if (plugin) {
        m_decoder = plugin->getIfc<IDecoder>();
        m_decoder->initialize(project);
    }

    nop_inst.numBytes = 0; // So won't disturb coverage
    nop_inst.type     = NOP;
    nop_inst.valid    = true;
    nop_inst.rtl      = nullptr;
}


Address SPARCFrontEnd::findMainEntryPoint(bool &gotMain)
{
    gotMain       = true;
    Address start = m_binaryFile->getMainEntryPoint();

    if (start != Address::INVALID) {
        return start;
    }

    start   = m_binaryFile->getEntryPoint();
    gotMain = false;

    if (start == Address::INVALID) {
        return Address::INVALID;
    }

    gotMain = true;
    return start;
}


void SPARCFrontEnd::warnInvalidInstruction(Address pc)
{
    QString message;
    BinaryImage *image = m_program->getBinaryFile()->getImage();

    // clang-format off
    message.sprintf("Encountered invalid or unrecognized instruction at address %s: "
                    "0x%02X 0x%02X 0x%02X 0x%02X",
                    qPrintable(pc.toString()),
                    image->readNative1(pc + 0),
                    image->readNative1(pc + 1),
                    image->readNative1(pc + 2),
                    image->readNative1(pc + 3));
    // clang-format on

    LOG_WARN(message);
}

BOOMERANG_DEFINE_PLUGIN(PluginType::FrontEnd, SPARCFrontEnd, "SPARC FrontEnd plugin",
                        BOOMERANG_VERSION, "Boomerang developers")
