Record=TopLevelDocument|FileName=01-Breadboard.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U36|DocumentName=19-CPLD.SchDoc|LibraryReference=EPM240T100C5N|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 5, Pb-Free|NexusDeviceId=EPM240T100C5N|SubPartUniqueId1=NPVGWHSR|SubPartDocPath1=19-CPLD.SchDoc|SubPartUniqueId2=SLARMCUE|SubPartDocPath2=19-CPLD.SchDoc|SubPartUniqueId3=AOOMPYJP|SubPartDocPath3=19-CPLD.SchDoc|SubPartUniqueId4=CJNLJEWW|SubPartDocPath4=19-CPLD.SchDoc|SubPartUniqueId5=LASJBYOW|SubPartDocPath5=19-CPLD.SchDoc
