/************************************************************************
Avalon-MM Interface for AES Decryption IP Core

Dong Kai Wang, Fall 2017

For use with ECE 385 Experiment 9
University of Illinois ECE Department

Register Map:

 0-3 : 4x 32bit AES Key
 4-7 : 4x 32bit AES Encrypted Message
 8-11: 4x 32bit AES Decrypted Message
   12: Not Used
	13: Not Used
   14: 32bit Start Register
   15: 32bit Done Register

************************************************************************/

module Rooms (
	// Avalon Clock Input
	input logic CLK,
	
	// Avalon Reset Input
	input logic RESET,
	
	// Avalon-MM Slave Signals
	input  logic AVL_READ,					// Avalon-MM Read
	input  logic AVL_WRITE,					// Avalon-MM Write
	input  logic AVL_CS,						// Avalon-MM Chip Select
	input  logic [3:0] AVL_BYTE_EN,		// Avalon-MM Byte Enable
	input  logic [4:0] AVL_ADDR,			// Avalon-MM Address
	input  logic [7:0] AVL_WRITEDATA,	// Avalon-MM Write Data
	output logic [7:0] AVL_READDATA,	// Avalon-MM Read Data
	
	input  logic [4:0] Reg_ADDR,
	output logic [7:0] Data
	
);
	
	logic[7:0] WriteData;
	logic[7:0] Reg [25];
	

	
	always_ff @(posedge CLK)
	begin
		if (RESET)
		begin
			Reg[0] <= 8'b0;
			Reg[1] <= 8'b0;
			Reg[2] <= 8'b0;
			Reg[3] <= 8'b0;
			Reg[4] <= 8'b0;
			Reg[5] <= 8'b0;
			Reg[6] <= 8'b0;
			Reg[7] <= 8'b0;
			Reg[8] <= 8'b0;
			Reg[9] <= 8'b0;
			Reg[10] <= 7'b0;
			Reg[11] <= 7'b0;
			Reg[12] <= 7'b0;
			Reg[13] <= 7'b0;
			Reg[14] <= 7'b0;
			Reg[15] <= 7'b0;
			Reg[16] <= 7'b0;
			Reg[17] <= 7'b0;
			Reg[18] <= 7'b0;
			Reg[19] <= 7'b0;
			Reg[20] <= 7'b0;
			Reg[21] <= 7'b0;
			Reg[22] <= 7'b0;
			Reg[23] <= 7'b0;
			Reg[24] <= 7'b0;
		end
		
		else if(AVL_WRITE == 1'b1 && AVL_CS== 1'b1)
		begin
			Reg[AVL_ADDR] <= WriteData;
		end
	end
	
	
	always_comb 
	begin
		
		case (AVL_BYTE_EN)
			4'b1111: WriteData = AVL_WRITEDATA;
			4'b1100: WriteData = {AVL_WRITEDATA[31:16],Reg[AVL_ADDR][15:0]};
			4'b0011: WriteData = {Reg[AVL_ADDR][31:16],AVL_WRITEDATA[15:0]};
			4'b1000: WriteData = {AVL_WRITEDATA[31:24],Reg[AVL_ADDR][23:0]};
			4'b0100: WriteData = {Reg[AVL_ADDR][31:24],AVL_WRITEDATA[23:16],Reg[AVL_ADDR][15:0]};
			4'b0010: WriteData = {Reg[AVL_ADDR][31:16],AVL_WRITEDATA[15:8],Reg[AVL_ADDR][7:0]};
			4'b0010: WriteData = {Reg[AVL_ADDR][31:18],AVL_WRITEDATA[7:0]};
			default: WriteData = AVL_WRITEDATA;
		endcase
		
		if (AVL_READ == 1'b1 && AVL_CS == 1'b1)
			AVL_READDATA = Reg[AVL_ADDR];
		else
			AVL_READDATA = 32'b0;
		
		EXPORT_DATA = {Reg[0][31:16],Reg[3][15:0]};
		
	end
	


endmodule
