<profile>

<section name = "Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_O'" level="0">
<item name = "Date">Fri Dec 13 13:11:58 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.334 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 65540, 20.000 ns, 0.655 ms, 2, 65540, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DMEM_O">0, 65538, 5, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 138, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 211, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12s_5ns_10ns_12_4_1_U407">mac_muladd_12s_5ns_10ns_12_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln840_fu_176_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln849_fu_288_p2">+, 0, 0, 19, 12, 12</column>
<column name="img_idx_V_1_fu_213_p2">+, 0, 0, 23, 16, 1</column>
<column name="img_off_V_fu_202_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln1019_fu_208_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln1027_fu_171_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="img_idx_V_2_fu_219_p3">select, 0, 0, 16, 1, 16</column>
<column name="img_off_V_1_fu_227_p3">select, 0, 0, 10, 1, 1</column>
<column name="storemerge_fu_293_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_V_fu_80">9, 2, 8, 16</column>
<column name="img_idx_V_fu_72">9, 2, 16, 32</column>
<column name="rhs_V_fu_76">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="i_V_3_reg_364">8, 0, 8, 0</column>
<column name="i_V_fu_80">8, 0, 8, 0</column>
<column name="img_idx_V_fu_72">16, 0, 16, 0</column>
<column name="ret_V_5_reg_380">1, 0, 1, 0</column>
<column name="rhs_V_fu_76">10, 0, 10, 0</column>
<column name="rhs_V_load_reg_375">10, 0, 10, 0</column>
<column name="rhs_V_load_reg_375_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="words_per_out_V_cast5_cast_reg_354">5, 0, 10, 5</column>
<column name="zext_ln1494_cast_reg_359">5, 0, 12, 7</column>
<column name="i_V_3_reg_364">64, 32, 8, 0</column>
<column name="ret_V_5_reg_380">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_Pipeline_LOOP_DMEM_O, return value</column>
<column name="output_words">in, 16, ap_none, output_words, scalar</column>
<column name="dmem_o_address0">out, 7, ap_memory, dmem_o, array</column>
<column name="dmem_o_ce0">out, 1, ap_memory, dmem_o, array</column>
<column name="dmem_o_we0">out, 1, ap_memory, dmem_o, array</column>
<column name="dmem_o_d0">out, 64, ap_memory, dmem_o, array</column>
<column name="r_V">in, 1, ap_none, r_V, scalar</column>
<column name="zext_ln1494">in, 5, ap_none, zext_ln1494, scalar</column>
<column name="brmerge22">in, 1, ap_none, brmerge22, scalar</column>
<column name="words_per_out_V_cast5">in, 5, ap_none, words_per_out_V_cast5, scalar</column>
<column name="dmem_V_address0">out, 12, ap_memory, dmem_V, array</column>
<column name="dmem_V_ce0">out, 1, ap_memory, dmem_V, array</column>
<column name="dmem_V_q0">in, 64, ap_memory, dmem_V, array</column>
</table>
</item>
</section>
</profile>
