#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 24 23:02:14 2024
# Process ID: 12928
# Current directory: D:/Verilog/Verilog/DHT11_windows
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10844 D:\Verilog\Verilog\DHT11_windows\DHT11_windows.xpr
# Log file: D:/Verilog/Verilog/DHT11_windows/vivado.log
# Journal file: D:/Verilog/Verilog/DHT11_windows\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/DHT11_windows/DHT11_windows.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/DHT11_windows/DHT11_windows.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.496 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top_dht11
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1757.004 ; gain = 246.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:121]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:121]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:151]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:151]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:83]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:83]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:179]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:179]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:260]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:260]
WARNING: [Synth 8-689] width (40) of port connection 'tem_hum_data' does not match port width (8) of module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:78]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:23]
WARNING: [Synth 8-689] width (40) of port connection 'wdata' does not match port width (8) of module 'fifo' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.082 ; gain = 323.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.785 ; gain = 329.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.785 ; gain = 329.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1839.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'U18' is not a valid site or package pin name. [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'J1' is not a valid site or package pin name. [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:80]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:147]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1970.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.039 ; gain = 572.586
31 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2083.039 ; gain = 976.543
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1157-1' does not match with the device on the 'DIGILENTINC.COM:BASYS3:PART0:1.1' board part. A device change to match the device on 'DIGILENTINC.COM:BASYS3:PART0:1.1' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a35tcpg236-1)
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:121]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:121]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:151]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:151]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:83]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:83]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:179]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:179]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:260]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:260]
WARNING: [Synth 8-689] width (40) of port connection 'tem_hum_data' does not match port width (8) of module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:78]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fifo.v:23]
WARNING: [Synth 8-689] width (40) of port connection 'wdata' does not match port width (8) of module 'fifo' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2229.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2229.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.855 ; gain = 0.000
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.855 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 24 23:05:34 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Sun Nov 24 23:05:34 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.855 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 24 23:11:02 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Sun Nov 24 23:11:02 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/Verilog/DHT11_windows/DHT11_windows.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 81.852 ; gain = 7.410
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 24 23:15:03 2024...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3624.047 ; gain = 23.145
open_project D:/Verilog/Verilog/1115_uart_study/1115_uart_study.xpr
INFO: [Project 1-313] Project file moved from '/home/user/project/Verilog/1115_uart_study' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/1115_uart_study/1115_uart_study.gen/sources_1', nor could it be found using path 'D:/home/user/project/Verilog/1115_uart_study/1115_uart_study.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project '1115_uart_study.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as 1115_uart_study_windows D:/Verilog/Verilog/1115_uart_study_windows -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 24 23:15:59 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/synth_1/runme.log
[Sun Nov 24 23:15:59 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3624.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/send_char.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/send_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/send_char.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/send_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_study_windows/1115_uart_study_windows.runs/impl_1/send_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/harman_Verilog/1115_uart_stopwatch' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.gen/sources_1', nor could it be found using path 'D:/GitHub/harman_Verilog/1115_uart_stopwatch/1115_uart_stopwatch.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.ip_user_files', nor could it be found using path 'D:/GitHub/harman_Verilog/1115_uart_stopwatch/1115_uart_stopwatch.ip_user_files'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 24 23:34:44 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.runs/synth_1/runme.log
[Sun Nov 24 23:34:44 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3624.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project D:/Verilog/Verilog/DHT11_windows/DHT11_windows.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/DHT11_windows/DHT11_windows.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.srcs/sources_1/imports/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.srcs/sources_1/imports/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.srcs/sources_1/imports/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v
import_files -norecurse D:/Verilog/Verilog/1115_uart_stopwatch/1115_uart_stopwatch.srcs/sources_1/imports/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top top_dht11 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3624.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:287]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:197]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
	Parameter STATE0 bound to: 0 - type: integer 
	Parameter STATE1 bound to: 1 - type: integer 
	Parameter STATE2 bound to: 2 - type: integer 
	Parameter STATE3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:251]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:308]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (15#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'msec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:56]
WARNING: [Synth 8-689] width (8) of port connection 'sec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'min' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
WARNING: [Synth 8-689] width (8) of port connection 'hour' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (16#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3676.215 ; gain = 52.168
39 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3676.215 ; gain = 52.168
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 00:42:11 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 00:42:11 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3696.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3746.250 ; gain = 49.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:287]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:197]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
	Parameter STATE0 bound to: 0 - type: integer 
	Parameter STATE1 bound to: 1 - type: integer 
	Parameter STATE2 bound to: 2 - type: integer 
	Parameter STATE3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:251]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:308]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (15#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'msec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:56]
WARNING: [Synth 8-689] width (8) of port connection 'sec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'min' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
WARNING: [Synth 8-689] width (8) of port connection 'hour' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (16#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3781.793 ; gain = 85.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3805.691 ; gain = 109.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3805.691 ; gain = 109.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3807.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3807.840 ; gain = 111.574
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 00:49:19 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 00:49:19 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3826.164 ; gain = 14.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:125]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:155]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:87]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:183]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:264]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:287]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:197]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
	Parameter STATE0 bound to: 0 - type: integer 
	Parameter STATE1 bound to: 1 - type: integer 
	Parameter STATE2 bound to: 2 - type: integer 
	Parameter STATE3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:251]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:308]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (15#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'msec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:56]
WARNING: [Synth 8-689] width (8) of port connection 'sec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'min' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
WARNING: [Synth 8-689] width (8) of port connection 'hour' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (16#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3826.164 ; gain = 14.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3826.164 ; gain = 14.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3826.164 ; gain = 14.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3828.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3828.453 ; gain = 16.301
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:21:12 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:21:12 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:26:52 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:26:52 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:39:11 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:39:11 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:49:05 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:49:05 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:49:50 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:49:50 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 25 01:53:37 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/runme.log
[Mon Nov 25 01:53:37 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/impl_1/top_dht11.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
