Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 17:21:43 2025
| Host         : PTO0802 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_5_wrapper_timing_summary_routed.rpt -pb design_5_wrapper_timing_summary_routed.pb -rpx design_5_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_5_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               496         
TIMING-18  Warning           Missing input or output delay                       3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.236    -2875.311                    496                 4506        0.005        0.000                      0                 4506        3.000        0.000                       0                  1577  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                          ------------         ----------      --------------
design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                       {0.000 16.666}       33.333          30.000          
design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                     {0.000 16.666}       33.333          30.000          
design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in  {0.000 5.000}        10.000          100.000         
  clk_ip_out_clk_ip_core_1                                                                     {0.000 4.630}        9.259           108.000         
  clkfbout_clk_ip_core_1                                                                       {0.000 5.000}        10.000          100.000         
sys_clock                                                                                      {0.000 5.000}        10.000          100.000         
  clk_out1_design_5_clk_wiz_1_0                                                                {0.000 5.000}        10.000          100.000         
  clkfbout_design_5_clk_wiz_1_0                                                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                            13.172        0.000                      0                  222        0.129        0.000                      0                  222       15.686        0.000                       0                   235  
design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                          11.507        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_ip_out_clk_ip_core_1                                                                           3.016        0.000                      0                   73        0.202        0.000                      0                   73        3.380        0.000                       0                   116  
  clkfbout_clk_ip_core_1                                                                                                                                                                                                                         7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_5_clk_wiz_1_0                                                                      2.623        0.000                      0                 3669        0.049        0.000                      0                 3669        3.750        0.000                       0                  1178  
  clkfbout_design_5_clk_wiz_1_0                                                                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_5_clk_wiz_1_0  clk_ip_out_clk_ip_core_1            -6.236    -2875.311                    496                  496        0.005        0.000                      0                  496  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_5_clk_wiz_1_0                               
(none)                                                      clk_out1_design_5_clk_wiz_1_0                               clk_out1_design_5_clk_wiz_1_0                               
(none)                                                      design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_5_clk_wiz_1_0                               
(none)                                                      design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_5_clk_wiz_1_0                               
(none)                                                                                                                  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_5_clk_wiz_1_0                               design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_5_clk_wiz_1_0                               design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_ip_out_clk_ip_core_1                                      
(none)                         clk_out1_design_5_clk_wiz_1_0                                 
(none)                         clkfbout_clk_ip_core_1                                        
(none)                         clkfbout_design_5_clk_wiz_1_0                                 
(none)                                                        clk_ip_out_clk_ip_core_1       
(none)                                                        clk_out1_design_5_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.172ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.422ns  (logic 0.772ns (22.557%)  route 2.650ns (77.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.053    22.827    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y58         LUT3 (Prop_lut3_I2_O)        0.124    22.951 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379    23.330    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.016    36.502    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.502    
                         arrival time                         -23.330    
  -------------------------------------------------------------------
                         slack                                 13.172    

Slack (MET) :             13.409ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.230ns  (logic 0.772ns (23.898%)  route 2.458ns (76.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.240    23.014    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y58         LUT3 (Prop_lut3_I1_O)        0.124    23.138 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.138    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.029    36.547    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.547    
                         arrival time                         -23.138    
  -------------------------------------------------------------------
                         slack                                 13.409    

Slack (MET) :             13.427ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.258ns  (logic 0.800ns (24.552%)  route 2.458ns (75.448%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.240    23.014    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y58         LUT4 (Prop_lut4_I2_O)        0.152    23.166 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.166    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.075    36.593    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -23.166    
  -------------------------------------------------------------------
                         slack                                 13.427    

Slack (MET) :             13.451ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.188ns  (logic 0.772ns (24.213%)  route 2.416ns (75.787%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.198    22.972    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y57         LUT6 (Prop_lut6_I4_O)        0.124    23.096 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.096    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)        0.029    36.547    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.547    
                         arrival time                         -23.096    
  -------------------------------------------------------------------
                         slack                                 13.451    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.110ns  (logic 0.772ns (24.824%)  route 2.338ns (75.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.119    22.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y59         LUT4 (Prop_lut4_I2_O)        0.124    23.018 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.018    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.438    36.226    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.312    36.538    
                         clock uncertainty           -0.035    36.503    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.081    36.584    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                         -23.018    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.610ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.103ns  (logic 0.765ns (24.654%)  route 2.338ns (75.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.119    22.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.117    23.011 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.011    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.438    36.226    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.312    36.538    
                         clock uncertainty           -0.035    36.503    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.118    36.621    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 13.610    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.053ns  (logic 0.772ns (25.283%)  route 2.281ns (74.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.063    22.837    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y58         LUT2 (Prop_lut2_I0_O)        0.124    22.961 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.961    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.077    36.595    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.595    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                 13.634    

Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.766ns (28.613%)  route 1.911ns (71.387%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 19.557 - 16.667 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.548     3.237    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     3.755 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.848     4.603    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X9Y66          LUT6 (Prop_lut6_I3_O)        0.124     4.727 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.160    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.124     5.284 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.630     5.914    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.436    19.557    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.312    19.870    
                         clock uncertainty           -0.035    19.834    
    SLICE_X10Y64         FDRE (Setup_fdre_C_CE)      -0.164    19.670    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.670    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.954ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.735ns  (logic 0.772ns (28.223%)  route 1.963ns (71.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.650    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    21.774 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.745    22.519    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X10Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.643 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.643    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.325    36.553    
                         clock uncertainty           -0.035    36.518    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.079    36.597    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.597    
                         arrival time                         -22.643    
  -------------------------------------------------------------------
                         slack                                 13.954    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.436ns  (logic 0.772ns (31.687%)  route 1.664ns (68.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.241ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.552    19.908    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X10Y64         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.062    21.494    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.124    21.618 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.602    22.220    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.124    22.344 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.344    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.434    36.222    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.312    36.534    
                         clock uncertainty           -0.035    36.499    
    SLICE_X8Y65          FDRE (Setup_fdre_C_D)        0.077    36.576    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                 14.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.957%)  route 0.330ns (70.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.330     1.655    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X15Y46         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.836     1.559    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y46         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.103     1.456    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.070     1.526    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.140%)  route 0.123ns (39.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.562     1.182    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y60         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.323 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.123     1.446    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.491 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.491    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.357     1.199    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.120     1.319    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X13Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.434    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.running_clock_synced
    SLICE_X12Y60         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.831     1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y60         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.357     1.198    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.052     1.250    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X11Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.436    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X10Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.357     1.199    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.052     1.251    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.556     1.176    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/Q
                         net (fo=1, routed)           0.121     1.438    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16_n_0
    SLICE_X28Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.824     1.547    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/C
                         clock pessimism             -0.371     1.176    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.075     1.251    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.578%)  route 0.390ns (73.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.565     1.185    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.390     1.715    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X14Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.550    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                         clock pessimism             -0.103     1.447    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.076     1.523    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_20/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_21/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.556     1.176    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_20/Q
                         net (fo=1, routed)           0.104     1.421    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_20_n_0
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_21/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.824     1.547    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_21/C
                         clock pessimism             -0.371     1.176    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.047     1.223    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_21
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.179    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.132     1.475    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X12Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.550    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.337     1.213    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.059     1.272    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.556     1.176    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/Q
                         net (fo=1, routed)           0.145     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23_n_0
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.824     1.547    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y66         FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/C
                         clock pessimism             -0.371     1.176    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.075     1.251    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y58         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.148     1.331 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/Q
                         net (fo=6, routed)           0.087     1.418    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A3
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.098     1.516 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.516    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.556    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y58         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.373     1.183    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.121     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_26/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_15/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y65   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y56   design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.923ns  (logic 0.831ns (16.879%)  route 4.092ns (83.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936    24.829    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X14Y53         FDRE (Setup_fdre_C_CE)      -0.169    36.336    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.923ns  (logic 0.831ns (16.879%)  route 4.092ns (83.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936    24.829    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X14Y53         FDRE (Setup_fdre_C_CE)      -0.169    36.336    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.923ns  (logic 0.831ns (16.879%)  route 4.092ns (83.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936    24.829    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X14Y53         FDRE (Setup_fdre_C_CE)      -0.169    36.336    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.923ns  (logic 0.831ns (16.879%)  route 4.092ns (83.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936    24.829    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X14Y53         FDRE (Setup_fdre_C_CE)      -0.169    36.336    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.614ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.780ns  (logic 0.831ns (17.384%)  route 3.949ns (82.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.793    24.686    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X15Y55         FDCE (Setup_fdce_C_CE)      -0.205    36.300    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.300    
                         arrival time                         -24.686    
  -------------------------------------------------------------------
                         slack                                 11.614    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.686ns  (logic 0.831ns (17.734%)  route 3.855ns (82.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.698    24.591    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.228    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X12Y56         FDCE (Setup_fdce_C_CE)      -0.169    36.336    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.336    
                         arrival time                         -24.591    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.680ns  (logic 0.831ns (17.757%)  route 3.849ns (82.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.692    24.585    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.227    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.312    36.539    
                         clock uncertainty           -0.035    36.504    
    SLICE_X14Y57         FDCE (Setup_fdce_C_CE)      -0.169    36.335    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.335    
                         arrival time                         -24.585    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.612ns  (logic 0.831ns (18.018%)  route 3.781ns (81.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265    23.923    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.047 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471    24.518    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.227    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.539    
                         clock uncertainty           -0.035    36.504    
    SLICE_X13Y58         FDCE (Setup_fdce_C_CE)      -0.205    36.299    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.299    
                         arrival time                         -24.518    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.612ns  (logic 0.831ns (18.018%)  route 3.781ns (81.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265    23.923    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.047 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471    24.518    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.227    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.312    36.539    
                         clock uncertainty           -0.035    36.504    
    SLICE_X13Y58         FDCE (Setup_fdce_C_CE)      -0.205    36.299    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.299    
                         arrival time                         -24.518    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.484ns  (logic 0.831ns (18.531%)  route 3.653ns (81.469%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112    23.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.893 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.497    24.390    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439    36.227    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.312    36.539    
                         clock uncertainty           -0.035    36.504    
    SLICE_X12Y57         FDCE (Setup_fdce_C_CE)      -0.169    36.335    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.335    
                         arrival time                         -24.390    
  -------------------------------------------------------------------
                         slack                                 11.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.180    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.489    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.534 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.552    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.180    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.091     1.271    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.347 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.515    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X7Y66          LUT3 (Prop_lut3_I2_O)        0.045     1.560 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.560    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X7Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.578    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.206    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.091     1.297    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.180    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.552    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.597 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.597    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.552    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.180    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.092     1.272    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.619%)  route 0.345ns (64.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.846    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.146    17.992 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.190    18.183    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X9Y65          LUT1 (Prop_lut1_I0_O)        0.045    18.228 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.155    18.383    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.217    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.371    17.846    
    SLICE_X9Y65          FDCE (Hold_fdce_C_D)         0.077    17.923    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.923    
                         arrival time                          18.383    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.719ns  (logic 0.191ns (26.554%)  route 0.528ns (73.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 18.216 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.592    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.216    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.879    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.032    17.847    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.719ns  (logic 0.191ns (26.554%)  route 0.528ns (73.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 18.216 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.592    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.216    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.879    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.032    17.847    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.719ns  (logic 0.191ns (26.554%)  route 0.528ns (73.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 18.216 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.592    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.216    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.879    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.032    17.847    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.719ns  (logic 0.191ns (26.554%)  route 0.528ns (73.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 18.216 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.297    18.592    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.216    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.879    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.032    17.847    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.831ns  (logic 0.191ns (22.985%)  route 0.640ns (77.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.409    18.703    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.217    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X10Y65         FDRE (Hold_fdre_C_CE)       -0.012    17.868    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.868    
                         arrival time                          18.703    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.831ns  (logic 0.191ns (22.985%)  route 0.640ns (77.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.250    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.295 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.409    18.703    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.217    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X10Y65         FDRE (Hold_fdre_C_CE)       -0.012    17.868    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.868    
                         arrival time                          18.703    
  -------------------------------------------------------------------
                         slack                                  0.835    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X9Y64    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y67    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y66    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
  To Clock:  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ip_out_clk_ip_core_1
  To Clock:  clk_ip_out_clk_ip_core_1

Setup :            0  Failing Endpoints,  Worst Slack        3.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.966ns (16.919%)  route 4.744ns (83.081%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 10.773 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.951     7.334    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X5Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513    10.773    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X5Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/C
                         clock pessimism              0.080    10.853    
                         clock uncertainty           -0.073    10.779    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    10.350    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.966ns (17.070%)  route 4.693ns (82.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 10.773 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.283    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513    10.773    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C
                         clock pessimism              0.094    10.867    
                         clock uncertainty           -0.073    10.793    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    10.364    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.966ns (17.070%)  route 4.693ns (82.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 10.773 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.283    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513    10.773    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C
                         clock pessimism              0.094    10.867    
                         clock uncertainty           -0.073    10.793    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    10.364    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.966ns (17.070%)  route 4.693ns (82.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 10.773 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.283    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513    10.773    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
                         clock pessimism              0.094    10.867    
                         clock uncertainty           -0.073    10.793    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    10.364    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.966ns (17.070%)  route 4.693ns (82.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 10.773 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.283    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513    10.773    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C
                         clock pessimism              0.094    10.867    
                         clock uncertainty           -0.073    10.793    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    10.364    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.966ns (17.385%)  route 4.590ns (82.615%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 10.772 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.798     7.181    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512    10.772    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
                         clock pessimism              0.080    10.852    
                         clock uncertainty           -0.073    10.778    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    10.349    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.966ns (17.498%)  route 4.555ns (82.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 10.772 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.762     7.145    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512    10.772    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
                         clock pessimism              0.094    10.866    
                         clock uncertainty           -0.073    10.792    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    10.363    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.966ns (17.775%)  route 4.469ns (82.225%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 10.774 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.676     7.059    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.514    10.774    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C
                         clock pessimism              0.094    10.868    
                         clock uncertainty           -0.073    10.794    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    10.365    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.966ns (17.784%)  route 4.466ns (82.216%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 10.775 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.673     7.056    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.515    10.775    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C
                         clock pessimism              0.094    10.869    
                         clock uncertainty           -0.073    10.795    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    10.366    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_ip_out_clk_ip_core_1 rise@9.259ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.966ns (17.784%)  route 4.466ns (82.216%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 10.775 - 9.259 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.624     1.624    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[4]/Q
                         net (fo=49, routed)          2.285     4.329    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/row_and_col[0]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.299     4.628 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.708    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.832 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.259    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.673     7.056    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455    10.715    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     7.581 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.168    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.259 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.515    10.775    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C
                         clock pessimism              0.094    10.869    
                         clock uncertainty           -0.073    10.795    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429    10.366    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585     0.585    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X1Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/Q
                         net (fo=9, routed)           0.132     0.858    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[0]
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.049     0.907 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.907    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[3]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854     0.854    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.107     0.705    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585     0.585    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X1Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[0]/Q
                         net (fo=9, routed)           0.132     0.858    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[0]
    SLICE_X0Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.903 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.903    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[1]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854     0.854    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[1]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092     0.690    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.429%)  route 0.169ns (47.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585     0.585    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y27          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/Q
                         net (fo=6, routed)           0.169     0.894    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col[8]_i_1/O
                         net (fo=1, routed)           0.000     0.939    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_0[8]
    SLICE_X2Y29          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855     0.855    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y29          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[8]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120     0.720    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/col_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.281%)  route 0.144ns (43.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585     0.585    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y27          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/Q
                         net (fo=6, routed)           0.144     0.870    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[8]
    SLICE_X3Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.915 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.915    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[8]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853     0.853    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y27          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091     0.676    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583     0.583    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/Q
                         net (fo=8, routed)           0.161     0.908    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[7]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.953 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.953    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[7]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851     0.851    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121     0.704    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583     0.583    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/Q
                         net (fo=11, routed)          0.174     0.921    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[1]
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.043     0.964 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.964    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[2]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851     0.851    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[2]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.131     0.714    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583     0.583    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/Q
                         net (fo=11, routed)          0.174     0.921    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.966 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.966    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count[1]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851     0.851    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X2Y26          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     0.703    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.810%)  route 0.187ns (50.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586     0.586    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y29          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[6]/Q
                         net (fo=8, routed)           0.187     0.914    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[6]
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[8]_i_1/O
                         net (fo=2, routed)           0.000     0.959    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[8]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856     0.856    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y30          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[8]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092     0.693    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.587     0.587    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y30          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/Q
                         net (fo=5, routed)           0.173     0.901    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[9]
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[9]_i_1/O
                         net (fo=2, routed)           0.000     0.946    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[9]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856     0.856    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y30          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092     0.679    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_ip_out_clk_ip_core_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.585     0.585    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[3]/Q
                         net (fo=10, routed)          0.137     0.850    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[3]
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.098     0.948 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[4]_i_1/O
                         net (fo=2, routed)           0.000     0.948    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count[4]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854     0.854    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X0Y28          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[4]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092     0.677    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ip_out_clk_ip_core_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y34      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y34      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y34      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y33      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y35      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y37      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y42      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y42      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y46      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y42      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y42      design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ip_core_1
  To Clock:  clkfbout_clk_ip_core_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ip_core_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.408ns (33.769%)  route 4.723ns (66.231%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=94, routed)          2.432     1.933    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     2.057 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.057    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.458 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.572 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.572    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.686    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.800    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.914    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.028    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.142 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.142    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.455 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           0.588     4.044    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[14]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.306     4.350 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3/O
                         net (fo=8, routed)           0.848     5.198    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_5
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124     5.322 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__15/O
                         net (fo=2, routed)           0.854     6.176    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[30]
    SLICE_X11Y48         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.452     8.457    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X11Y48         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.067     8.799    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 2.180ns (30.566%)  route 4.952ns (69.434%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=94, routed)          2.432     1.933    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     2.057 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.057    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.458 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.572 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.572    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.686    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.800    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.914    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.227 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           0.553     3.781    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[6]
    SLICE_X15Y46         LUT5 (Prop_lut5_I0_O)        0.306     4.087 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__29/O
                         net (fo=8, routed)           1.047     5.134    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_21
    SLICE_X5Y45          LUT6 (Prop_lut6_I2_O)        0.124     5.258 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__23/O
                         net (fo=2, routed)           0.919     6.177    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[22]
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451     8.456    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.058     8.807    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 2.312ns (33.365%)  route 4.617ns (66.635%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=94, routed)          2.432     1.933    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     2.057 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.057    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.458 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.572 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.572    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.686    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.800    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.914    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.028    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_1
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.362 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.727     4.090    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[8]
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.303     4.393 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__28/O
                         net (fo=8, routed)           0.768     5.161    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_17
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.124     5.285 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__21/O
                         net (fo=2, routed)           0.690     5.975    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[24]
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451     8.456    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.061     8.804    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 1.901ns (26.801%)  route 5.192ns (73.199%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.560    -0.952    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X15Y32         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=43, routed)          2.461     1.966    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/D[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.090 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.741     2.831    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA_4.of_read_mem_write_op3_conflict_part1
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.955 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native_i_1__72/O
                         net (fo=1, routed)           0.000     2.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.356 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.356    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.627 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=326, routed)         1.990     5.616    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y37         MUXF7 (Prop_muxf7_S_O)       0.525     6.141 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.141    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/of_instr_ii_28
    SLICE_X28Y37         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.443     8.448    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Clk
    SLICE_X28Y37         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.064     9.001    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.946ns (29.676%)  route 4.611ns (70.324%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.558    -0.954    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.247     0.749    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I2_O)        0.154     0.903 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=17, routed)          0.528     1.431    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_249_in
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.327     1.758 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__6/O
                         net (fo=1, routed)           0.721     2.480    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X11Y50         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     3.365 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.095     4.460    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.124     4.584 r  design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=4, routed)           1.020     5.603    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y8          RAMB36E1                                     r  design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.493     8.497    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.981    
                         clock uncertainty           -0.074     8.907    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.464    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.901ns (26.814%)  route 5.188ns (73.186%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.560    -0.952    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X15Y32         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=43, routed)          2.461     1.966    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/D[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.090 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.741     2.831    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA_4.of_read_mem_write_op3_conflict_part1
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.955 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native_i_1__72/O
                         net (fo=1, routed)           0.000     2.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.356 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.356    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.627 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=326, routed)         1.986     5.613    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y39         MUXF7 (Prop_muxf7_S_O)       0.525     6.138 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.138    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X28Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.445     8.450    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X28Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.064     9.003    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.921ns (27.178%)  route 5.147ns (72.822%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.560    -0.952    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X15Y32         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=43, routed)          2.461     1.966    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/D[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.090 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.741     2.831    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA_4.of_read_mem_write_op3_conflict_part1
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.955 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native_i_1__72/O
                         net (fo=1, routed)           0.000     2.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.356 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.356    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.627 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=326, routed)         1.945     5.572    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X29Y39         MUXF7 (Prop_muxf7_S_O)       0.545     6.117 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.117    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/of_instr_ii_31
    SLICE_X29Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.445     8.450    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Clk
    SLICE_X29Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.064     9.003    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 1.921ns (27.232%)  route 5.133ns (72.768%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.560    -0.952    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X15Y32         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=43, routed)          2.461     1.966    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/D[1]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.090 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.741     2.831    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA_4.of_read_mem_write_op3_conflict_part1
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.955 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_4.of_read_mem_write_op3_conflict_INST1/Using_FPGA.Native_i_1__72/O
                         net (fo=1, routed)           0.000     2.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_9
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.356 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.356    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.627 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=326, routed)         1.931     5.558    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_S_O)       0.545     6.103 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.103    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/of_instr_ii_32
    SLICE_X28Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.444     8.449    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X28Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)        0.064     9.002    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.066ns (30.230%)  route 4.768ns (69.770%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]/Q
                         net (fo=94, routed)          2.432     1.933    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.124     2.057 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.057    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_9
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.458 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.572 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.572    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.686    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.800    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.113 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           0.427     3.541    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_48[2]
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.306     3.847 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_2__31/O
                         net (fo=8, routed)           1.142     4.989    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_29
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.124     5.113 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__27/O
                         net (fo=2, routed)           0.767     5.879    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/D[18]
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451     8.456    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X9Y47          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[13]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.081     8.784    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@10.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.820ns (29.400%)  route 4.371ns (70.600%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.564    -0.948    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X10Y36         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=8, routed)           1.643     1.214    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.338    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.739 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.739    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.853 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.853    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.967    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.189 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=6, routed)           1.669     3.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Data_Addr[5]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.327     4.184 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=5, routed)           1.059     5.243    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y5          RAMB36E1                                     r  design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.478     8.482    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.564     9.046    
                         clock uncertainty           -0.074     8.972    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790     8.182    design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  2.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMS32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[0]/Q
                         net (fo=34, routed)          0.231    -0.219    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/ADDRD0
    SLICE_X2Y35          RAMS32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.267    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.589    -0.592    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X4Y35          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[31]/Q
                         net (fo=1, routed)           0.118    -0.334    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/DIA0
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.861    -0.829    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.407    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_5_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_5_clk_wiz_1_0 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.591%)  route 0.206ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.591    -0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X3Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/write_pointer_reg[2]/Q
                         net (fo=32, routed)          0.206    -0.243    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/ADDRD2
    SLICE_X2Y34          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.860    -0.830    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.322    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_5_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_5_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_5_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y50      design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_5_clk_wiz_1_0
  To Clock:  clkfbout_design_5_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_5_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_5_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  clk_ip_out_clk_ip_core_1

Setup :          496  Failing Endpoints,  Worst Slack       -6.236ns,  Total Violation    -2875.311ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.638ns  (logic 0.609ns (7.050%)  route 8.029ns (92.950%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 121.883 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.122   127.759    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/ADDRD0
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512   121.883    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/WCLK
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMA/CLK
                         clock pessimism              0.000   121.883    
                         clock uncertainty           -0.212   121.671    
    SLICE_X6Y35          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.524    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                        121.523    
                         arrival time                        -127.759    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.638ns  (logic 0.609ns (7.050%)  route 8.029ns (92.950%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 121.883 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.122   127.759    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/ADDRD0
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512   121.883    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/WCLK
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMB/CLK
                         clock pessimism              0.000   121.883    
                         clock uncertainty           -0.212   121.671    
    SLICE_X6Y35          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.524    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                        121.523    
                         arrival time                        -127.759    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.638ns  (logic 0.609ns (7.050%)  route 8.029ns (92.950%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 121.883 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.122   127.759    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/ADDRD0
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512   121.883    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/WCLK
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMC/CLK
                         clock pessimism              0.000   121.883    
                         clock uncertainty           -0.212   121.671    
    SLICE_X6Y35          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.524    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                        121.523    
                         arrival time                        -127.759    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.638ns  (logic 0.609ns (7.050%)  route 8.029ns (92.950%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 121.883 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.122   127.759    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/ADDRD0
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512   121.883    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/WCLK
    SLICE_X6Y35          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMD/CLK
                         clock pessimism              0.000   121.883    
                         clock uncertainty           -0.212   121.671    
    SLICE_X6Y35          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.524    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_128_191_6_8/RAMD
  -------------------------------------------------------------------
                         required time                        121.523    
                         arrival time                        -127.759    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.204ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.611ns  (logic 0.609ns (7.072%)  route 8.002ns (92.928%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 121.888 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.096   127.733    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/ADDRD0
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.517   121.888    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/WCLK
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMA/CLK
                         clock pessimism              0.000   121.888    
                         clock uncertainty           -0.212   121.676    
    SLICE_X2Y40          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.529    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMA
  -------------------------------------------------------------------
                         required time                        121.529    
                         arrival time                        -127.733    
  -------------------------------------------------------------------
                         slack                                 -6.204    

Slack (VIOLATED) :        -6.204ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.611ns  (logic 0.609ns (7.072%)  route 8.002ns (92.928%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 121.888 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.096   127.733    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/ADDRD0
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.517   121.888    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/WCLK
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMB/CLK
                         clock pessimism              0.000   121.888    
                         clock uncertainty           -0.212   121.676    
    SLICE_X2Y40          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.529    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMB
  -------------------------------------------------------------------
                         required time                        121.529    
                         arrival time                        -127.733    
  -------------------------------------------------------------------
                         slack                                 -6.204    

Slack (VIOLATED) :        -6.204ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.611ns  (logic 0.609ns (7.072%)  route 8.002ns (92.928%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 121.888 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.096   127.733    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/ADDRD0
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.517   121.888    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/WCLK
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMC/CLK
                         clock pessimism              0.000   121.888    
                         clock uncertainty           -0.212   121.676    
    SLICE_X2Y40          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.529    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMC
  -------------------------------------------------------------------
                         required time                        121.529    
                         arrival time                        -127.733    
  -------------------------------------------------------------------
                         slack                                 -6.204    

Slack (VIOLATED) :        -6.204ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.611ns  (logic 0.609ns (7.072%)  route 8.002ns (92.928%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 121.888 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.096   127.733    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/ADDRD0
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.517   121.888    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/WCLK
    SLICE_X2Y40          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMD/CLK
                         clock pessimism              0.000   121.888    
                         clock uncertainty           -0.212   121.676    
    SLICE_X2Y40          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.529    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_9_11/RAMD
  -------------------------------------------------------------------
                         required time                        121.529    
                         arrival time                        -127.733    
  -------------------------------------------------------------------
                         slack                                 -6.204    

Slack (VIOLATED) :        -6.160ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.564ns  (logic 0.609ns (7.111%)  route 7.955ns (92.889%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 121.885 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.049   127.686    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD0
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.514   121.885    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.000   121.885    
                         clock uncertainty           -0.212   121.673    
    SLICE_X6Y38          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.526    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                        121.526    
                         arrival time                        -127.686    
  -------------------------------------------------------------------
                         slack                                 -6.160    

Slack (VIOLATED) :        -6.160ns  (required time - arrival time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_ip_out_clk_ip_core_1 rise@120.370ns - clk_out1_design_5_clk_wiz_1_0 rise@120.000ns)
  Data Path Delay:        8.564ns  (logic 0.609ns (7.111%)  route 7.955ns (92.889%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 121.885 - 120.370 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 119.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   122.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   115.731 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   117.392    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.488 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.633   119.121    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/s00_axis_aclk
    SLICE_X1Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456   119.577 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/read_pointer_reg[2]/Q
                         net (fo=22, routed)          3.907   123.484    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/ADDRC2
    SLICE_X2Y36          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153   123.637 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMC/O
                         net (fo=80, routed)          4.049   127.686    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD0
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455   121.826    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   118.692 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   120.279    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   120.370 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.514   121.885    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.000   121.885    
                         clock uncertainty           -0.212   121.673    
    SLICE_X6Y38          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.147   121.526    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                        121.526    
                         arrival time                        -127.686    
  -------------------------------------------------------------------
                         slack                                 -6.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.056ns (28.309%)  route 2.674ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.674     2.249    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD5
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.632     1.632    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.212     1.845    
    SLICE_X6Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.245    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.056ns (28.309%)  route 2.674ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.674     2.249    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD5
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.632     1.632    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.212     1.845    
    SLICE_X6Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.245    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.056ns (28.309%)  route 2.674ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.674     2.249    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD5
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.632     1.632    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.212     1.845    
    SLICE_X6Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.245    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.056ns (28.309%)  route 2.674ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.674     2.249    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/ADDRD5
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.632     1.632    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/WCLK
    SLICE_X6Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMD/CLK
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.212     1.845    
    SLICE_X6Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.245    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.056ns (28.252%)  route 2.682ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.682     2.257    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/ADDRD5
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.627     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.212     1.840    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.240    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.056ns (28.252%)  route 2.682ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.682     2.257    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/ADDRD5
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.627     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.212     1.840    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.240    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.056ns (28.252%)  route 2.682ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.682     2.257    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/ADDRD5
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.627     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.212     1.840    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.240    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.056ns (28.252%)  route 2.682ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.682     2.257    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/ADDRD5
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.627     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMD/CLK
                         clock pessimism              0.000     1.627    
                         clock uncertainty            0.212     1.840    
    SLICE_X2Y31          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.240    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_192_255_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.056ns (28.182%)  route 2.691ns (71.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.691     2.266    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/ADDRD5
    SLICE_X2Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.635     1.635    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/WCLK
    SLICE_X2Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.212     1.848    
    SLICE_X2Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.248    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_ip_out_clk_ip_core_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ip_out_clk_ip_core_1 rise@0.000ns - clk_out1_design_5_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.056ns (28.182%)  route 2.691ns (71.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.514    -1.481    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.425 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/AXI_Stream_FIFO_inst/fifo_reg_0_15_12_17/RAMA_D1/O
                         net (fo=80, routed)          2.691     2.266    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/ADDRD5
    SLICE_X2Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.635     1.635    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/WCLK
    SLICE_X2Y38          RAMD64E                                      r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.212     1.848    
    SLICE_X2Y38          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.400     2.248    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/RAM_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.018    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.456ns (34.855%)  route 2.722ns (65.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.722     4.178    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y62          FDRE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.505    -1.491    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.565ns (40.542%)  route 2.296ns (59.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.296     3.737    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.124     3.861 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.861    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.502    -1.494    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.255ns (21.067%)  route 0.954ns (78.933%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.954     1.163    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y63          LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.208    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.856    -0.833    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.224ns (16.492%)  route 1.136ns (83.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.360    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y62          FDRE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.859    -0.830    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.555    -0.957    design_5_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.181    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     0.305 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.438    -1.558    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.438    -1.558    design_5_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  design_5_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.629    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.100    -0.529 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.555    -0.957    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 3.505ns (57.876%)  route 2.551ns (42.124%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.566     3.256    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.873 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.563    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.423 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.537 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.537    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.830 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.833     7.663    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X12Y55         LUT3 (Prop_lut3_I1_O)        0.373     8.036 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_5/O
                         net (fo=1, routed)           0.446     8.482    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.606 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.581     9.188    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.312    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 3.505ns (58.927%)  route 2.443ns (41.073%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.566     3.256    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.873 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.563    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.423 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.537 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.537    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.830 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.833     7.663    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X12Y55         LUT3 (Prop_lut3_I1_O)        0.373     8.036 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_5/O
                         net (fo=1, routed)           0.446     8.482    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.606 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.473     9.080    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.124     9.204 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.204    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 1.154ns (25.480%)  route 3.375ns (74.520%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.401     5.104    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y35         LUT5 (Prop_lut5_I1_O)        0.154     5.258 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.974     7.233    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.327     7.560 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__14/O
                         net (fo=1, routed)           0.000     7.560    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I1115_out
    SLICE_X28Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     7.777 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.777    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X28Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.445    -1.550    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X28Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 1.154ns (25.949%)  route 3.293ns (74.051%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.401     5.104    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y35         LUT5 (Prop_lut5_I1_O)        0.154     5.258 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.892     7.151    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.327     7.478 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__15/O
                         net (fo=1, routed)           0.000     7.478    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/I127_out
    SLICE_X29Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     7.695 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.695    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/of_instr_ii_7
    SLICE_X29Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X29Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 0.949ns (24.685%)  route 2.895ns (75.315%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.885     4.589    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.713 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           2.010     6.723    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[2]
    SLICE_X15Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.847 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.847    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7/I17_out
    SLICE_X15Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     7.092 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.092    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/of_instr_ii_2
    SLICE_X15Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.450    -1.545    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Clk
    SLICE_X15Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.154ns (30.653%)  route 2.611ns (69.347%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.557     3.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y30         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456     3.703 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.311     5.014    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.154     5.168 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.300     6.467    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.794 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__10/O
                         net (fo=1, routed)           0.000     6.794    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I1107_out
    SLICE_X29Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     7.011 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     7.011    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X29Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.445    -1.550    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X29Y39         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.744ns  (logic 1.011ns (27.006%)  route 2.733ns (72.994%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.906     4.671    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.795 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.827     6.622    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[3]
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.746 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__7/O
                         net (fo=1, routed)           0.000     6.746    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/I111_out
    SLICE_X15Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     6.991 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.991    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/of_instr_ii_3
    SLICE_X15Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451    -1.544    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Clk
    SLICE_X15Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.213ns (32.631%)  route 2.504ns (67.369%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.339     5.105    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y38         LUT5 (Prop_lut5_I1_O)        0.152     5.257 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.165     6.422    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X28Y38         LUT3 (Prop_lut3_I2_O)        0.326     6.748 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__16/O
                         net (fo=1, routed)           0.000     6.748    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/I1119_out
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.965 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.965    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_instr_ii_30
    SLICE_X28Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.444    -1.551    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X28Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 1.148ns (30.982%)  route 2.557ns (69.018%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.109     4.813    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y31         LUT5 (Prop_lut5_I1_O)        0.152     4.965 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.448     6.413    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[1]
    SLICE_X14Y29         LUT5 (Prop_lut5_I3_O)        0.326     6.739 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_i_2__66/O
                         net (fo=1, routed)           0.000     6.739    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X14Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     6.953 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.953    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X14Y29         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.439    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X14Y29         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.696ns  (logic 1.234ns (33.390%)  route 2.462ns (66.610%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.248    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.339     5.105    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y38         LUT5 (Prop_lut5_I1_O)        0.152     5.257 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.123     6.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.326     6.705 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     6.705    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I033_out
    SLICE_X29Y44         MUXF7 (Prop_muxf7_I0_O)      0.238     6.943 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.943    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X29Y44         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X29Y44         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.190%)  route 0.106ns (42.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.324 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.106     1.429    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X14Y59         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y59         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.494%)  route 0.114ns (43.506%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.148     1.331 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.114     1.445    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X15Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.143     1.467    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.343%)  route 0.407ns (68.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.562     1.182    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y35         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.181     1.504    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.549 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.226     1.775    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X14Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.834    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.528%)  route 0.423ns (69.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.558     1.178    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y30         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.191     1.510    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.555 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.232     1.787    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X14Y34         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.830    -0.860    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y34         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/CLK

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.293ns (47.310%)  route 0.326ns (52.690%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.562     1.182    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y35         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.252     1.575    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.620 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.074     1.694    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[17]
    SLICE_X15Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.739 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.000     1.739    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/I073_out
    SLICE_X15Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.801 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.801    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/of_instr_ii_18
    SLICE_X15Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.834    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X15Y38         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.304ns (48.570%)  route 0.322ns (51.430%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.179    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.139     1.459    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.504 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.183     1.687    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[19]
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.732 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__133/O
                         net (fo=1, routed)           0.000     1.732    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7/I081_out
    SLICE_X12Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     1.805 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.805    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/of_instr_ii_20
    SLICE_X12Y33         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.829    -0.861    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Clk
    SLICE_X12Y33         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.227ns (35.780%)  route 0.407ns (64.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.562     1.182    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y35         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.128     1.310 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.236     1.546    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.099     1.645 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.172     1.816    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X14Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.834    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.293ns (45.669%)  route 0.349ns (54.331%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.562     1.182    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y35         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.181     1.504    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.549 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.167     1.716    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[16]
    SLICE_X15Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.761 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__130/O
                         net (fo=1, routed)           0.000     1.761    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/I069_out
    SLICE_X15Y37         MUXF7 (Prop_muxf7_I0_O)      0.062     1.823 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.823    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X15Y37         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.858    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X15Y37         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.185ns (28.539%)  route 0.463ns (71.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.179    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.277     1.597    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X12Y31         LUT5 (Prop_lut5_I1_O)        0.044     1.641 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.186     1.827    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[26]
    SLICE_X14Y32         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.828    -0.862    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X14Y32         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][6]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.634ns  (logic 0.580ns (35.499%)  route 1.054ns (64.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.241    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.697 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           1.054     4.751    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     4.875 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.875    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.502    -1.494    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.911ns  (logic 2.126ns (43.290%)  route 2.785ns (56.710%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.925     4.689    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.269 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.269    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.383    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.676 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.833     6.509    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X12Y55         LUT3 (Prop_lut3_I1_O)        0.373     6.882 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_5/O
                         net (fo=1, routed)           0.446     7.328    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.581     8.033    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.124     8.157 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.157    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 2.126ns (44.264%)  route 2.677ns (55.736%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.925     4.689    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.269 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.269    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.383    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.676 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.833     6.509    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X12Y55         LUT3 (Prop_lut3_I1_O)        0.373     6.882 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_5/O
                         net (fo=1, routed)           0.446     7.328    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.473     7.925    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.049 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.049    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.430ns  (logic 1.505ns (61.937%)  route 0.925ns (38.063%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.925     4.689    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.269 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.269    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.383    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.676 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.676    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X11Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451    -1.544    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.123ns  (logic 0.766ns (36.087%)  route 1.357ns (63.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.848     4.612    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.736 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.509     5.245    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.369 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.369    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.766ns (36.275%)  route 1.346ns (63.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.848     4.612    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.736 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.498     5.234    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.358 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.358    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.087ns  (logic 0.642ns (30.762%)  route 1.445ns (69.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.445     5.209    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X12Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.333 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.333    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X12Y49         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.451    -1.544    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y49         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.013ns  (logic 0.766ns (38.057%)  route 1.247ns (61.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.814     4.578    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y55         LUT5 (Prop_lut5_I4_O)        0.124     4.702 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.433     5.135    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.259 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.259    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.442ns  (logic 0.642ns (44.519%)  route 0.800ns (55.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.518     3.764 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.800     4.564    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     4.688 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.688    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.580ns (44.186%)  route 0.733ns (55.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.241    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.697 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.733     4.430    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X9Y60          LUT2 (Prop_lut2_I1_O)        0.124     4.554 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.554    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.438    -1.558    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.500%)  route 0.424ns (69.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.180    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.424     1.745    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.790    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.856    -0.833    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y63          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     1.378    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.112     1.437    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.833    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X15Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.523%)  route 0.094ns (36.477%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     1.347 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.094     1.441    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.221%)  route 0.150ns (47.779%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.348 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.150     1.498    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.833    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X15Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.164     1.347 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.511    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.771%)  route 0.242ns (63.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.183    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.242     1.566    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X9Y57          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.832    -0.857    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X9Y57          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.375%)  route 0.190ns (47.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     1.348 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.190     1.538    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X15Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.583 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.833    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.092%)  route 0.267ns (58.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.180    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y64          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.267     1.588    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X9Y60          LUT2 (Prop_lut2_I1_O)        0.045     1.633 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.831    -0.858    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X9Y60          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.646%)  route 0.259ns (55.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     1.348 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.259     1.607    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X14Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.652 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.652    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.833    -0.856    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.071ns  (logic 0.480ns (7.907%)  route 5.591ns (92.093%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.536     4.536    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.153     4.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.054     5.744    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.327     6.071 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     6.071    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.434     2.889    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 0.480ns (7.920%)  route 5.581ns (92.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.536     4.536    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.153     4.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.044     5.734    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.327     6.061 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.061    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.434     2.889    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.372ns (6.844%)  route 5.063ns (93.156%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.219     3.219    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.343 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.808     4.151    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X4Y66          LUT4 (Prop_lut4_I0_O)        0.124     4.275 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           1.036     5.311    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.124     5.435 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.435    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.433     2.888    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 0.124ns (2.339%)  route 5.176ns (97.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.536     4.536    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     4.660 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.640     5.300    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500     2.955    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 0.124ns (2.417%)  route 5.005ns (97.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.129    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500     2.955    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 0.124ns (2.417%)  route 5.005ns (97.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.129    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500     2.955    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 0.124ns (2.417%)  route 5.005ns (97.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.129    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500     2.955    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.747     5.125    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.747     5.125    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          4.254     4.254    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X9Y67          LUT3 (Prop_lut3_I1_O)        0.124     4.378 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.747     5.125    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.444     0.444    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.444     0.444    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.444     0.444    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.000ns (0.000%)  route 0.444ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.444     0.444    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.832     1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.514     0.514    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.833     1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.211ns (23.777%)  route 3.882ns (76.223%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.558    -0.954    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.247     0.749    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I2_O)        0.154     0.903 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=17, routed)          0.790     1.693    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_249_in
    SLICE_X10Y52         LUT5 (Prop_lut5_I4_O)        0.327     2.020 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_without_full_or_jump_inferred_i_2/O
                         net (fo=1, routed)           0.282     2.302    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_stall_no_sleep__1
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.426 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_without_full_or_jump_inferred_i_1/O
                         net (fo=3, routed)           0.848     3.274    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/in0
    SLICE_X10Y51         LUT5 (Prop_lut5_I4_O)        0.150     3.424 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg[25]_i_1/O
                         net (fo=1, routed)           0.715     4.139    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]_0
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.441     2.896    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.937ns (31.654%)  route 2.023ns (68.346%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.558    -0.954    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.247     0.749    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I2_O)        0.154     0.903 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=17, routed)          0.776     1.679    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_249_in
    SLICE_X10Y50         LUT3 (Prop_lut3_I2_O)        0.327     2.006 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Serial_Dbg_Intf.status_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.006    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/FSL_Stall
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.442     2.897    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.518ns (32.532%)  route 1.074ns (67.468%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.558    -0.954    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y52          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           1.074     0.638    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X10Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y59         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.518ns (36.216%)  route 0.912ns (63.784%))
  Logic Levels:           0  
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.569    -0.943    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.912     0.488    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X28Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.447     2.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.420ns  (logic 0.518ns (36.473%)  route 0.902ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.568    -0.944    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.902     0.477    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.447     2.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.413ns  (logic 0.518ns (36.667%)  route 0.895ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.569    -0.943    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.895     0.470    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X28Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.447     2.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y45         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.518ns (36.758%)  route 0.891ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.569    -0.943    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.891     0.467    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.447     2.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.397ns  (logic 0.518ns (37.075%)  route 0.879ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.568    -0.944    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.879     0.454    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.447     2.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.378ns  (logic 0.456ns (33.081%)  route 0.922ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.568    -0.944    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.922     0.435    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.446     2.902    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.456ns (34.621%)  route 0.861ns (65.379%))
  Logic Levels:           0  
  Clock Path Skew:        3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.558    -0.954    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y51         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.861     0.363    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X28Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.448     2.904    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.337ns (54.552%)  route 0.281ns (45.448%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.337    -1.218 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.281    -0.937    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.367ns (59.673%)  route 0.248ns (40.327%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y44         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.248    -0.933    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.566     3.256    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.367ns (58.814%)  route 0.257ns (41.186%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y44         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.257    -0.924    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[17]
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.566     3.256    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y43         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.278    -0.910    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y55         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.278    -0.910    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.367ns (56.302%)  route 0.285ns (43.698%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y50          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.285    -0.903    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.130%)  route 0.287ns (43.870%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.441    -1.555    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y50          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.287    -0.901    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.558     3.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y50         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.585%)  route 0.282ns (43.415%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y46         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.282    -0.899    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X29Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.567     3.257    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.481%)  route 0.283ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.447    -1.548    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y46         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.181 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.283    -0.898    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X28Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.567     3.257    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y47         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.421%)  route 0.320ns (46.579%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.446    -1.549    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.320    -0.862    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[27]
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.565     3.255    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y41         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 1.795ns (20.137%)  route 7.119ns (79.863%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265    23.923    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.153    24.076 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.693    24.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.331    25.100 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.824    25.924    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.048 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.237    27.285    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.153    27.438 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.054    28.492    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.327    28.819 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.819    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.434     2.889    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.795ns (20.160%)  route 7.109ns (79.840%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265    23.923    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.153    24.076 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.693    24.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.331    25.100 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.824    25.924    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.048 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.237    27.285    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.153    27.438 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.044    28.482    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.327    28.809 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.809    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.434     2.889    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.439ns (20.315%)  route 5.645ns (79.685%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124    22.657 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265    23.923    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.153    24.076 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.693    24.769    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.331    25.100 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.824    25.924    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X11Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.048 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.818    26.865    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.124    26.989 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.989    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.433     2.888    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.067ns (19.217%)  route 4.485ns (80.783%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.748    25.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X10Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.448     2.904    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y38         SRL16E                                       r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.067ns (19.217%)  route 4.485ns (80.783%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.748    25.458    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X10Y38         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.448     2.904    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X10Y38         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.067ns (19.954%)  route 4.280ns (80.046%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.543    25.253    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X10Y41         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.450     2.906    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X10Y41         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.067ns (20.491%)  route 4.140ns (79.509%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.403    25.113    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X10Y43         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.451     2.907    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X10Y43         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.067ns (20.589%)  route 4.115ns (79.411%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.378    25.088    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X12Y44         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.450     2.906    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X12Y44         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.067ns (21.099%)  route 3.990ns (78.901%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.253    24.963    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X10Y45         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.451     2.907    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X10Y45         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.067ns (21.790%)  route 3.830ns (78.210%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.239ns = ( 19.906 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550    19.906    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X9Y65          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.459    20.365 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.200    21.565    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.124    21.689 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844    22.533    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT3 (Prop_lut3_I1_O)        0.153    22.686 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.692    23.379    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.331    23.710 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.093    24.802    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X10Y47         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.452     2.908    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X10Y47         SRLC16E                                      r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.103%)  route 0.246ns (56.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.206    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.347 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.246     1.592    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.637 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.637    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.463%)  route 0.120ns (38.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.120    18.138    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.045    18.183 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.183    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X6Y67          FDPE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y67          FDPE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.071ns (4.224%)  route 1.610ns (95.776%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.811    18.098    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.045    18.143 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.204    18.348    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X6Y67          FDPE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y67          FDPE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.191ns (36.606%)  route 0.331ns (63.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.219    18.237    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.045    18.282 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.394    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.853     1.576    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.191ns (36.606%)  route 0.331ns (63.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.219    18.237    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.045    18.282 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.394    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.853     1.576    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.191ns (36.606%)  route 0.331ns (63.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.219    18.237    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.045    18.282 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.394    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.853     1.576    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.191ns (36.606%)  route 0.331ns (63.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.219    18.237    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.045    18.282 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.394    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.853     1.576    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.281ns (48.023%)  route 0.304ns (51.977%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns = ( 17.845 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559    17.845    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.146    17.991 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          0.150    18.142    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.045    18.187 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_6/O
                         net (fo=1, routed)           0.089    18.276    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_6_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.045    18.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.065    18.386    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.045    18.431 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.431    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.551    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.281ns (47.859%)  route 0.306ns (52.141%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns = ( 17.845 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559    17.845    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X9Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.146    17.991 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          0.150    18.142    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.045    18.187 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_6/O
                         net (fo=1, routed)           0.089    18.276    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_6_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.045    18.321 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.067    18.388    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I4_O)        0.045    18.433 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    18.433    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.551    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y65          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.191ns (32.799%)  route 0.391ns (67.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.206ns = ( 17.872 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.872    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.146    18.018 f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.268    18.286    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045    18.331 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.124    18.455    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X11Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.124ns (3.165%)  route 3.794ns (96.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.642     3.918    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y67          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.124ns (3.165%)  route 3.794ns (96.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.642     3.918    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y67          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.124ns (3.165%)  route 3.794ns (96.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.642     3.918    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y67          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.124ns (3.165%)  route 3.794ns (96.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.642     3.918    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y67          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.499     2.954    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 0.124ns (3.178%)  route 3.778ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.799     2.799    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.124     2.923 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.980     3.902    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    19.556    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 0.124ns (3.178%)  route 3.778ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.799     2.799    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.124     2.923 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.980     3.902    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    19.556    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 0.124ns (3.178%)  route 3.778ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.799     2.799    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.124     2.923 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.980     3.902    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    19.556    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 0.124ns (3.178%)  route 3.778ns (96.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.799     2.799    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.124     2.923 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.980     3.902    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    19.556    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y65         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 0.124ns (3.281%)  route 3.655ns (96.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.503     3.779    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y66          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500    19.621    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 0.124ns (3.281%)  route 3.655ns (96.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.152     3.152    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.503     3.779    design_5_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y66          FDCE                                         f  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.500    19.621    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y66          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.304     1.304    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X8Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.349 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.113     1.462    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.048ns (3.048%)  route 1.527ns (96.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.298     1.298    design_5_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.048     1.346 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.229     1.575    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.048ns (3.048%)  route 1.527ns (96.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.298     1.298    design_5_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y67          LUT5 (Prop_lut5_I0_O)        0.048     1.346 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.229     1.575    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.612%)  route 0.756ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y56          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.756     0.257    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X12Y57         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.578%)  route 0.523ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.523     0.024    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X12Y56         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.518ns (56.886%)  route 0.393ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.557    -0.955    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.393    -0.044    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X15Y55         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.518ns (57.218%)  route 0.387ns (42.782%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.556    -0.956    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.387    -0.051    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X13Y58         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.518ns (57.218%)  route 0.387ns (42.782%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.556    -0.956    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.387    -0.051    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X13Y58         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.090%)  route 0.343ns (42.910%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.556    -0.956    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.343    -0.157    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X14Y57         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.967%)  route 0.289ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.439    -1.557    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y57         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.190 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.289    -0.901    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X14Y57         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.556     3.245    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.418ns (56.386%)  route 0.323ns (43.614%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.439    -1.557    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.418    -1.139 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.323    -0.815    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X13Y58         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.556     3.245    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.418ns (56.386%)  route 0.323ns (43.614%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.439    -1.557    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y58         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.418    -1.139 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.323    -0.815    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X13Y58         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.556     3.245    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.418ns (55.394%)  route 0.337ns (44.606%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y54         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.418    -1.138 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.337    -0.801    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X15Y55         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.364%)  route 0.442ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y56         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.442    -0.747    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X12Y56         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.557     3.246    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.367ns (36.252%)  route 0.645ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.440    -1.556    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y56          FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.645    -0.543    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X12Y57         FDCE                                         f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.556     3.245    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 0.890ns (17.770%)  route 4.119ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936     8.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 0.890ns (17.770%)  route 4.119ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936     8.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 0.890ns (17.770%)  route 4.119ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936     8.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 0.890ns (17.770%)  route 4.119ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.936     8.247    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 0.890ns (18.292%)  route 3.975ns (81.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.793     8.104    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y55         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 0.890ns (18.654%)  route 3.881ns (81.346%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.698     8.009    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.895    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y56         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 0.890ns (18.678%)  route 3.875ns (81.322%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.692     8.003    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 0.890ns (18.947%)  route 3.807ns (81.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265     7.341    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471     7.935    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 0.890ns (18.947%)  route 3.807ns (81.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.265     7.341    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.471     7.935    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y58         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 0.890ns (19.477%)  route 3.680ns (80.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.549     3.238    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y66          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     3.756 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.227     4.983    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X10Y63         LUT3 (Prop_lut3_I0_O)        0.124     5.107 f  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.844     5.951    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.075 f  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.112     7.187    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.497     7.808    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.439     2.894    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y57         FDCE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.584     1.204    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.345 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.110     1.455    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.584     1.204    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.345 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.466    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.584     1.204    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.345 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.122     1.467    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.584     1.204    design_5_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y68          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.345 r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.467    design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.577    design_5_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y67          FDCE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.584%)  route 0.175ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.558     1.178    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.319 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.175     1.494    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.179    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.213     1.533    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.845%)  route 0.222ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.222     1.547    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.557    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.769%)  route 0.211ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.558     1.178    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.342 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.211     1.553    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.573%)  route 0.242ns (65.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.564     1.184    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.312 r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.242     1.554    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.557    design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y53         FDRE                                         r  design_5_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.014%)  route 0.240ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  design_5_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.558     1.178    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y67          FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.319 r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.240     1.559    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  design_5_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.550    design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y66         FDRE                                         r  design_5_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ip_out_clk_ip_core_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            green_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 3.986ns (65.735%)  route 2.078ns (34.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631     1.631    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X5Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/Q
                         net (fo=1, routed)           2.078     4.165    green_0_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     7.696 r  green_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.696    green_0[3]
    D17                                                               r  green_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 3.975ns (66.167%)  route 2.033ns (33.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631     1.631    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/Q
                         net (fo=1, routed)           2.033     4.120    blue_0_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     7.639 r  blue_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.639    blue_0[1]
    H19                                                               r  blue_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.981ns (67.147%)  route 1.948ns (32.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.634     1.634    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     2.090 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/Q
                         net (fo=1, routed)           1.948     4.038    red_0_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.563 r  red_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.563    red_0[3]
    J18                                                               r  red_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.980ns (67.744%)  route 1.895ns (32.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631     1.631    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/Q
                         net (fo=1, routed)           1.895     3.982    blue_0_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.506 r  blue_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.506    blue_0[0]
    G19                                                               r  blue_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            green_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.961ns (68.019%)  route 1.863ns (31.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.630     1.630    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/Q
                         net (fo=1, routed)           1.863     3.949    green_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     7.454 r  green_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.454    green_0[1]
    H17                                                               r  green_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.951ns (67.966%)  route 1.862ns (32.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631     1.631    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/Q
                         net (fo=1, routed)           1.862     3.950    red_0_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.445 r  red_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.445    red_0[0]
    N18                                                               r  red_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.980ns (68.516%)  route 1.829ns (31.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631     1.631    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/Q
                         net (fo=1, routed)           1.829     3.916    blue_0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     7.440 r  blue_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.440    blue_0[2]
    J19                                                               r  blue_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 3.958ns (68.533%)  route 1.818ns (31.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.630     1.630    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/Q
                         net (fo=1, routed)           1.818     3.904    blue_0_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     7.406 r  blue_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.406    blue_0[3]
    N19                                                               r  blue_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.689ns  (logic 3.975ns (69.869%)  route 1.714ns (30.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.634     1.634    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     2.090 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/Q
                         net (fo=1, routed)           1.714     3.805    red_0_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.323 r  red_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.323    red_0[2]
    K18                                                               r  red_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.959ns (69.806%)  route 1.713ns (30.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     1.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.634     1.634    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     2.090 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/Q
                         net (fo=1, routed)           1.713     3.803    red_0_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     7.306 r  red_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.306    red_0[1]
    L18                                                               r  red_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vsyncb_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.345ns (80.901%)  route 0.318ns (19.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586     0.586    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X1Y29          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/v_sync_reg/Q
                         net (fo=1, routed)           0.318     1.044    vsyncb_0_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.249 r  vsyncb_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.249    vsyncb_0
    R19                                                               r  vsyncb_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hsyncb_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.339ns (80.417%)  route 0.326ns (19.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586     0.586    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/clk_ip_out
    SLICE_X3Y29          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/h_sync_reg/Q
                         net (fo=1, routed)           0.326     1.053    hsyncb_0_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.250 r  hsyncb_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    hsyncb_0
    P19                                                               r  hsyncb_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            green_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.829%)  route 0.323ns (19.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.591     0.591    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/Q
                         net (fo=1, routed)           0.323     1.055    green_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.277 r  green_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.277    green_0[0]
    J17                                                               r  green_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.346ns (79.002%)  route 0.358ns (20.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.592     0.592    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/Q
                         net (fo=1, routed)           0.358     1.090    red_0_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.295 r  red_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.295    red_0[1]
    L18                                                               r  red_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            green_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.371ns (79.988%)  route 0.343ns (20.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.592     0.592    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/Q
                         net (fo=1, routed)           0.343     1.076    green_0_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.306 r  green_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.306    green_0[2]
    G17                                                               r  green_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.361ns (79.348%)  route 0.354ns (20.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.592     0.592    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/Q
                         net (fo=1, routed)           0.354     1.087    red_0_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.307 r  red_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.307    red_0[2]
    K18                                                               r  red_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.345ns (77.988%)  route 0.380ns (22.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590     0.590    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/Q
                         net (fo=1, routed)           0.380     1.110    blue_0_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.314 r  blue_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.314    blue_0[3]
    N19                                                               r  blue_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            blue_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.366ns (79.105%)  route 0.361ns (20.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.591     0.591    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/Q
                         net (fo=1, routed)           0.361     1.092    blue_0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.317 r  blue_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.317    blue_0[2]
    J19                                                               r  blue_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            red_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.338ns (77.053%)  route 0.398ns (22.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.591     0.591    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/Q
                         net (fo=1, routed)           0.398     1.130    red_0_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.326 r  red_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.326    red_0[0]
    N18                                                               r  red_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            green_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.348ns (76.474%)  route 0.415ns (23.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589     0.589    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/Q
                         net (fo=1, routed)           0.415     1.144    green_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.351 r  green_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.351    green_0[1]
    H17                                                               r  green_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_5_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 4.036ns (53.765%)  route 3.471ns (46.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.626    -0.886    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y56          FDSE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDSE (Prop_fdse_C_Q)         0.518    -0.368 r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.471     3.103    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     6.620 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.620    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.383ns (55.638%)  route 1.103ns (44.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.593    -0.588    design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y56          FDSE                                         r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  design_5_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.103     0.678    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.897 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.897    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_ip_core_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip_core_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip_core_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.574     6.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkfbout_clk_ip_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkfbout_buf_clk_ip_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ip_core_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkfbout_clk_ip_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkfbout_buf_clk_ip_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_5_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_5_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_5_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_5_i/clk_wiz_1/inst/clkfbout_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_5_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_5_i/clk_wiz_1/inst/clkfbout_buf_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_5_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clkfbout_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_5_i/clk_wiz_1/inst/clkfbout_buf_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_ip_out_clk_ip_core_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.201ns  (logic 1.825ns (25.343%)  route 5.376ns (74.657%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.951     7.201    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X5Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513     1.513    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X5Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[3]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.825ns (25.522%)  route 5.325ns (74.478%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.150    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513     1.513    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.825ns (25.522%)  route 5.325ns (74.478%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.150    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513     1.513    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.825ns (25.522%)  route 5.325ns (74.478%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.150    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513     1.513    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.825ns (25.522%)  route 5.325ns (74.478%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.900     7.150    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.513     1.513    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[0]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.048ns  (logic 1.825ns (25.894%)  route 5.223ns (74.106%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.798     7.048    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512     1.512    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.012ns  (logic 1.825ns (26.026%)  route 5.187ns (73.974%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.762     7.012    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.512     1.512    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.825ns (26.349%)  route 5.101ns (73.651%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.676     6.926    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.514     1.514    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.825ns (26.360%)  route 5.098ns (73.640%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.673     6.923    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.515     1.515    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C

Slack:                    inf
  Source:                 switch_0[5]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.825ns (26.360%)  route 5.098ns (73.640%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switch_0[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[5]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.917     4.370    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[5]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.494 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6/O
                         net (fo=1, routed)           1.081     5.575    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_6_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.699 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4/O
                         net (fo=1, routed)           0.427     6.126    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_4_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.250 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.673     6.923    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.455     1.455    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.515     1.515    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.367ns (23.029%)  route 1.226ns (76.971%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.246     1.593    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.861     0.861    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X0Y35          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[0]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.367ns (22.546%)  route 1.260ns (77.454%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.280     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.862     0.862    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[2]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.367ns (22.546%)  route 1.260ns (77.454%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.280     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.862     0.862    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[1]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.367ns (22.546%)  route 1.260ns (77.454%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.280     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.862     0.862    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[2]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.367ns (22.546%)  route 1.260ns (77.454%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.280     1.627    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.862     0.862    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X1Y37          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/rout_reg[3]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.642ns  (logic 0.367ns (22.343%)  route 1.275ns (77.657%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.295     1.642    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.859     0.859    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y33          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[3]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.367ns (21.970%)  route 1.303ns (78.030%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.323     1.670    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.859     0.859    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X4Y36          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/gout_reg[1]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.367ns (21.639%)  route 1.328ns (78.361%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.348     1.695    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860     0.860    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[0]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.367ns (21.639%)  route 1.328ns (78.361%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.348     1.695    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860     0.860    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[1]/C

Slack:                    inf
  Source:                 switch_0[2]
                            (input port)
  Destination:            design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ip_out_clk_ip_core_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.367ns (21.639%)  route 1.328ns (78.361%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch_0[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_0[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  switch_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.840    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/switch[2]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.885 f  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5/O
                         net (fo=1, routed)           0.216     1.102    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_5_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3/O
                         net (fo=1, routed)           0.155     1.302    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_3_n_0
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/vga_core_inst/rout[3]_i_1/O
                         net (fo=12, routed)          0.348     1.695    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/SR[0]
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ip_out_clk_ip_core_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.816     0.816    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clk_ip_out_clk_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/clk_ip_core_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860     0.860    design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/clk_ip_out
    SLICE_X3Y34          FDRE                                         r  design_5_i/vga_0/U0/vga_v1_0_S00_AXIS_inst/display_image_inst/image_inst/use_image/bout_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_5_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 0.124ns (2.753%)  route 4.379ns (97.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.379     4.379    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.503    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y61          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        1.504    -1.492    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y61          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_5_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_5_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.045ns (2.125%)  route 2.072ns (97.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.072     2.072    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.045     2.117 r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.117    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y61          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_5_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_5_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_5_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_5_i/clk_wiz_1/inst/clk_in1_design_5_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_5_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_5_i/clk_wiz_1/inst/clk_out1_design_5_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_5_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1177, routed)        0.860    -0.830    design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y61          FDRE                                         r  design_5_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





