// Seed: 3947083755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  always @(negedge id_3++) id_3 = id_2;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14
    , id_16, id_17
);
  wire id_18;
  module_0(
      id_16, id_17, id_18, id_18, id_16, id_17, id_18
  );
endmodule
