

================================================================
== Vivado HLS Report for 'scurve_adder36'
================================================================
* Date:           Thu Jul 16 15:08:11 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        scurve_adder_36
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z035ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.43|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  296|  9437339|  296|  9437339|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |  144|      144|         1|          1|          1|          144|    yes   |
        |- Loop 2  |    0|  9437043|         5|          1|          1| 0 ~ 9437040 |    yes   |
        |- Loop 3  |  146|      146|         4|          1|          1|          144|    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1567|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      96|     136|
|Memory           |       32|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     917|
|Register         |        0|      -|    4095|     608|
+-----------------+---------+-------+--------+--------+
|Total            |       32|      0|    4191|    3228|
+-----------------+---------+-------+--------+--------+
|Available        |     1000|    900|  343800|  171900|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        3|      0|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |scurve_adder36_CTRL_BUS_s_axi_U  |scurve_adder36_CTRL_BUS_s_axi  |        0|      0|  96|  136|
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |Total                            |                               |        0|      0|  96|  136|
    +---------------------------------+-------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sum_pix_ch0_0_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_1_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_2_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_3_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_4_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_5_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_6_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_7_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_8_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_9_U   |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_10_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_11_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_12_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_13_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_14_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    |sum_pix_ch0_15_U  |scurve_adder36_subkb  |        2|  0|   0|   144|   32|     1|         4608|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       32|  0|   0|  2304|  512|    16|        73728|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_974_p2                       |     +    |      0|  0|   31|          24|          24|
    |i_3_fu_926_p2                         |     +    |      0|  0|   15|           8|           1|
    |i_4_fu_1005_p2                        |     +    |      0|  0|   15|           1|           8|
    |i_5_fu_1343_p2                        |     +    |      0|  0|   15|           8|           1|
    |indvar_flatten_next_fu_985_p2         |     +    |      0|  0|   31|          24|           1|
    |tmp_29_10_fu_1290_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_29_11_fu_1299_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_29_12_fu_1308_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_29_13_fu_1317_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_29_14_fu_1326_p2                  |     +    |      0|  0|   39|          32|          32|
    |tmp_29_1_fu_1200_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_2_fu_1209_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_3_fu_1218_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_4_fu_1227_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_5_fu_1236_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_6_fu_1245_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_7_fu_1254_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_8_fu_1263_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_9_fu_1272_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_29_s_fu_1281_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_9_fu_1191_p2                      |     +    |      0|  0|   39|          32|          32|
    |ap_block_pp1_stage0_11001             |    and   |      0|  0|    2|           1|           1|
    |ap_block_state12_io                   |    and   |      0|  0|    2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|    2|           1|           1|
    |ap_block_state5_pp1_stage0_iter1      |    and   |      0|  0|    2|           1|           1|
    |in_stream0_V_data_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream0_V_data_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |out_stream_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |out_stream_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |exitcond1_fu_920_p2                   |   icmp   |      0|  0|   11|           8|           8|
    |exitcond4_fu_1337_p2                  |   icmp   |      0|  0|   11|           8|           8|
    |exitcond_flatten_fu_980_p2            |   icmp   |      0|  0|   18|          24|          24|
    |exitcond_fu_991_p2                    |   icmp   |      0|  0|   11|           8|           8|
    |in_stream0_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |out_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |tmp_2_fu_1332_p2                      |   icmp   |      0|  0|   18|          32|           1|
    |tmp_last_V_fu_1349_p2                 |   icmp   |      0|  0|   11|           8|           8|
    |ap_block_pp2_stage0_11001             |    or    |      0|  0|    2|           1|           1|
    |ap_block_state14                      |    or    |      0|  0|    2|           1|           1|
    |val_assign_1_10_fu_1512_p2            |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_11_fu_1521_p2            |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_12_fu_1530_p2            |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_13_fu_1539_p2            |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_14_fu_1548_p2            |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_1_fu_1431_p2             |    or    |      0|  0|   12|          12|           2|
    |val_assign_1_2_fu_1440_p2             |    or    |      0|  0|   12|          12|           2|
    |val_assign_1_3_fu_1449_p2             |    or    |      0|  0|   12|          12|           3|
    |val_assign_1_4_fu_1458_p2             |    or    |      0|  0|   12|          12|           3|
    |val_assign_1_5_fu_1467_p2             |    or    |      0|  0|   12|          12|           3|
    |val_assign_1_6_fu_1476_p2             |    or    |      0|  0|   12|          12|           3|
    |val_assign_1_7_fu_1485_p2             |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_8_fu_1494_p2             |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_9_fu_1503_p2             |    or    |      0|  0|   12|          12|           4|
    |val_assign_1_s_fu_1422_p2             |    or    |      0|  0|   12|          12|           1|
    |i_1_mid2_fu_997_p3                    |  select  |      0|  0|    8|           1|           1|
    |tmp_data_V_1_fu_1593_p3               |  select  |      0|  0|  512|           1|         512|
    |ap_enable_pp1                         |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                         |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1               |    xor   |      0|  0|    2|           2|           1|
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                 |          |      0|  0| 1567|         871|        1187|
    +--------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  41|          8|    1|          8|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3         |   9|          2|    1|          2|
    |i_1_reg_818                     |   9|          2|    8|         16|
    |i_2_reg_829                     |   9|          2|    8|         16|
    |i_reg_796                       |   9|          2|    8|         16|
    |in_stream0_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream0_V_data_V_0_data_out  |   9|          2|  128|        256|
    |in_stream0_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream0_V_dest_V_0_state     |  15|          3|    2|          6|
    |indvar_flatten_reg_807          |   9|          2|   24|         48|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|  512|       1024|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_id_V_1_state       |  15|          3|    2|          6|
    |out_stream_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_stream_V_last_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_user_V_1_state     |  15|          3|    2|          6|
    |reg_840                         |   9|          2|   32|         64|
    |reg_845                         |   9|          2|   32|         64|
    |reg_850                         |   9|          2|   32|         64|
    |reg_855                         |   9|          2|   32|         64|
    |reg_860                         |   9|          2|   32|         64|
    |reg_865                         |   9|          2|   32|         64|
    |reg_870                         |   9|          2|   32|         64|
    |reg_875                         |   9|          2|   32|         64|
    |reg_880                         |   9|          2|   32|         64|
    |reg_885                         |   9|          2|   32|         64|
    |reg_890                         |   9|          2|   32|         64|
    |reg_895                         |   9|          2|   32|         64|
    |reg_900                         |   9|          2|   32|         64|
    |reg_905                         |   9|          2|   32|         64|
    |reg_910                         |   9|          2|   32|         64|
    |reg_915                         |   9|          2|   32|         64|
    |sum_pix_ch0_0_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_0_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_10_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_10_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_11_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_11_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_12_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_12_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_13_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_13_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_14_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_14_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_15_address0         |  15|          3|    8|         24|
    |sum_pix_ch0_15_address1         |  15|          3|    8|         24|
    |sum_pix_ch0_1_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_1_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_2_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_2_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_3_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_3_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_4_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_4_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_5_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_5_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_6_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_6_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_7_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_7_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_8_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_8_address1          |  15|          3|    8|         24|
    |sum_pix_ch0_9_address0          |  15|          3|    8|         24|
    |sum_pix_ch0_9_address1          |  15|          3|    8|         24|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 917|        189| 1482|       3244|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |N_ADDS_read_reg_1606              |   16|   0|   16|          0|
    |TEST_MODE_read_reg_1601           |   32|   0|   32|          0|
    |ap_CS_fsm                         |    7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |    1|   0|    1|          0|
    |bound_reg_1620                    |   20|   0|   24|          4|
    |exitcond4_reg_1905                |    1|   0|    1|          0|
    |exitcond_flatten_reg_1625         |    1|   0|    1|          0|
    |i_1_mid2_reg_1634                 |    8|   0|    8|          0|
    |i_1_reg_818                       |    8|   0|    8|          0|
    |i_2_reg_829                       |    8|   0|    8|          0|
    |i_reg_796                         |    8|   0|    8|          0|
    |in_stream0_V_data_V_0_payload_A   |  128|   0|  128|          0|
    |in_stream0_V_data_V_0_payload_B   |  128|   0|  128|          0|
    |in_stream0_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |in_stream0_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |in_stream0_V_data_V_0_state       |    2|   0|    2|          0|
    |in_stream0_V_dest_V_0_state       |    2|   0|    2|          0|
    |indvar_flatten_reg_807            |   24|   0|   24|          0|
    |out_stream_V_data_V_1_payload_A   |  512|   0|  512|          0|
    |out_stream_V_data_V_1_payload_B   |  512|   0|  512|          0|
    |out_stream_V_data_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr      |    1|   0|    1|          0|
    |out_stream_V_data_V_1_state       |    2|   0|    2|          0|
    |out_stream_V_dest_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_dest_V_1_state       |    2|   0|    2|          0|
    |out_stream_V_id_V_1_sel_rd        |    1|   0|    1|          0|
    |out_stream_V_id_V_1_state         |    2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_keep_V_1_state       |    2|   0|    2|          0|
    |out_stream_V_last_V_1_payload_A   |    1|   0|    1|          0|
    |out_stream_V_last_V_1_payload_B   |    1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_wr      |    1|   0|    1|          0|
    |out_stream_V_last_V_1_state       |    2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_strb_V_1_state       |    2|   0|    2|          0|
    |out_stream_V_user_V_1_sel_rd      |    1|   0|    1|          0|
    |out_stream_V_user_V_1_state       |    2|   0|    2|          0|
    |phitmp_10_reg_1765                |    8|   0|    8|          0|
    |phitmp_10_reg_1765_pp1_iter2_reg  |    8|   0|    8|          0|
    |phitmp_11_reg_1776                |    8|   0|    8|          0|
    |phitmp_11_reg_1776_pp1_iter2_reg  |    8|   0|    8|          0|
    |phitmp_12_reg_1787                |    8|   0|    8|          0|
    |phitmp_12_reg_1787_pp1_iter2_reg  |    8|   0|    8|          0|
    |phitmp_13_reg_1798                |    8|   0|    8|          0|
    |phitmp_13_reg_1798_pp1_iter2_reg  |    8|   0|    8|          0|
    |phitmp_14_reg_1809                |    8|   0|    8|          0|
    |phitmp_14_reg_1809_pp1_iter2_reg  |    8|   0|    8|          0|
    |phitmp_1_reg_1655                 |    8|   0|    8|          0|
    |phitmp_1_reg_1655_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_2_reg_1666                 |    8|   0|    8|          0|
    |phitmp_2_reg_1666_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_3_reg_1677                 |    8|   0|    8|          0|
    |phitmp_3_reg_1677_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_4_reg_1688                 |    8|   0|    8|          0|
    |phitmp_4_reg_1688_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_5_reg_1699                 |    8|   0|    8|          0|
    |phitmp_5_reg_1699_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_6_reg_1710                 |    8|   0|    8|          0|
    |phitmp_6_reg_1710_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_7_reg_1721                 |    8|   0|    8|          0|
    |phitmp_7_reg_1721_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_8_reg_1732                 |    8|   0|    8|          0|
    |phitmp_8_reg_1732_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_9_reg_1743                 |    8|   0|    8|          0|
    |phitmp_9_reg_1743_pp1_iter2_reg   |    8|   0|    8|          0|
    |phitmp_s_reg_1754                 |    8|   0|    8|          0|
    |phitmp_s_reg_1754_pp1_iter2_reg   |    8|   0|    8|          0|
    |reg_840                           |   32|   0|   32|          0|
    |reg_845                           |   32|   0|   32|          0|
    |reg_850                           |   32|   0|   32|          0|
    |reg_855                           |   32|   0|   32|          0|
    |reg_860                           |   32|   0|   32|          0|
    |reg_865                           |   32|   0|   32|          0|
    |reg_870                           |   32|   0|   32|          0|
    |reg_875                           |   32|   0|   32|          0|
    |reg_880                           |   32|   0|   32|          0|
    |reg_885                           |   32|   0|   32|          0|
    |reg_890                           |   32|   0|   32|          0|
    |reg_895                           |   32|   0|   32|          0|
    |reg_900                           |   32|   0|   32|          0|
    |reg_905                           |   32|   0|   32|          0|
    |reg_910                           |   32|   0|   32|          0|
    |reg_915                           |   32|   0|   32|          0|
    |sum_pix_ch0_0_addr_1_reg_1649     |    8|   0|    8|          0|
    |sum_pix_ch0_10_addr_1_reg_1759    |    8|   0|    8|          0|
    |sum_pix_ch0_11_addr_1_reg_1770    |    8|   0|    8|          0|
    |sum_pix_ch0_12_addr_1_reg_1781    |    8|   0|    8|          0|
    |sum_pix_ch0_13_addr_1_reg_1792    |    8|   0|    8|          0|
    |sum_pix_ch0_14_addr_1_reg_1803    |    8|   0|    8|          0|
    |sum_pix_ch0_15_addr_1_reg_1814    |    8|   0|    8|          0|
    |sum_pix_ch0_1_addr_1_reg_1660     |    8|   0|    8|          0|
    |sum_pix_ch0_2_addr_1_reg_1671     |    8|   0|    8|          0|
    |sum_pix_ch0_3_addr_1_reg_1682     |    8|   0|    8|          0|
    |sum_pix_ch0_4_addr_1_reg_1693     |    8|   0|    8|          0|
    |sum_pix_ch0_5_addr_1_reg_1704     |    8|   0|    8|          0|
    |sum_pix_ch0_6_addr_1_reg_1715     |    8|   0|    8|          0|
    |sum_pix_ch0_7_addr_1_reg_1726     |    8|   0|    8|          0|
    |sum_pix_ch0_8_addr_1_reg_1737     |    8|   0|    8|          0|
    |sum_pix_ch0_9_addr_1_reg_1748     |    8|   0|    8|          0|
    |tmp_12_reg_1644                   |    8|   0|    8|          0|
    |tmp_12_reg_1644_pp1_iter2_reg     |    8|   0|    8|          0|
    |tmp_29_10_reg_1875                |   32|   0|   32|          0|
    |tmp_29_11_reg_1880                |   32|   0|   32|          0|
    |tmp_29_12_reg_1885                |   32|   0|   32|          0|
    |tmp_29_13_reg_1890                |   32|   0|   32|          0|
    |tmp_29_14_reg_1895                |   32|   0|   32|          0|
    |tmp_29_1_reg_1825                 |   32|   0|   32|          0|
    |tmp_29_2_reg_1830                 |   32|   0|   32|          0|
    |tmp_29_3_reg_1835                 |   32|   0|   32|          0|
    |tmp_29_4_reg_1840                 |   32|   0|   32|          0|
    |tmp_29_5_reg_1845                 |   32|   0|   32|          0|
    |tmp_29_6_reg_1850                 |   32|   0|   32|          0|
    |tmp_29_7_reg_1855                 |   32|   0|   32|          0|
    |tmp_29_8_reg_1860                 |   32|   0|   32|          0|
    |tmp_29_9_reg_1865                 |   32|   0|   32|          0|
    |tmp_29_s_reg_1870                 |   32|   0|   32|          0|
    |tmp_2_reg_1900                    |    1|   0|    1|          0|
    |tmp_3_reg_1999                    |    8|   0|   12|          4|
    |tmp_3_reg_1999_pp2_iter1_reg      |    8|   0|   12|          4|
    |tmp_9_reg_1820                    |   32|   0|   32|          0|
    |tmp_last_V_reg_1914               |    1|   0|    1|          0|
    |exitcond4_reg_1905                |   64|  32|    1|          0|
    |exitcond_flatten_reg_1625         |   64|  32|    1|          0|
    |sum_pix_ch0_0_addr_1_reg_1649     |   64|  32|    8|          0|
    |sum_pix_ch0_10_addr_1_reg_1759    |   64|  32|    8|          0|
    |sum_pix_ch0_11_addr_1_reg_1770    |   64|  32|    8|          0|
    |sum_pix_ch0_12_addr_1_reg_1781    |   64|  32|    8|          0|
    |sum_pix_ch0_13_addr_1_reg_1792    |   64|  32|    8|          0|
    |sum_pix_ch0_14_addr_1_reg_1803    |   64|  32|    8|          0|
    |sum_pix_ch0_15_addr_1_reg_1814    |   64|  32|    8|          0|
    |sum_pix_ch0_1_addr_1_reg_1660     |   64|  32|    8|          0|
    |sum_pix_ch0_2_addr_1_reg_1671     |   64|  32|    8|          0|
    |sum_pix_ch0_3_addr_1_reg_1682     |   64|  32|    8|          0|
    |sum_pix_ch0_4_addr_1_reg_1693     |   64|  32|    8|          0|
    |sum_pix_ch0_5_addr_1_reg_1704     |   64|  32|    8|          0|
    |sum_pix_ch0_6_addr_1_reg_1715     |   64|  32|    8|          0|
    |sum_pix_ch0_7_addr_1_reg_1726     |   64|  32|    8|          0|
    |sum_pix_ch0_8_addr_1_reg_1737     |   64|  32|    8|          0|
    |sum_pix_ch0_9_addr_1_reg_1748     |   64|  32|    8|          0|
    |tmp_last_V_reg_1914               |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 4095| 608| 3022|         12|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    scurve_adder36   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    scurve_adder36   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    scurve_adder36   | return value |
|in_stream0_TDATA        |  in |  128|    axis    | in_stream0_V_data_V |    pointer   |
|in_stream0_TVALID       |  in |    1|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TREADY       | out |    1|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TDEST        |  in |    6|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TKEEP        |  in |   16|    axis    | in_stream0_V_keep_V |    pointer   |
|in_stream0_TSTRB        |  in |   16|    axis    | in_stream0_V_strb_V |    pointer   |
|in_stream0_TUSER        |  in |    6|    axis    | in_stream0_V_user_V |    pointer   |
|in_stream0_TLAST        |  in |    1|    axis    | in_stream0_V_last_V |    pointer   |
|in_stream0_TID          |  in |    5|    axis    |  in_stream0_V_id_V  |    pointer   |
|out_stream_TDATA        | out |  512|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |   64|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |   64|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    6|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

