}}Gebotys, C. H. and Elmasry, M. I. 1993. Global optimization approach for architectural synthesis. IEEE Trans. Comput.-Aid. Design Integr. Circuit Syst. 12, 9, 12666--1278.
Steve Haynal , Forrest Brewer, Automata-Based Symbolic Scheduling for Looping DFGs, IEEE Transactions on Computers, v.50 n.3, p.250-267, March 2001[doi>10.1109/12.910815]
}}Jain, R., Parker, A. C., and Park, N. 1992. Predicting system-level area and delay for pipelined and nonpipelined designs. IEEE Trans. Comput. -Aid. Design Integr. Circuit Syst. 11, 8, 955--965.
Donald E. Knuth, The Art of Computer Programming, Volume 4, Fascicle 4: Generating All Trees--History of Combinatorial Generation (Art of Computer Programming), Addison-Wesley Professional, 2006
M. Langevin , E. Cerny, A recursive technique for computing lower-bound performance of schedules, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.4, p.443-455, Oct. 1996[doi>10.1145/238997.239002]
M. Narasimhan , J. Ramanujam, A fast approach to computing exact solutions to the resource-constrained scheduling problem, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.490-500, October 2001[doi>10.1145/502175.502178]
}}Rim, M. and Jain, R. 1994. Lower-bound performance estimation for the high-level synthesis scheduling problem. IEEE Trans. Comput.-Aid. Design Integr. Circuit Syst. 13, 4, 451--458.
Stuart J. Russell , Peter Norvig, Artificial Intelligence: A Modern Approach, Pearson Education, 2003
Donald E. Thomas , Elizabeth D. Lagnese , John A. Nestor , Jayanth V. Rajan , Robert L. Blackburn , Robert A. Walker, Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench, Kluwer Academic Publishers, Norwell, MA, 1989
Giri Tiruvuri , Moon Chung, Estimation of lower bounds in scheduling algorithms for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.162-180, April 1998[doi>10.1145/290833.290839]
}}Wu, Y. H., Yu, C. J., and Wang, S. D. 2009. Heuristic algorithm for the resource constrained scheduling problem during high-level synthesis. IET Comput. Digital Tech. 3, 1, 43--51.
