# system info memory_test_hw on 2020.11.08.17:28:28
system_info:
name,value
DEVICE,5CGXFC7C7F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1604852884
#
#
# Files generated for memory_test_hw on 2020.11.08.17:28:28
files:
filepath,kind,attributes,module,is_top
simulation/memory_test_hw.v,VERILOG,,memory_test_hw,true
simulation/submodules/memory_test_hw_jtag_uart.v,VERILOG,,memory_test_hw_jtag_uart,false
simulation/submodules/memory_test_hw_led.v,VERILOG,,memory_test_hw_led,false
simulation/submodules/memory_test_hw_nios2.v,VERILOG,,memory_test_hw_nios2,false
simulation/submodules/memory_test_hw_pll.vo,VERILOG,,memory_test_hw_pll,false
simulation/submodules/memory_test_hw_ram0.hex,HEX,,memory_test_hw_ram0,false
simulation/submodules/memory_test_hw_ram0.v,VERILOG,,memory_test_hw_ram0,false
simulation/submodules/memory_test_hw_ram1.hex,HEX,,memory_test_hw_ram1,false
simulation/submodules/memory_test_hw_ram1.v,VERILOG,,memory_test_hw_ram1,false
simulation/submodules/memory_test_hw_sdram.v,VERILOG,,memory_test_hw_sdram,false
simulation/submodules/memory_test_hw_mm_interconnect_0.v,VERILOG,,memory_test_hw_mm_interconnect_0,false
simulation/submodules/memory_test_hw_irq_mapper.sv,SYSTEM_VERILOG,,memory_test_hw_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/memory_test_hw_nios2_cpu_test_bench.v,VERILOG,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_ociram_default_contents.dat,DAT,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu.v,VERILOG,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_nios2_waves.do,OTHER,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_b.dat,DAT,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_b.hex,HEX,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_a.mif,MIF,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_a.dat,DAT,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_ociram_default_contents.mif,MIF,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu.sdc,SDC,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_debug_slave_wrapper.v,VERILOG,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_debug_slave_sysclk.v,VERILOG,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_b.mif,MIF,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_debug_slave_tck.v,VERILOG,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_ociram_default_contents.hex,HEX,,memory_test_hw_nios2_cpu,false
simulation/submodules/memory_test_hw_nios2_cpu_rf_ram_a.hex,HEX,,memory_test_hw_nios2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/memory_test_hw_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_router,false
simulation/submodules/memory_test_hw_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_router_001,false
simulation/submodules/memory_test_hw_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_router_002,false
simulation/submodules/memory_test_hw_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_router_003,false
simulation/submodules/memory_test_hw_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/memory_test_hw_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_demux,false
simulation/submodules/memory_test_hw_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/memory_test_hw_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/memory_test_hw_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/memory_test_hw_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_rsp_demux,false
simulation/submodules/memory_test_hw_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/memory_test_hw_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/memory_test_hw_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,memory_test_hw_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/memory_test_hw_mm_interconnect_0_avalon_st_adapter_005.v,VERILOG,,memory_test_hw_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/memory_test_hw_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,memory_test_hw_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
memory_test_hw.jtag_uart,memory_test_hw_jtag_uart
memory_test_hw.led,memory_test_hw_led
memory_test_hw.nios2,memory_test_hw_nios2
memory_test_hw.nios2.cpu,memory_test_hw_nios2_cpu
memory_test_hw.pll,memory_test_hw_pll
memory_test_hw.ram0,memory_test_hw_ram0
memory_test_hw.ram1,memory_test_hw_ram1
memory_test_hw.sdram,memory_test_hw_sdram
memory_test_hw.mm_interconnect_0,memory_test_hw_mm_interconnect_0
memory_test_hw.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
memory_test_hw.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
memory_test_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.ram0_s1_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.ram1_s1_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
memory_test_hw.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
memory_test_hw.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
memory_test_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.ram0_s1_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.ram1_s1_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
memory_test_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.ram0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.ram1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
memory_test_hw.mm_interconnect_0.router,memory_test_hw_mm_interconnect_0_router
memory_test_hw.mm_interconnect_0.router_001,memory_test_hw_mm_interconnect_0_router_001
memory_test_hw.mm_interconnect_0.router_002,memory_test_hw_mm_interconnect_0_router_002
memory_test_hw.mm_interconnect_0.router_004,memory_test_hw_mm_interconnect_0_router_002
memory_test_hw.mm_interconnect_0.router_005,memory_test_hw_mm_interconnect_0_router_002
memory_test_hw.mm_interconnect_0.router_006,memory_test_hw_mm_interconnect_0_router_002
memory_test_hw.mm_interconnect_0.router_003,memory_test_hw_mm_interconnect_0_router_003
memory_test_hw.mm_interconnect_0.router_007,memory_test_hw_mm_interconnect_0_router_007
memory_test_hw.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
memory_test_hw.mm_interconnect_0.cmd_demux,memory_test_hw_mm_interconnect_0_cmd_demux
memory_test_hw.mm_interconnect_0.cmd_demux_001,memory_test_hw_mm_interconnect_0_cmd_demux_001
memory_test_hw.mm_interconnect_0.rsp_demux_001,memory_test_hw_mm_interconnect_0_cmd_demux_001
memory_test_hw.mm_interconnect_0.rsp_demux_005,memory_test_hw_mm_interconnect_0_cmd_demux_001
memory_test_hw.mm_interconnect_0.cmd_mux,memory_test_hw_mm_interconnect_0_cmd_mux
memory_test_hw.mm_interconnect_0.cmd_mux_002,memory_test_hw_mm_interconnect_0_cmd_mux
memory_test_hw.mm_interconnect_0.cmd_mux_003,memory_test_hw_mm_interconnect_0_cmd_mux
memory_test_hw.mm_interconnect_0.cmd_mux_004,memory_test_hw_mm_interconnect_0_cmd_mux
memory_test_hw.mm_interconnect_0.cmd_mux_001,memory_test_hw_mm_interconnect_0_cmd_mux_001
memory_test_hw.mm_interconnect_0.cmd_mux_005,memory_test_hw_mm_interconnect_0_cmd_mux_001
memory_test_hw.mm_interconnect_0.rsp_demux,memory_test_hw_mm_interconnect_0_rsp_demux
memory_test_hw.mm_interconnect_0.rsp_demux_002,memory_test_hw_mm_interconnect_0_rsp_demux
memory_test_hw.mm_interconnect_0.rsp_demux_003,memory_test_hw_mm_interconnect_0_rsp_demux
memory_test_hw.mm_interconnect_0.rsp_demux_004,memory_test_hw_mm_interconnect_0_rsp_demux
memory_test_hw.mm_interconnect_0.rsp_mux,memory_test_hw_mm_interconnect_0_rsp_mux
memory_test_hw.mm_interconnect_0.rsp_mux_001,memory_test_hw_mm_interconnect_0_rsp_mux_001
memory_test_hw.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
memory_test_hw.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter,memory_test_hw_mm_interconnect_0_avalon_st_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
memory_test_hw.mm_interconnect_0.avalon_st_adapter_001,memory_test_hw_mm_interconnect_0_avalon_st_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
memory_test_hw.mm_interconnect_0.avalon_st_adapter_002,memory_test_hw_mm_interconnect_0_avalon_st_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
memory_test_hw.mm_interconnect_0.avalon_st_adapter_003,memory_test_hw_mm_interconnect_0_avalon_st_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
memory_test_hw.mm_interconnect_0.avalon_st_adapter_004,memory_test_hw_mm_interconnect_0_avalon_st_adapter
memory_test_hw.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
memory_test_hw.mm_interconnect_0.avalon_st_adapter_005,memory_test_hw_mm_interconnect_0_avalon_st_adapter_005
memory_test_hw.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,memory_test_hw_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
memory_test_hw.irq_mapper,memory_test_hw_irq_mapper
memory_test_hw.rst_controller,altera_reset_controller
