==27750== Cachegrind, a cache and branch-prediction profiler
==27750== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27750== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27750== Command: ./mser .
==27750== 
--27750-- warning: L3 cache found, using its data for the LL simulation.
--27750-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27750-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27750== 
==27750== Process terminating with default action of signal 15 (SIGTERM)
==27750==    at 0x10D19A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27750==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27750== 
==27750== I   refs:      2,032,527,380
==27750== I1  misses:            1,240
==27750== LLi misses:            1,209
==27750== I1  miss rate:          0.00%
==27750== LLi miss rate:          0.00%
==27750== 
==27750== D   refs:        832,063,884  (563,057,098 rd   + 269,006,786 wr)
==27750== D1  misses:        3,147,908  (  1,774,926 rd   +   1,372,982 wr)
==27750== LLd misses:        1,847,005  (    641,840 rd   +   1,205,165 wr)
==27750== D1  miss rate:           0.4% (        0.3%     +         0.5%  )
==27750== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27750== 
==27750== LL refs:           3,149,148  (  1,776,166 rd   +   1,372,982 wr)
==27750== LL misses:         1,848,214  (    643,049 rd   +   1,205,165 wr)
==27750== LL miss rate:            0.1% (        0.0%     +         0.4%  )
