

================================================================
== Vitis HLS Report for 'collect_input'
================================================================
* Date:           Fri Dec  9 11:05:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      193|  5.000 ns|  0.965 us|    1|  193|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78  |collect_input_Pipeline_VITIS_LOOP_91_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_88_1  |        0|      192|    4 ~ 12|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     106|     309|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     172|     409|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78  |collect_input_Pipeline_VITIS_LOOP_91_2  |        0|   0|  106|  309|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   0|  106|  309|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_96_p2    |         +|   0|  0|  16|           9|           2|
    |add_ln88_fu_133_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln1027_fu_128_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  44|          26|          12|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |ctrl1_regp_blk_n  |   9|          2|    1|          2|
    |in_st_read        |   9|          2|    1|          2|
    |x_fu_68           |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             |  56|         12|   12|         26|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ctrl1_regp_read_reg_160                                        |  32|   0|   32|          0|
    |empty_reg_164                                                  |   8|   0|    8|          0|
    |grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_177                                                    |   6|   0|   12|          6|
    |x_fu_68                                                        |   8|   0|    8|          0|
    |zext_ln1027_6_reg_169                                          |   7|   0|   11|          4|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  66|   0|   76|         10|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  collect_input|  return value|
|ap_return                  |  out|   32|  ap_ctrl_hs|  collect_input|  return value|
|in_st_dout                 |   in|  128|     ap_fifo|          in_st|       pointer|
|in_st_num_data_valid       |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_fifo_cap             |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_empty_n              |   in|    1|     ap_fifo|          in_st|       pointer|
|in_st_read                 |  out|    1|     ap_fifo|          in_st|       pointer|
|I_address0                 |  out|   12|   ap_memory|              I|         array|
|I_ce0                      |  out|    1|   ap_memory|              I|         array|
|I_we0                      |  out|    1|   ap_memory|              I|         array|
|I_d0                       |  out|   32|   ap_memory|              I|         array|
|I_address1                 |  out|   12|   ap_memory|              I|         array|
|I_ce1                      |  out|    1|   ap_memory|              I|         array|
|I_we1                      |  out|    1|   ap_memory|              I|         array|
|I_d1                       |  out|   32|   ap_memory|              I|         array|
|ctrl1_regp_dout            |   in|   32|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_num_data_valid  |   in|    2|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_fifo_cap        |   in|    2|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_empty_n         |   in|    1|     ap_fifo|     ctrl1_regp|       pointer|
|ctrl1_regp_read            |  out|    1|     ap_fifo|     ctrl1_regp|       pointer|
+---------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_regp, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.50ns)   --->   "%ctrl1_regp_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_regp"   --->   Operation 6 'read' 'ctrl1_regp_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl1_regp_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i8 %empty"   --->   Operation 10 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.90ns)   --->   "%add_ln1027 = add i9 %zext_ln1027, i9 3"   --->   Operation 11 'add' 'add_ln1027' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln1027, i32 2, i32 8"   --->   Operation 12 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1027_6 = zext i7 %tmp_8"   --->   Operation 13 'zext' 'zext_ln1027_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln88 = store i8 0, i8 %x" [src/fft.cpp:88]   --->   Operation 14 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_91_2" [src/fft.cpp:88]   --->   Operation 15 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_2 = load i8 %x"   --->   Operation 16 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i8 %x_2"   --->   Operation 17 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %x_2, i8 %empty"   --->   Operation 18 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln88 = add i8 %x_2, i8 1" [src/fft.cpp:88]   --->   Operation 19 'add' 'add_ln88' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln1027, void %VITIS_LOOP_91_2.split, void %for.end58.loopexit" [src/fft.cpp:88]   --->   Operation 20 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln1027, i6 0"   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_87 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_87' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.34ns)   --->   "%call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st"   --->   Operation 23 'call' 'call_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln88 = store i8 %add_ln88, i8 %x" [src/fft.cpp:88]   --->   Operation 24 'store' 'store_ln88' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln107 = ret i32 %ctrl1_regp_read" [src/fft.cpp:107]   --->   Operation 25 'ret' 'ret_ln107' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/fft.cpp:90]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/fft.cpp:84]   --->   Operation 27 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st"   --->   Operation 28 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_91_2" [src/fft.cpp:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ctrl1_regp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 0111]
specinterface_ln0      (specinterface    ) [ 0000]
ctrl1_regp_read        (read             ) [ 0011]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
empty                  (trunc            ) [ 0011]
zext_ln1027            (zext             ) [ 0000]
add_ln1027             (add              ) [ 0000]
tmp_8                  (partselect       ) [ 0000]
zext_ln1027_6          (zext             ) [ 0011]
store_ln88             (store            ) [ 0000]
br_ln88                (br               ) [ 0000]
x_2                    (load             ) [ 0000]
trunc_ln1027           (trunc            ) [ 0000]
icmp_ln1027            (icmp             ) [ 0011]
add_ln88               (add              ) [ 0000]
br_ln88                (br               ) [ 0000]
tmp                    (bitconcatenate   ) [ 0001]
empty_87               (wait             ) [ 0000]
store_ln88             (store            ) [ 0000]
ret_ln107              (ret              ) [ 0000]
speclooptripcount_ln90 (speclooptripcount) [ 0000]
specloopname_ln84      (specloopname     ) [ 0000]
call_ln1027            (call             ) [ 0000]
br_ln88                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl1_regp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="collect_input_Pipeline_VITIS_LOOP_91_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ctrl1_regp_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_regp_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="1"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="128" slack="0"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln1027_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln1027_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="0" index="3" bw="5" slack="0"/>
<pin id="107" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln1027_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln88_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="x_2_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln1027_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1027_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="1"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln88_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln88_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="x_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="160" class="1005" name="ctrl1_regp_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ctrl1_regp_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="empty_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="169" class="1005" name="zext_ln1027_6_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="1"/>
<pin id="171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="102" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="121" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="121" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="124" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="152"><net_src comp="133" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="68" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="72" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="88" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="172"><net_src comp="112" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="180"><net_src comp="139" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {2 3 }
 - Input state : 
	Port: collect_input : in_st | {2 3 }
	Port: collect_input : ctrl1_regp | {1 }
  - Chain level:
	State 1
		zext_ln1027 : 1
		add_ln1027 : 2
		tmp_8 : 3
		zext_ln1027_6 : 4
		store_ln88 : 1
	State 2
		trunc_ln1027 : 1
		icmp_ln1027 : 1
		add_ln88 : 1
		br_ln88 : 2
		tmp : 2
		call_ln1027 : 3
		store_ln88 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|   call   | grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78 |  1.956  |   113   |   161   |
|----------|--------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln1027_fu_96                 |    0    |    0    |    15   |
|          |                  add_ln88_fu_133                 |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln1027_fu_128                |    0    |    0    |    11   |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |            ctrl1_regp_read_read_fu_72            |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   trunc  |                    empty_fu_88                   |    0    |    0    |    0    |
|          |                trunc_ln1027_fu_124               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln1027_fu_92                |    0    |    0    |    0    |
|          |               zext_ln1027_6_fu_112               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|partselect|                   tmp_8_fu_102                   |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    tmp_fu_139                    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |  1.956  |   113   |   202   |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|ctrl1_regp_read_reg_160|   32   |
|     empty_reg_164     |    8   |
|      tmp_reg_177      |   12   |
|       x_reg_153       |    8   |
| zext_ln1027_6_reg_169 |   11   |
+-----------------------+--------+
|         Total         |   71   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78 |  p2  |   2  |  12  |   24   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   24   ||  0.489  ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   113  |   202  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   184  |   211  |
+-----------+--------+--------+--------+
