#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb  2 13:51:02 2026
# Process ID: 31916
# Current directory: D:/FPGA_Projects/DecimalDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62040 D:\FPGA_Projects\DecimalDisplay\DecimalDisplay.xpr
# Log file: D:/FPGA_Projects/DecimalDisplay/vivado.log
# Journal file: D:/FPGA_Projects/DecimalDisplay\vivado.jou
# Running On: xavier, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 68097 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/mnt/d/FPGA_Projects/DecimalDisplay' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.504 ; gain = 426.129
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/Binary2BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary2BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DisplayController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DoubbleDabble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubbleDabble
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/SevenSegDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DoubbleDabble(N=16,D=5)
Compiling module xil_defaultlib.Binary2BCD(D=5)
Compiling module xil_defaultlib.PulseGenerator(N_BIT_COUNTER=5,C...
Compiling module xil_defaultlib.DisplayController(N=16,D=5)
Compiling module xil_defaultlib.SevenSegDec
Compiling module xil_defaultlib.top_module(N_BIT_DISPLAY=5,COUNT...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/FPGA_Projects/DecimalDisplay/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/FPGA_Projects/DecimalDisplay/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.805 ; gain = 14.461
run all
$stop called at time : 90 us : File "D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sim_1/new/top_tb.v" Line 58
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.754 ; gain = 380.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary2BCD' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/Binary2BCD.v:3]
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DoubbleDabble' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DoubbleDabble.v:3]
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DoubbleDabble' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DoubbleDabble.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary2BCD' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/Binary2BCD.v:3]
INFO: [Synth 8-6157] synthesizing module 'PulseGenerator' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/PulseGenerator.v:6]
	Parameter N_BIT_COUNTER bound to: 19 - type: integer 
	Parameter COUNT bound to: 333333 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PulseGenerator' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/PulseGenerator.v:6]
INFO: [Synth 8-6157] synthesizing module 'DisplayController' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DisplayController.v:3]
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DisplayController' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/DisplayController.v:3]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDec' [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/SevenSegDec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDec' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/SevenSegDec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/sources_1/new/top_module.v:3]
WARNING: [Synth 8-3917] design top_module has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port AN[5] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2713.762 ; gain = 469.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.422 ; gain = 485.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.422 ; gain = 485.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2730.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.676 ; gain = 643.945
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.676 ; gain = 996.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 14:00:04 2026...
