/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__DR, CYREG_GPIO_PRT0_DR
.set RX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RX__0__HSIOM_GPIO, 0
.set RX__0__HSIOM_I2C, 14
.set RX__0__HSIOM_I2C_SCL, 14
.set RX__0__HSIOM_MASK, 0x000F0000
.set RX__0__HSIOM_SHIFT, 16
.set RX__0__HSIOM_SPI, 15
.set RX__0__HSIOM_SPI_MOSI, 15
.set RX__0__HSIOM_UART, 9
.set RX__0__HSIOM_UART_RX, 9
.set RX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTR, CYREG_GPIO_PRT0_INTR
.set RX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__0__MASK, 0x10
.set RX__0__PC, CYREG_GPIO_PRT0_PC
.set RX__0__PC2, CYREG_GPIO_PRT0_PC2
.set RX__0__PORT, 0
.set RX__0__PS, CYREG_GPIO_PRT0_PS
.set RX__0__SHIFT, 4
.set RX__DR, CYREG_GPIO_PRT0_DR
.set RX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTR, CYREG_GPIO_PRT0_INTR
.set RX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__MASK, 0x10
.set RX__PC, CYREG_GPIO_PRT0_PC
.set RX__PC2, CYREG_GPIO_PRT0_PC2
.set RX__PORT, 0
.set RX__PS, CYREG_GPIO_PRT0_PS
.set RX__SHIFT, 4

/* TX */
.set TX__0__DR, CYREG_GPIO_PRT0_DR
.set TX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TX__0__HSIOM_GPIO, 0
.set TX__0__HSIOM_I2C, 14
.set TX__0__HSIOM_I2C_SDA, 14
.set TX__0__HSIOM_MASK, 0x00F00000
.set TX__0__HSIOM_SHIFT, 20
.set TX__0__HSIOM_SPI, 15
.set TX__0__HSIOM_SPI_MISO, 15
.set TX__0__HSIOM_UART, 9
.set TX__0__HSIOM_UART_TX, 9
.set TX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTR, CYREG_GPIO_PRT0_INTR
.set TX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__0__MASK, 0x20
.set TX__0__PC, CYREG_GPIO_PRT0_PC
.set TX__0__PC2, CYREG_GPIO_PRT0_PC2
.set TX__0__PORT, 0
.set TX__0__PS, CYREG_GPIO_PRT0_PS
.set TX__0__SHIFT, 5
.set TX__DR, CYREG_GPIO_PRT0_DR
.set TX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTR, CYREG_GPIO_PRT0_INTR
.set TX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__MASK, 0x20
.set TX__PC, CYREG_GPIO_PRT0_PC
.set TX__PC2, CYREG_GPIO_PRT0_PC2
.set TX__PORT, 0
.set TX__PS, CYREG_GPIO_PRT0_PS
.set TX__SHIFT, 5

/* LED */
.set LED__0__DR, CYREG_GPIO_PRT0_DR
.set LED__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LED__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LED__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED__0__HSIOM_MASK, 0x00000F00
.set LED__0__HSIOM_SHIFT, 8
.set LED__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LED__0__INTR, CYREG_GPIO_PRT0_INTR
.set LED__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LED__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_GPIO_PRT0_PC
.set LED__0__PC2, CYREG_GPIO_PRT0_PC2
.set LED__0__PORT, 0
.set LED__0__PS, CYREG_GPIO_PRT0_PS
.set LED__0__SHIFT, 2
.set LED__DR, CYREG_GPIO_PRT0_DR
.set LED__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LED__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LED__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LED__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LED__INTR, CYREG_GPIO_PRT0_INTR
.set LED__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LED__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LED__MASK, 0x04
.set LED__PC, CYREG_GPIO_PRT0_PC
.set LED__PC2, CYREG_GPIO_PRT0_PC2
.set LED__PORT, 0
.set LED__PS, CYREG_GPIO_PRT0_PS
.set LED__SHIFT, 2

/* ADC_1 */
.set ADC_1_Bypass__0__DR, CYREG_GPIO_PRT2_DR
.set ADC_1_Bypass__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_1_Bypass__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_1_Bypass__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_1_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC_1_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_1_Bypass__0__HSIOM_SHIFT, 28
.set ADC_1_Bypass__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__0__MASK, 0x80
.set ADC_1_Bypass__0__PC, CYREG_GPIO_PRT2_PC
.set ADC_1_Bypass__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_1_Bypass__0__PORT, 2
.set ADC_1_Bypass__0__PS, CYREG_GPIO_PRT2_PS
.set ADC_1_Bypass__0__SHIFT, 7
.set ADC_1_Bypass__DR, CYREG_GPIO_PRT2_DR
.set ADC_1_Bypass__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_1_Bypass__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_1_Bypass__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_1_Bypass__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__MASK, 0x80
.set ADC_1_Bypass__PC, CYREG_GPIO_PRT2_PC
.set ADC_1_Bypass__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_1_Bypass__PORT, 2
.set ADC_1_Bypass__PS, CYREG_GPIO_PRT2_PS
.set ADC_1_Bypass__SHIFT, 7
.set ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID, 0x00000041
.set ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_1_cy_psoc4_sar_1__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_1_cy_psoc4_sar_1__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_INTR, CYREG_SAR_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_1_cy_psoc4_sar_1__SAR_NUMBER, 0
.set ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_1_cy_psoc4_sar_1__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_1_intSarClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set ADC_1_intSarClock__DIV_ID, 0x00000041
.set ADC_1_intSarClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set ADC_1_intSarClock__PA_DIV_ID, 0x000000FF
.set ADC_1_intUabClock__DIV_ID, 0x00000040
.set ADC_1_intUabClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_1_intUabClock__PA_DIV_ID, 0x000000FF
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set ADC_1_IRQ__INTC_MASK, 0x8000
.set ADC_1_IRQ__INTC_NUMBER, 15
.set ADC_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR3
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* I2C_1 */
.set I2C_1_SCB__CTRL, CYREG_SCB2_CTRL
.set I2C_1_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set I2C_1_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set I2C_1_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set I2C_1_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set I2C_1_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set I2C_1_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set I2C_1_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set I2C_1_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set I2C_1_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set I2C_1_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set I2C_1_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set I2C_1_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set I2C_1_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set I2C_1_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set I2C_1_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set I2C_1_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set I2C_1_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set I2C_1_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set I2C_1_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set I2C_1_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set I2C_1_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set I2C_1_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set I2C_1_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set I2C_1_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set I2C_1_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set I2C_1_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set I2C_1_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set I2C_1_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set I2C_1_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set I2C_1_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set I2C_1_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set I2C_1_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set I2C_1_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set I2C_1_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set I2C_1_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set I2C_1_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set I2C_1_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set I2C_1_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set I2C_1_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set I2C_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set I2C_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set I2C_1_SCB__INTR_M, CYREG_SCB2_INTR_M
.set I2C_1_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set I2C_1_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set I2C_1_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set I2C_1_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set I2C_1_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set I2C_1_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set I2C_1_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set I2C_1_SCB__INTR_S, CYREG_SCB2_INTR_S
.set I2C_1_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set I2C_1_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set I2C_1_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set I2C_1_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set I2C_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set I2C_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set I2C_1_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set I2C_1_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set I2C_1_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set I2C_1_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set I2C_1_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set I2C_1_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set I2C_1_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set I2C_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set I2C_1_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set I2C_1_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set I2C_1_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set I2C_1_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set I2C_1_SCB__SS0_POSISTION, 0
.set I2C_1_SCB__SS1_POSISTION, 1
.set I2C_1_SCB__SS2_POSISTION, 2
.set I2C_1_SCB__SS3_POSISTION, 3
.set I2C_1_SCB__STATUS, CYREG_SCB2_STATUS
.set I2C_1_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set I2C_1_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set I2C_1_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set I2C_1_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set I2C_1_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set I2C_1_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set I2C_1_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set I2C_1_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set I2C_1_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set I2C_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set I2C_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set I2C_1_SCB_IRQ__INTC_MASK, 0x400
.set I2C_1_SCB_IRQ__INTC_NUMBER, 10
.set I2C_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set I2C_1_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set I2C_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set I2C_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set I2C_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set I2C_1_SCBCLK__DIV_ID, 0x00000042
.set I2C_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set I2C_1_SCBCLK__PA_DIV_ID, 0x000000FF
.set I2C_1_scl__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_1_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_1_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_1_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_1_scl__0__HSIOM_GPIO, 0
.set I2C_1_scl__0__HSIOM_I2C, 14
.set I2C_1_scl__0__HSIOM_I2C_SCL, 14
.set I2C_1_scl__0__HSIOM_MASK, 0x0F000000
.set I2C_1_scl__0__HSIOM_SHIFT, 24
.set I2C_1_scl__0__HSIOM_SPI, 15
.set I2C_1_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_1_scl__0__HSIOM_UART, 9
.set I2C_1_scl__0__HSIOM_UART_RX, 9
.set I2C_1_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_scl__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_1_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_1_scl__0__MASK, 0x40
.set I2C_1_scl__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_1_scl__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_1_scl__0__PORT, 3
.set I2C_1_scl__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_1_scl__0__SHIFT, 6
.set I2C_1_scl__DR, CYREG_GPIO_PRT3_DR
.set I2C_1_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_1_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_1_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_1_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_scl__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_1_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_1_scl__MASK, 0x40
.set I2C_1_scl__PC, CYREG_GPIO_PRT3_PC
.set I2C_1_scl__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_1_scl__PORT, 3
.set I2C_1_scl__PS, CYREG_GPIO_PRT3_PS
.set I2C_1_scl__SHIFT, 6
.set I2C_1_sda__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_1_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_1_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_1_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_1_sda__0__HSIOM_GPIO, 0
.set I2C_1_sda__0__HSIOM_I2C, 14
.set I2C_1_sda__0__HSIOM_I2C_SDA, 14
.set I2C_1_sda__0__HSIOM_MASK, 0xF0000000
.set I2C_1_sda__0__HSIOM_SHIFT, 28
.set I2C_1_sda__0__HSIOM_SPI, 15
.set I2C_1_sda__0__HSIOM_SPI_MISO, 15
.set I2C_1_sda__0__HSIOM_UART, 9
.set I2C_1_sda__0__HSIOM_UART_TX, 9
.set I2C_1_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_sda__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_1_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_1_sda__0__MASK, 0x80
.set I2C_1_sda__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_1_sda__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_1_sda__0__PORT, 3
.set I2C_1_sda__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_1_sda__0__SHIFT, 7
.set I2C_1_sda__DR, CYREG_GPIO_PRT3_DR
.set I2C_1_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_1_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_1_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_1_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_sda__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_1_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_1_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_1_sda__MASK, 0x80
.set I2C_1_sda__PC, CYREG_GPIO_PRT3_PC
.set I2C_1_sda__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_1_sda__PORT, 3
.set I2C_1_sda__PS, CYREG_GPIO_PRT3_PS
.set I2C_1_sda__SHIFT, 7

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_1__0__HSIOM_MASK, 0x000000F0
.set Pin_1__0__HSIOM_SHIFT, 4
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_1__0__MASK, 0x02
.set Pin_1__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_1__0__PORT, 3
.set Pin_1__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_1__0__SHIFT, 1
.set Pin_1__DR, CYREG_GPIO_PRT3_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_1__MASK, 0x02
.set Pin_1__PC, CYREG_GPIO_PRT3_PC
.set Pin_1__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_1__PORT, 3
.set Pin_1__PS, CYREG_GPIO_PRT3_PS
.set Pin_1__SHIFT, 1

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_2__0__HSIOM_MASK, 0x00000F00
.set Pin_2__0__HSIOM_SHIFT, 8
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_2__0__MASK, 0x04
.set Pin_2__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_2__0__PORT, 3
.set Pin_2__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_2__0__SHIFT, 2
.set Pin_2__DR, CYREG_GPIO_PRT3_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_2__MASK, 0x04
.set Pin_2__PC, CYREG_GPIO_PRT3_PC
.set Pin_2__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_2__PORT, 3
.set Pin_2__PS, CYREG_GPIO_PRT3_PS
.set Pin_2__SHIFT, 2

/* Pin_3 */
.set Pin_3__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_3__0__HSIOM_MASK, 0x0000F000
.set Pin_3__0__HSIOM_SHIFT, 12
.set Pin_3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_3__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_3__0__MASK, 0x08
.set Pin_3__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_3__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_3__0__PORT, 3
.set Pin_3__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_3__0__SHIFT, 3
.set Pin_3__DR, CYREG_GPIO_PRT3_DR
.set Pin_3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_3__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_3__MASK, 0x08
.set Pin_3__PC, CYREG_GPIO_PRT3_PC
.set Pin_3__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_3__PORT, 3
.set Pin_3__PS, CYREG_GPIO_PRT3_PS
.set Pin_3__SHIFT, 3

/* Pin_4 */
.set Pin_4__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_4__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_4__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_4__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_4__0__HSIOM_MASK, 0x000F0000
.set Pin_4__0__HSIOM_SHIFT, 16
.set Pin_4__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_4__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_4__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_4__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_4__0__MASK, 0x10
.set Pin_4__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_4__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_4__0__PORT, 3
.set Pin_4__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_4__0__SHIFT, 4
.set Pin_4__DR, CYREG_GPIO_PRT3_DR
.set Pin_4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_4__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_4__MASK, 0x10
.set Pin_4__PC, CYREG_GPIO_PRT3_PC
.set Pin_4__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_4__PORT, 3
.set Pin_4__PS, CYREG_GPIO_PRT3_PS
.set Pin_4__SHIFT, 4

/* Pin_5 */
.set Pin_5__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_5__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_5__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_5__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_5__0__HSIOM_MASK, 0x0000000F
.set Pin_5__0__HSIOM_SHIFT, 0
.set Pin_5__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_5__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_5__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_5__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_5__0__MASK, 0x01
.set Pin_5__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_5__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_5__0__PORT, 3
.set Pin_5__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_5__0__SHIFT, 0
.set Pin_5__DR, CYREG_GPIO_PRT3_DR
.set Pin_5__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_5__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_5__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_5__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_5__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_5__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_5__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_5__MASK, 0x01
.set Pin_5__PC, CYREG_GPIO_PRT3_PC
.set Pin_5__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_5__PORT, 3
.set Pin_5__PS, CYREG_GPIO_PRT3_PS
.set Pin_5__SHIFT, 0

/* Pin_6 */
.set Pin_6__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_6__0__HSIOM_MASK, 0xF0000000
.set Pin_6__0__HSIOM_SHIFT, 28
.set Pin_6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_6__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_6__0__MASK, 0x80
.set Pin_6__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_6__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_6__0__PORT, 1
.set Pin_6__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_6__0__SHIFT, 7
.set Pin_6__DR, CYREG_GPIO_PRT1_DR
.set Pin_6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_6__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_6__MASK, 0x80
.set Pin_6__PC, CYREG_GPIO_PRT1_PC
.set Pin_6__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_6__PORT, 1
.set Pin_6__PS, CYREG_GPIO_PRT1_PS
.set Pin_6__SHIFT, 7

/* Pin_7 */
.set Pin_7__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_7__0__HSIOM_MASK, 0x0F000000
.set Pin_7__0__HSIOM_SHIFT, 24
.set Pin_7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_7__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_7__0__MASK, 0x40
.set Pin_7__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_7__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_7__0__PORT, 1
.set Pin_7__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_7__0__SHIFT, 6
.set Pin_7__DR, CYREG_GPIO_PRT1_DR
.set Pin_7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_7__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_7__MASK, 0x40
.set Pin_7__PC, CYREG_GPIO_PRT1_PC
.set Pin_7__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_7__PORT, 1
.set Pin_7__PS, CYREG_GPIO_PRT1_PS
.set Pin_7__SHIFT, 6

/* Pin_8 */
.set Pin_8__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_8__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_8__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_8__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_8__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_8__0__HSIOM_MASK, 0x00F00000
.set Pin_8__0__HSIOM_SHIFT, 20
.set Pin_8__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_8__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_8__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_8__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_8__0__MASK, 0x20
.set Pin_8__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_8__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_8__0__PORT, 1
.set Pin_8__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_8__0__SHIFT, 5
.set Pin_8__DR, CYREG_GPIO_PRT1_DR
.set Pin_8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_8__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_8__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_8__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_8__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_8__MASK, 0x20
.set Pin_8__PC, CYREG_GPIO_PRT1_PC
.set Pin_8__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_8__PORT, 1
.set Pin_8__PS, CYREG_GPIO_PRT1_PS
.set Pin_8__SHIFT, 5

/* Pin_9 */
.set Pin_9__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_9__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_9__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_9__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_9__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_9__0__HSIOM_MASK, 0x000F0000
.set Pin_9__0__HSIOM_SHIFT, 16
.set Pin_9__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_9__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_9__0__MASK, 0x10
.set Pin_9__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_9__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_9__0__PORT, 1
.set Pin_9__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_9__0__SHIFT, 4
.set Pin_9__DR, CYREG_GPIO_PRT1_DR
.set Pin_9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_9__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_9__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_9__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_9__MASK, 0x10
.set Pin_9__PC, CYREG_GPIO_PRT1_PC
.set Pin_9__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_9__PORT, 1
.set Pin_9__PS, CYREG_GPIO_PRT1_PS
.set Pin_9__SHIFT, 4

/* Pin_10 */
.set Pin_10__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_10__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_10__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_10__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_10__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_10__0__HSIOM_MASK, 0x0000F000
.set Pin_10__0__HSIOM_SHIFT, 12
.set Pin_10__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_10__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_10__0__MASK, 0x08
.set Pin_10__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_10__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_10__0__PORT, 1
.set Pin_10__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_10__0__SHIFT, 3
.set Pin_10__DR, CYREG_GPIO_PRT1_DR
.set Pin_10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_10__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_10__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_10__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_10__MASK, 0x08
.set Pin_10__PC, CYREG_GPIO_PRT1_PC
.set Pin_10__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_10__PORT, 1
.set Pin_10__PS, CYREG_GPIO_PRT1_PS
.set Pin_10__SHIFT, 3

/* Pin_11 */
.set Pin_11__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_11__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_11__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_11__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_11__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_11__0__HSIOM_MASK, 0x00000F00
.set Pin_11__0__HSIOM_SHIFT, 8
.set Pin_11__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_11__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_11__0__MASK, 0x04
.set Pin_11__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_11__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_11__0__PORT, 1
.set Pin_11__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_11__0__SHIFT, 2
.set Pin_11__DR, CYREG_GPIO_PRT1_DR
.set Pin_11__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_11__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_11__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_11__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_11__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_11__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_11__MASK, 0x04
.set Pin_11__PC, CYREG_GPIO_PRT1_PC
.set Pin_11__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_11__PORT, 1
.set Pin_11__PS, CYREG_GPIO_PRT1_PS
.set Pin_11__SHIFT, 2

/* Pin_12 */
.set Pin_12__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_12__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_12__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_12__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_12__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_12__0__HSIOM_MASK, 0x000000F0
.set Pin_12__0__HSIOM_SHIFT, 4
.set Pin_12__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_12__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_12__0__MASK, 0x02
.set Pin_12__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_12__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_12__0__PORT, 1
.set Pin_12__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_12__0__SHIFT, 1
.set Pin_12__DR, CYREG_GPIO_PRT1_DR
.set Pin_12__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_12__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_12__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_12__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_12__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_12__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_12__MASK, 0x02
.set Pin_12__PC, CYREG_GPIO_PRT1_PC
.set Pin_12__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_12__PORT, 1
.set Pin_12__PS, CYREG_GPIO_PRT1_PS
.set Pin_12__SHIFT, 1

/* Pin_13 */
.set Pin_13__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_13__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_13__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_13__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_13__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_13__0__HSIOM_MASK, 0x0000000F
.set Pin_13__0__HSIOM_SHIFT, 0
.set Pin_13__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_13__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_13__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_13__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_13__0__MASK, 0x01
.set Pin_13__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_13__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_13__0__PORT, 1
.set Pin_13__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_13__0__SHIFT, 0
.set Pin_13__DR, CYREG_GPIO_PRT1_DR
.set Pin_13__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_13__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_13__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_13__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_13__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_13__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_13__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_13__MASK, 0x01
.set Pin_13__PC, CYREG_GPIO_PRT1_PC
.set Pin_13__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_13__PORT, 1
.set Pin_13__PS, CYREG_GPIO_PRT1_PS
.set Pin_13__SHIFT, 0

/* Pin_14 */
.set Pin_14__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_14__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_14__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_14__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_14__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_14__0__HSIOM_MASK, 0x000F0000
.set Pin_14__0__HSIOM_SHIFT, 16
.set Pin_14__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_14__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_14__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_14__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_14__0__MASK, 0x10
.set Pin_14__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_14__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_14__0__PORT, 2
.set Pin_14__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_14__0__SHIFT, 4
.set Pin_14__DR, CYREG_GPIO_PRT2_DR
.set Pin_14__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_14__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_14__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_14__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_14__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_14__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_14__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_14__MASK, 0x10
.set Pin_14__PC, CYREG_GPIO_PRT2_PC
.set Pin_14__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_14__PORT, 2
.set Pin_14__PS, CYREG_GPIO_PRT2_PS
.set Pin_14__SHIFT, 4

/* Pin_15 */
.set Pin_15__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_15__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_15__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_15__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_15__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_15__0__HSIOM_MASK, 0x0000F000
.set Pin_15__0__HSIOM_SHIFT, 12
.set Pin_15__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_15__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_15__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_15__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_15__0__MASK, 0x08
.set Pin_15__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_15__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_15__0__PORT, 2
.set Pin_15__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_15__0__SHIFT, 3
.set Pin_15__DR, CYREG_GPIO_PRT2_DR
.set Pin_15__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_15__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_15__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_15__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_15__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_15__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_15__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_15__MASK, 0x08
.set Pin_15__PC, CYREG_GPIO_PRT2_PC
.set Pin_15__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_15__PORT, 2
.set Pin_15__PS, CYREG_GPIO_PRT2_PS
.set Pin_15__SHIFT, 3

/* Pin_16 */
.set Pin_16__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_16__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_16__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_16__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_16__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_16__0__HSIOM_MASK, 0x000000F0
.set Pin_16__0__HSIOM_SHIFT, 4
.set Pin_16__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_16__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_16__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_16__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_16__0__MASK, 0x02
.set Pin_16__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_16__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_16__0__PORT, 2
.set Pin_16__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_16__0__SHIFT, 1
.set Pin_16__DR, CYREG_GPIO_PRT2_DR
.set Pin_16__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_16__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_16__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_16__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_16__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_16__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_16__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_16__MASK, 0x02
.set Pin_16__PC, CYREG_GPIO_PRT2_PC
.set Pin_16__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_16__PORT, 2
.set Pin_16__PS, CYREG_GPIO_PRT2_PS
.set Pin_16__SHIFT, 1

/* Pin_17 */
.set Pin_17__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_17__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_17__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_17__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_17__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_17__0__HSIOM_MASK, 0x00F00000
.set Pin_17__0__HSIOM_SHIFT, 20
.set Pin_17__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_17__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_17__0__MASK, 0x20
.set Pin_17__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_17__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_17__0__PORT, 3
.set Pin_17__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_17__0__SHIFT, 5
.set Pin_17__DR, CYREG_GPIO_PRT3_DR
.set Pin_17__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_17__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_17__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_17__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_17__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_17__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_17__MASK, 0x20
.set Pin_17__PC, CYREG_GPIO_PRT3_PC
.set Pin_17__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_17__PORT, 3
.set Pin_17__PS, CYREG_GPIO_PRT3_PS
.set Pin_17__SHIFT, 5

/* Pin_18 */
.set Pin_18__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_18__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_18__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_18__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_18__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_18__0__HSIOM_MASK, 0x00000F00
.set Pin_18__0__HSIOM_SHIFT, 8
.set Pin_18__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_18__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_18__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_18__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_18__0__MASK, 0x04
.set Pin_18__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_18__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_18__0__PORT, 2
.set Pin_18__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_18__0__SHIFT, 2
.set Pin_18__DR, CYREG_GPIO_PRT2_DR
.set Pin_18__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_18__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_18__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_18__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_18__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_18__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_18__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_18__MASK, 0x04
.set Pin_18__PC, CYREG_GPIO_PRT2_PC
.set Pin_18__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_18__PORT, 2
.set Pin_18__PS, CYREG_GPIO_PRT2_PS
.set Pin_18__SHIFT, 2

/* UART_1 */
.set UART_1_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_1_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_1_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_1_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_1_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_1_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_1_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_1_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_1_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_1_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_1_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_1_SCBCLK__DIV_ID, 0x00000043
.set UART_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* Opamp_1 */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA0_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA0_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES0_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA0_SW
.set Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA0_SW_CLEAR

/* Opamp_2 */
.set Opamp_2_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_2_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set Opamp_2_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set Opamp_2_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA1_COMP_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA1_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES1_CTRL
.set Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA1_SW
.set Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA1_SW_CLEAR

/* Opamp_3 */
.set Opamp_3_cy_psoc4_abuf__COMP_STAT, CYREG_CTB1_COMP_STAT
.set Opamp_3_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_3_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB1_CTB_CTRL
.set Opamp_3_cy_psoc4_abuf__INTR, CYREG_CTB1_INTR
.set Opamp_3_cy_psoc4_abuf__INTR_MASK, CYREG_CTB1_INTR_MASK
.set Opamp_3_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_3_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB1_INTR_MASKED
.set Opamp_3_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_3_cy_psoc4_abuf__INTR_SET, CYREG_CTB1_INTR_SET
.set Opamp_3_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_3_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_3_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB1_OA1_COMP_TRIM
.set Opamp_3_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_3_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB1_OA1_OFFSET_TRIM
.set Opamp_3_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB1_OA_RES1_CTRL
.set Opamp_3_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
.set Opamp_3_cy_psoc4_abuf__OA_SW, CYREG_CTB1_OA1_SW
.set Opamp_3_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB1_OA1_SW_CLEAR

/* PVref_1 */
.set PVref_1_cy_psoc4_pref_PRB_REF, CYREG_PASS_PRB_REF0

/* Pin_19_Addr0 */
.set Pin_19_Addr0__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_19_Addr0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_19_Addr0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_19_Addr0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_19_Addr0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_19_Addr0__0__HSIOM_MASK, 0x0F000000
.set Pin_19_Addr0__0__HSIOM_SHIFT, 24
.set Pin_19_Addr0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_19_Addr0__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_19_Addr0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_19_Addr0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_19_Addr0__0__MASK, 0x40
.set Pin_19_Addr0__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_19_Addr0__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_19_Addr0__0__PORT, 0
.set Pin_19_Addr0__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_19_Addr0__0__SHIFT, 6
.set Pin_19_Addr0__DR, CYREG_GPIO_PRT0_DR
.set Pin_19_Addr0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_19_Addr0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_19_Addr0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_19_Addr0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_19_Addr0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_19_Addr0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_19_Addr0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_19_Addr0__MASK, 0x40
.set Pin_19_Addr0__PC, CYREG_GPIO_PRT0_PC
.set Pin_19_Addr0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_19_Addr0__PORT, 0
.set Pin_19_Addr0__PS, CYREG_GPIO_PRT0_PS
.set Pin_19_Addr0__SHIFT, 6

/* Pin_20_Addr1 */
.set Pin_20_Addr1__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_20_Addr1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_20_Addr1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_20_Addr1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_20_Addr1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_20_Addr1__0__HSIOM_MASK, 0xF0000000
.set Pin_20_Addr1__0__HSIOM_SHIFT, 28
.set Pin_20_Addr1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_20_Addr1__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_20_Addr1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_20_Addr1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_20_Addr1__0__MASK, 0x80
.set Pin_20_Addr1__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_20_Addr1__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_20_Addr1__0__PORT, 0
.set Pin_20_Addr1__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_20_Addr1__0__SHIFT, 7
.set Pin_20_Addr1__DR, CYREG_GPIO_PRT0_DR
.set Pin_20_Addr1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_20_Addr1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_20_Addr1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_20_Addr1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_20_Addr1__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_20_Addr1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_20_Addr1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_20_Addr1__MASK, 0x80
.set Pin_20_Addr1__PC, CYREG_GPIO_PRT0_PC
.set Pin_20_Addr1__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_20_Addr1__PORT, 0
.set Pin_20_Addr1__PS, CYREG_GPIO_PRT0_PS
.set Pin_20_Addr1__SHIFT, 7

/* Miscellaneous */
.set CyDesignWideVoltageReference_PRB_REF, CYREG_PASS_PRB_REF1
.set CYDEV_BANDGAP_REF_GAIN, 1
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1C2021AC
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4I
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4I_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 12
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PRB_VDDA_SLEEP, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_SYSTEM_PRB_SOURCE, 0
.set CYDEV_SYSTEM_PRB_VALUE, 15
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 2
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4b_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
