work	"../Project-1-Datapath-Design-Part-A-2/decoder_3_to_8.vhd"
work	"../Project-1-Datapath-Design-Part-A-2/mux2_16bit.vhd"
work	"../Project-1-Datapath-Design-Part-A-2/mux8_16bit.vhd"
work	"../Project-1-Datapath-Design-Part-A-2/reg16.vhd"
work	"../Project-1-Datapath-Design-Part-A-2/register_file.vhd"
work	"arithmetic_logic_unit_16bit.vhd"
work	"arithmetic_unit_16bit.vhd"
work	"b_input_logic.vhd"
work	"datapath.vhd"
work	"full_adder.vhd"
work	"functional_unit.vhd"
work	"logic_unit_16bit.vhd"
work	"logic_unit_mux4_16bit.vhd"
work	"mux_b_data_bus_16bit.vhd"
work	"mux_d_data_bus_16bit.vhd"
work	"ripple_carry_adder_16bit.vhd"
work	"shifter_16bit.vhd"
