# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs_valid

.latch        n62 Memory[0][0]  2
.latch        n67 Memory[0][1]  2
.latch        n72 Memory[0][2]  2
.latch        n77 Memory[0][3]  2
.latch        n82 Memory[0][4]  2
.latch        n87 Memory[0][5]  2
.latch        n92 Memory[0][6]  2
.latch        n97 Memory[0][7]  2
.latch       n102 Memory[0][8]  2
.latch       n107 Memory[0][9]  2
.latch       n112 Memory[0][10]  2
.latch       n117 Memory[0][11]  2
.latch       n122 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n71
10 1
.names ins[0] ins_ready new_n72_1
11 1
.names new_n71 new_n72_1 n62
00 0
.names Memory[0][1] ins_ready new_n74
10 1
.names ins[1] ins_ready new_n75
11 1
.names new_n74 new_n75 n67
00 0
.names Memory[0][2] ins_ready new_n77_1
10 1
.names ins[2] ins_ready new_n78
11 1
.names new_n77_1 new_n78 n72
00 0
.names Memory[0][3] ins_ready new_n80
10 1
.names ins[3] ins_ready new_n81
11 1
.names new_n80 new_n81 n77
00 0
.names Memory[0][4] ins_ready new_n83
10 1
.names ins[4] ins_ready new_n84
11 1
.names new_n83 new_n84 n82
00 0
.names Memory[0][5] ins_ready new_n86
10 1
.names ins[5] ins_ready new_n87_1
11 1
.names new_n86 new_n87_1 n87
00 0
.names Memory[0][6] ins_ready new_n89
10 1
.names ins[6] ins_ready new_n90
11 1
.names new_n89 new_n90 n92
00 0
.names Memory[0][7] ins_ready new_n92_1
10 1
.names ins[7] ins_ready new_n93
11 1
.names new_n92_1 new_n93 n97
00 0
.names Memory[0][8] ins_ready new_n95
10 1
.names ins[8] ins_ready new_n96
11 1
.names new_n95 new_n96 n102
00 0
.names Memory[0][9] ins_ready new_n98
10 1
.names ins[9] ins_ready new_n99
11 1
.names new_n98 new_n99 n107
00 0
.names Memory[0][10] ins_ready new_n101
10 1
.names ins[10] ins_ready new_n102_1
11 1
.names new_n101 new_n102_1 n112
00 0
.names Memory[0][11] ins_ready new_n104
10 1
.names ins[11] ins_ready new_n105
11 1
.names new_n104 new_n105 n117
00 0
.names ins_valid ins_ready new_n107_1
01 1
.names rst new_n107_1 n122
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names control.valid_reg outs_valid
1 1
.end
