INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/5. Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sources_1/imports/new/Add_Sub_Unit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/5. Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/5. Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/5. Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/5. Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sim_1/new/AddSubSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubSim
