Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  3 17:40:31 2025
| Host         : LAPTOP-7D1TKKF7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file DFF_CLA_5bit_methodology_drc_routed.rpt -pb DFF_CLA_5bit_methodology_drc_routed.pb -rpx DFF_CLA_5bit_methodology_drc_routed.rpx
| Design       : DFF_CLA_5bit
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 17
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 17     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A[3] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A[4] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on B[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on B[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on B[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on B[3] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on B[4] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Cin relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Cout relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Sum[0] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Sum[1] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Sum[2] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Sum[3] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Sum[4] relative to the rising and/or falling clock edge(s) of clk_100MHz.
Related violations: <none>


