\hypertarget{CCS_2ARM__Cortex-R4_2port_8c}{\section{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.c File Reference}
\label{CCS_2ARM__Cortex-R4_2port_8c}\index{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
}
{\ttfamily \#include \char`\"{}Free\-R\-T\-O\-S.\-h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}task.\-h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_aff46363042cc866d0ba6df9110568cf4}{port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C00 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a4f9bc95664ed4983bb94af37e153c5f2}{port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C04 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_ab0142058832463ac15ae49adf0fafecd}{port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C0\-C ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a557a48537ec211483665269e918dc94d}{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C10 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_ad0e07d8351bedea2f80c1c8d70881053}{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C14 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_aa479a6d0eb4c00f8b920df6f5eaee215}{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C18 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_af90f6e7888f2ce9acf89e265ab89a50e}{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C50 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a1ebaedc5c82c885e866a008360c7e637}{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C54 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a82bc8ad423f54018e6c6395a464a5676}{port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C80 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a7d7712951ba0e2fa947b5fa4aa8bc1b4}{port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C84 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a849f31cea7f826d98176a4e075ddd3cc}{port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C88 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x1\-F )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_ac0d88abb68188f5d7da45c60a5f78c02}{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x00 )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x04 )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a156ba74bc35da2293a2482ab4195183b}{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}~( ( \hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} ) 0x20 )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_ad668c6ef52816676d05bb8f41266b8a7}{port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S}~( 12 )
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a5cfc38319f17c8e804020ec247b6325d}{v\-Port\-Start\-First\-Task} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} $\ast$ \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a474fbbb58ea661a1557f05adc41120c1}{px\-Port\-Initialise\-Stack} (\hyperlink{Flsh186_2prtmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t} $\ast$px\-Top\-Of\-Stack, \hyperlink{projdefs_8h_a24177544ba9c507a9429d6d5761eb487}{Task\-Function\-\_\-t} px\-Code, \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$pv\-Parameters)
\item 
\hyperlink{Flsh186_2prtmacro_8h_ac826f39420fcf5b32ba7123a1d243f99}{Base\-Type\-\_\-t} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{x\-Port\-Start\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\-Port\-End\-Scheduler} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\-\_\-\-\_\-interrupt \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}{v\-Port\-Non\-Preemptive\-Tick} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{v\-Port\-Enter\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_aed20ada05b957181a0de042802a82a5b}{v\-Port\-Exit\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ul\-Critical\-Nesting} = 9999
\item 
uint32\-\_\-t \hyperlink{CCS_2ARM__Cortex-R4_2port_8c_adb618e609f6505a99aa1d2bf85f70e51}{ul\-Task\-Has\-F\-P\-U\-Context} = 0
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_ac0d88abb68188f5d7da45c60a5f78c02}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-F\-P\-S\-C\-R~( ( {\bf Stack\-Type\-\_\-t} ) 0x00 )}}\label{CCS_2ARM__Cortex-R4_2port_8c_ac0d88abb68188f5d7da45c60a5f78c02}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}}
\index{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R@{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-I\-T\-I\-A\-L\-\_\-\-S\-P\-S\-R~( ( {\bf Stack\-Type\-\_\-t} ) 0x1\-F )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E@{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}}
\index{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E@{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-I\-N\-S\-T\-R\-U\-C\-T\-I\-O\-N\-\_\-\-S\-I\-Z\-E~( ( {\bf Stack\-Type\-\_\-t} ) 0x04 )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a4a09bb6297fbc0a50ed78a132ff9f0fe}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a7d7712951ba0e2fa947b5fa4aa8bc1b4}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-L\-E\-A\-R\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C84 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a7d7712951ba0e2fa947b5fa4aa8bc1b4}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_af90f6e7888f2ce9acf89e265ab89a50e}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-O\-M\-P0\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C50 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_af90f6e7888f2ce9acf89e265ab89a50e}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_aa479a6d0eb4c00f8b920df6f5eaee215}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-C\-P\-U\-C0\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C18 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_aa479a6d0eb4c00f8b920df6f5eaee215}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a557a48537ec211483665269e918dc94d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-F\-R\-C0\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C10 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a557a48537ec211483665269e918dc94d}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_ad0e07d8351bedea2f80c1c8d70881053}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-C0\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C14 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_ad0e07d8351bedea2f80c1c8d70881053}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a1ebaedc5c82c885e866a008360c7e637}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-N\-T0\-\_\-\-U\-D\-C\-P0\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C54 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a1ebaedc5c82c885e866a008360c7e637}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_ab0142058832463ac15ae49adf0fafecd}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-C\-O\-M\-P\-C\-T\-R\-L\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C0\-C ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_ab0142058832463ac15ae49adf0fafecd}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_aff46363042cc866d0ba6df9110568cf4}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-G\-C\-T\-R\-L\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C00 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_aff46363042cc866d0ba6df9110568cf4}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a849f31cea7f826d98176a4e075ddd3cc}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-I\-N\-T\-F\-L\-A\-G\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C88 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a849f31cea7f826d98176a4e075ddd3cc}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a82bc8ad423f54018e6c6395a464a5676}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-S\-E\-T\-I\-N\-T\-E\-N\-A\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C80 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a82bc8ad423f54018e6c6395a464a5676}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a4f9bc95664ed4983bb94af37e153c5f2}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G}}
\index{port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G@{port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-T\-I\-\_\-\-T\-B\-C\-T\-R\-L\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-C04 ) )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a4f9bc95664ed4983bb94af37e153c5f2}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_ad668c6ef52816676d05bb8f41266b8a7}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S@{port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S}}
\index{port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S@{port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-P\-A\-C\-E\-\_\-\-B\-E\-T\-W\-E\-E\-N\-\_\-\-T\-O\-S\-\_\-\-A\-N\-D\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S~( 12 )}}\label{CCS_2ARM__Cortex-R4_2port_8c_ad668c6ef52816676d05bb8f41266b8a7}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a156ba74bc35da2293a2482ab4195183b}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T@{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}}
\index{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T@{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-H\-U\-M\-B\-\_\-\-M\-O\-D\-E\-\_\-\-B\-I\-T~( ( {\bf Stack\-Type\-\_\-t} ) 0x20 )}}\label{CCS_2ARM__Cortex-R4_2port_8c_a156ba74bc35da2293a2482ab4195183b}


\subsection{Function Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a474fbbb58ea661a1557f05adc41120c1}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!px\-Port\-Initialise\-Stack@{px\-Port\-Initialise\-Stack}}
\index{px\-Port\-Initialise\-Stack@{px\-Port\-Initialise\-Stack}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{px\-Port\-Initialise\-Stack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stack\-Type\-\_\-t}$\ast$ px\-Port\-Initialise\-Stack (
\begin{DoxyParamCaption}
\item[{{\bf Stack\-Type\-\_\-t} $\ast$}]{px\-Top\-Of\-Stack, }
\item[{{\bf Task\-Function\-\_\-t}}]{px\-Code, }
\item[{{\bf void} $\ast$}]{pv\-Parameters}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_a474fbbb58ea661a1557f05adc41120c1}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}}
\index{v\-Port\-End\-Scheduler@{v\-Port\-End\-Scheduler}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{v\-Port\-End\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-End\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}}
\index{v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{v\-Port\-Enter\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Enter\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_aed20ada05b957181a0de042802a82a5b}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}}
\index{v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{v\-Port\-Exit\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Exit\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_aed20ada05b957181a0de042802a82a5b}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!v\-Port\-Non\-Preemptive\-Tick@{v\-Port\-Non\-Preemptive\-Tick}}
\index{v\-Port\-Non\-Preemptive\-Tick@{v\-Port\-Non\-Preemptive\-Tick}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{v\-Port\-Non\-Preemptive\-Tick}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-arm \-\_\-\-\_\-irq {\bf void} v\-Port\-Non\-Preemptive\-Tick (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_aa3d36248da898dd1d2ae1784c76bdb9c}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_a5cfc38319f17c8e804020ec247b6325d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!v\-Port\-Start\-First\-Task@{v\-Port\-Start\-First\-Task}}
\index{v\-Port\-Start\-First\-Task@{v\-Port\-Start\-First\-Task}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{v\-Port\-Start\-First\-Task}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Start\-First\-Task (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_a5cfc38319f17c8e804020ec247b6325d}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}}
\index{x\-Port\-Start\-Scheduler@{x\-Port\-Start\-Scheduler}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{x\-Port\-Start\-Scheduler}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Base\-Type\-\_\-t} x\-Port\-Start\-Scheduler (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}


\subsection{Variable Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!ul\-Critical\-Nesting@{ul\-Critical\-Nesting}}
\index{ul\-Critical\-Nesting@{ul\-Critical\-Nesting}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{ul\-Critical\-Nesting}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t ul\-Critical\-Nesting = 9999}}\label{CCS_2ARM__Cortex-R4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}
\hypertarget{CCS_2ARM__Cortex-R4_2port_8c_adb618e609f6505a99aa1d2bf85f70e51}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}!ul\-Task\-Has\-F\-P\-U\-Context@{ul\-Task\-Has\-F\-P\-U\-Context}}
\index{ul\-Task\-Has\-F\-P\-U\-Context@{ul\-Task\-Has\-F\-P\-U\-Context}!CCS/ARM_Cortex-R4/port.c@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/port.\-c}}
\subsubsection[{ul\-Task\-Has\-F\-P\-U\-Context}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t ul\-Task\-Has\-F\-P\-U\-Context = 0}}\label{CCS_2ARM__Cortex-R4_2port_8c_adb618e609f6505a99aa1d2bf85f70e51}
