# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 13.1
# Tue Jun 11 15:13:02 MYT 2013
# DO NOT MODIFY


# 
# alt_em10g32 "alt_em10g32" v1.0
#  2013.06.11.15:13:02
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 12.1


# 
# module alt_em10g32
# 
set_module_property DESCRIPTION "Ethernet 32 Bits 10G MAC"
set_module_property NAME alt_em10g32
set_module_property VERSION 13.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Interface Protocols/Ethernet"
set_module_property AUTHOR "Altera Corporation"
set_module_property DISPLAY_NAME "Low Latency Ethernet 10G MAC"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
# set_module_property COMPOSITION_CALLBACK compose
set_module_property ANALYZE_HDL false
set_module_property REPORT_TO_TALKBACK false
set_module_property NATIVE_INTERPRETER true
set_module_property VALIDATION_CALLBACK validate
set_module_property ELABORATION_CALLBACK elaborate




# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH compilation_list ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL alt_em10g32
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file alt_em10g32.v VERILOG PATH alt_em10g32.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG sim_ver
set_fileset_property SIM_VERILOG TOP_LEVEL alt_em10g32
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
# add_fileset_file alt_em10g32.v VERILOG PATH alt_em10g32.v

add_fileset SIM_VHDL SIM_VHDL sim_ver
set_fileset_property SIM_VHDL TOP_LEVEL alt_em10g32
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
# add_fileset_file alt_em10g32.v VERILOG PATH alt_em10g32.v


proc sim_ver {name} {
    if {1} {
        add_fileset_file mentor/alt_em10g32.v VERILOG_ENCRYPT PATH "mentor/alt_em10g32.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/alt_em10g32unit.v VERILOG_ENCRYPT PATH "mentor/alt_em10g32unit.v" {MENTOR_SPECIFIC}
        
        add_fileset_file mentor/rtl/alt_em10g32_clk_rst.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_clk_rst.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_clock_crosser.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_clock_crosser.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_crc32.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_crc32.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_creg_map.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_creg_map.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_creg_top.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_creg_top.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_frm_decoder.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_frm_decoder.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_pipeline_base.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_pipeline_base.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rr_clock_crosser.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rr_clock_crosser.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_fctl_overflow.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_fctl_overflow.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_fctl_preamble.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_fctl_preamble.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_frm_control.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_frm_control.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_pfc_flow_control.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_pfc_flow_control.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_rs_layer.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_rs_layer.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_rs_xgmii.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_rs_xgmii.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_status_aligner.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_status_aligner.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_top.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_top.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_stat_mem.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_stat_mem.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_stat_reg.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_stat_reg.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_data_frm_gen.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_data_frm_gen.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_err_aligner.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_err_aligner.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_flow_control.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_flow_control.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_frm_arbiter.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_frm_arbiter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_frm_muxer.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_frm_muxer.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_pause_frm_gen.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_pause_frm_gen.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_pause_req.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_pause_req.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_rs_layer.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_rs_layer.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_sc_fifo.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_sc_fifo.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_top.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_top.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_gmii_decoder.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_gmii_decoder.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_gmii_encoder.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_gmii_encoder.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v VERILOG_ENCRYPT PATH "mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_altsyncram_bundle.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_altsyncram_bundle.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_altsyncram.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_altsyncram.v" {MENTOR_SPECIFIC}
        
        # ECC support
        add_fileset_file mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_ecc_dec_18_12.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_ecc_dec_18_12.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_ecc_dec_39_32.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_ecc_dec_39_32.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_ecc_enc_12_18.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_ecc_enc_12_18.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_ecc_enc_32_39.v VERILOG_ENCRYPT PATH "mentor/rtl/alt_em10g32_ecc_enc_32_39.v" {MENTOR_SPECIFIC}
        
        #1588 files
        
        add_fileset_file mentor/rtl/alt_em10g32_avst_to_gmii_if.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_avst_to_gmii_if.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_gmii_to_avst_if.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_gmii_to_avst_if.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_gmii_tsu.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_gmii_tsu.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_lpm_mult.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_lpm_mult.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_ptp_aligner.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_rx_ptp_aligner.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_ptp_detector.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_rx_ptp_detector.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_rx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_rx_ptp_top.v" {MENTOR_SPECIFIC}       
        add_fileset_file mentor/rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_gmii_crc_inserter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_gmii_ptp_inserter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_ptp_request_controller.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_ptp_top.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_xgmii_crc_inserter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_tx_xgmii_ptp_inserter.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_xgmii_tsu.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_xgmii_tsu.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_crc328generator.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_crc328generator.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_crc32ctl8.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_crc32ctl8.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_crc32galois8.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_crc32galois8.v" {MENTOR_SPECIFIC}
        add_fileset_file mentor/rtl/alt_em10g32_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/mentor/alt_em10g32_gmii_crc_inserter.v" {MENTOR_SPECIFIC}
    }
    if {1} {
        add_fileset_file aldec/alt_em10g32.v VERILOG_ENCRYPT PATH "aldec/alt_em10g32.v" {ALDEC_SPECIFIC} 
        add_fileset_file aldec/alt_em10g32unit.v VERILOG_ENCRYPT PATH "aldec/alt_em10g32unit.v" {ALDEC_SPECIFIC}
        
        add_fileset_file aldec/rtl/alt_em10g32_clk_rst.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_clk_rst.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_clock_crosser.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_clock_crosser.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_crc32.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_crc32.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_crc32_gf_mult32_kc.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_crc32_gf_mult32_kc.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_creg_map.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_creg_map.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_creg_top.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_creg_top.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_frm_decoder.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_frm_decoder.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_pipeline_base.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_pipeline_base.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rr_clock_crosser.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rr_clock_crosser.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_fctl_overflow.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_fctl_overflow.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_fctl_preamble.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_fctl_preamble.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_frm_control.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_frm_control.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_pfc_flow_control.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_pfc_flow_control.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_pfc_pause_conversion.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_pfc_pause_conversion.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_pkt_backpressure_control.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_pkt_backpressure_control.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_rs_gmii_mii.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_rs_gmii_mii.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_rs_layer.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_rs_layer.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_rs_xgmii.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_rs_xgmii.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_status_aligner.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_status_aligner.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_top.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_top.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_stat_mem.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_stat_mem.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_stat_reg.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_stat_reg.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_data_frm_gen.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_data_frm_gen.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_err_aligner.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_err_aligner.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_flow_control.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_flow_control.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_frm_arbiter.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_frm_arbiter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_frm_muxer.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_frm_muxer.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_pause_beat_conversion.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_pause_beat_conversion.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_pause_frm_gen.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_pause_frm_gen.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_pause_req.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_pause_req.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_pfc_frm_gen.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_pfc_frm_gen.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_rs_layer.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_rs_layer.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_rs_xgmii_layer.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_rs_xgmii_layer.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_sc_fifo.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_sc_fifo.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_top.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_top.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_gmii_decoder.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_gmii_decoder.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_gmii_decoder_dfa.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_gmii_decoder_dfa.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_gmii_encoder.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_gmii_encoder.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_gmii_encoder_dfa.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_gmii_encoder_dfa.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v VERILOG_ENCRYPT PATH "aldec/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_altsyncram_bundle.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_altsyncram_bundle.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_altsyncram.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_altsyncram.v" {ALDEC_SPECIFIC}
        
        # ECC support
        add_fileset_file aldec/rtl/alt_em10g32_avalon_dc_fifo_hecc.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_avalon_dc_fifo_hecc.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_avalon_dc_fifo_secc.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_avalon_dc_fifo_secc.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_avalon_sc_fifo_hecc.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_avalon_sc_fifo_hecc.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_avalon_sc_fifo_secc.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_avalon_sc_fifo_secc.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_ecc_dec_18_12.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_ecc_dec_18_12.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_ecc_dec_39_32.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_ecc_dec_39_32.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_ecc_enc_12_18.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_ecc_enc_12_18.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_ecc_enc_32_39.v VERILOG_ENCRYPT PATH "aldec/rtl/alt_em10g32_ecc_enc_32_39.v" {ALDEC_SPECIFIC}
        
        #1588
        add_fileset_file aldec/rtl/alt_em10g32_avst_to_gmii_if.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_avst_to_gmii_if.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_gmii_to_avst_if.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_gmii_to_avst_if.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_gmii_tsu.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_gmii_tsu.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_lpm_mult.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_lpm_mult.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_ptp_aligner.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_rx_ptp_aligner.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_ptp_detector.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_rx_ptp_detector.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_rx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_rx_ptp_top.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_gmii_crc_inserter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_gmii_ptp_inserter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_ptp_request_controller.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_ptp_top.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_xgmii_crc_inserter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_tx_xgmii_ptp_inserter.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_xgmii_tsu.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_xgmii_tsu.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_crc328generator.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_crc328generator.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_crc32ctl8.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_crc32ctl8.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_crc32galois8.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_crc32galois8.v" {ALDEC_SPECIFIC}
        add_fileset_file aldec/rtl/alt_em10g32_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/aldec/alt_em10g32_gmii_crc_inserter.v" {ALDEC_SPECIFIC}
    }
    if {0} {
        add_fileset_file cadence/alt_em10g32.v VERILOG_ENCRYPT PATH "cadence/alt_em10g32.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/alt_em10g32unit.v VERILOG_ENCRYPT PATH "cadence/alt_em10g32unit.v" {CADENCE_SPECIFIC}
        
        add_fileset_file cadence/rtl/alt_em10g32_clk_rst.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_clk_rst.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_clock_crosser.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_clock_crosser.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_crc32.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_crc32.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_creg_map.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_creg_map.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_creg_top.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_creg_top.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_frm_decoder.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_frm_decoder.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_pipeline_base.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_pipeline_base.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rr_clock_crosser.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rr_clock_crosser.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_fctl_overflow.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_fctl_overflow.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_fctl_preamble.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_fctl_preamble.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_frm_control.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_frm_control.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_pfc_flow_control.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_pfc_flow_control.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_rs_layer.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_rs_layer.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_rs_xgmii.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_rs_xgmii.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_status_aligner.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_status_aligner.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_top.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_top.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_stat_mem.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_stat_mem.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_stat_reg.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_stat_reg.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_data_frm_gen.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_data_frm_gen.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_err_aligner.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_err_aligner.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_flow_control.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_flow_control.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_frm_arbiter.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_frm_arbiter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_frm_muxer.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_frm_muxer.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_pause_frm_gen.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_pause_frm_gen.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_pause_req.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_pause_req.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_rs_layer.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_rs_layer.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_sc_fifo.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_sc_fifo.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_top.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_top.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_gmii_decoder.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_gmii_decoder.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_gmii_encoder.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_gmii_encoder.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v VERILOG_ENCRYPT PATH "cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_altsyncram_bundle.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_altsyncram_bundle.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_altsyncram.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_altsyncram.v" {CADENCE_SPECIFIC}
        
        # ECC support
        add_fileset_file cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_ecc_dec_18_12.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_ecc_dec_18_12.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_ecc_dec_39_32.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_ecc_dec_39_32.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_ecc_enc_12_18.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_ecc_enc_12_18.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_ecc_enc_32_39.v VERILOG_ENCRYPT PATH "cadence/rtl/alt_em10g32_ecc_enc_32_39.v" {CADENCE_SPECIFIC}
        
        #1588
        
        add_fileset_file cadence/rtl/alt_em10g32_avst_to_gmii_if.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_avst_to_gmii_if.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_gmii_to_avst_if.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_gmii_to_avst_if.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_gmii_tsu.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_gmii_tsu.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_lpm_mult.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_lpm_mult.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_ptp_aligner.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_rx_ptp_aligner.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_ptp_detector.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_rx_ptp_detector.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_rx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_rx_ptp_top.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_gmii_crc_inserter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_gmii_ptp_inserter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_ptp_request_controller.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_ptp_top.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_xgmii_crc_inserter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_tx_xgmii_ptp_inserter.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_xgmii_tsu.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_xgmii_tsu.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_crc328generator.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_crc328generator.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_crc32ctl8.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_crc32ctl8.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_crc32galois8.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_crc32galois8.v" {CADENCE_SPECIFIC}
        add_fileset_file cadence/rtl/alt_em10g32_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/cadence/alt_em10g32_gmii_crc_inserter.v" {CADENCE_SPECIFIC}
        
    }
    if {0} {
        add_fileset_file synopsys/alt_em10g32.v VERILOG_ENCRYPT PATH "synopsys/alt_em10g32.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/alt_em10g32unit.v VERILOG_ENCRYPT PATH "synopsys/alt_em10g32unit.v" {SYNOPSYS_SPECIFIC}
        
        add_fileset_file synopsys/rtl/alt_em10g32_clk_rst.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_clk_rst.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_clock_crosser.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_clock_crosser.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_crc32.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_crc32.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_creg_map.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_creg_map.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_creg_top.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_creg_top.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_frm_decoder.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_frm_decoder.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_pipeline_base.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_pipeline_base.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rr_clock_crosser.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rr_clock_crosser.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_fctl_overflow.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_fctl_overflow.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_fctl_preamble.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_fctl_preamble.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_frm_control.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_frm_control.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_rs_layer.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_rs_layer.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_rs_xgmii.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_rs_xgmii.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_status_aligner.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_status_aligner.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_top.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_top.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_stat_mem.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_stat_mem.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_stat_reg.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_stat_reg.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_data_frm_gen.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_data_frm_gen.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_err_aligner.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_err_aligner.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_flow_control.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_flow_control.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_frm_arbiter.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_frm_arbiter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_frm_muxer.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_frm_muxer.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_pause_req.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_pause_req.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_rs_layer.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_rs_layer.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_sc_fifo.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_sc_fifo.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_top.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_top.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_gmii_decoder.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_gmii_decoder.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_gmii_encoder.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_gmii_encoder.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v VERILOG_ENCRYPT PATH "synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_altsyncram_bundle.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_altsyncram_bundle.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_altsyncram.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_altsyncram.v" {SYNOPSYS_SPECIFIC}
        
        # ECC support
        add_fileset_file synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_ecc_dec_18_12.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_ecc_dec_18_12.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_ecc_dec_39_32.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_ecc_dec_39_32.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_ecc_enc_12_18.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_ecc_enc_12_18.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_ecc_enc_32_39.v VERILOG_ENCRYPT PATH "synopsys/rtl/alt_em10g32_ecc_enc_32_39.v" {SYNOPSYS_SPECIFIC}
        
        #1588
        
        add_fileset_file synopsys/rtl/alt_em10g32_avst_to_gmii_if.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_avst_to_gmii_if.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_gmii_to_avst_if.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_gmii_to_avst_if.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_gmii_tsu.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_gmii_tsu.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_lpm_mult.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_lpm_mult.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_ptp_aligner.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_rx_ptp_aligner.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_ptp_detector.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_rx_ptp_detector.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_rx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_rx_ptp_top.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_gmii_crc_inserter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_gmii_ptp_inserter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_ptp_request_controller.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_ptp_top.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_ptp_top.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_xgmii_crc_inserter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_tx_xgmii_ptp_inserter.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_xgmii_tsu.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_xgmii_tsu.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_crc328generator.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_crc328generator.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_crc32ctl8.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_crc32ctl8.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_crc32galois8.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_crc32galois8.v" {SYNOPSYS_SPECIFIC}
        add_fileset_file synopsys/rtl/alt_em10g32_gmii_crc_inserter.v VERILOG_ENCRYPT PATH "../1588/synopsys/alt_em10g32_gmii_crc_inserter.v" {SYNOPSYS_SPECIFIC}
        
        
    }

    add_fileset_file altera_avalon_dc_fifo.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/credit_producer.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
    
}



# 
# parameters
# 
add_parameter DEVICE_FAMILY STRING "Stratix V"
set_parameter_property DEVICE_FAMILY DISPLAY_NAME "Device family"
set_parameter_property DEVICE_FAMILY DESCRIPTION "Target device family for ethernet 10G MAC IP"
set_parameter_property DEVICE_FAMILY ALLOWED_RANGES {"Stratix V" "Arria 10" "Arria V GZ"}
set_parameter_property DEVICE_FAMILY VISIBLE false
set_parameter_property DEVICE_FAMILY IS_HDL_PARAMETER false
set_parameter_property DEVICE_FAMILY SYSTEM_INFO DEVICE_FAMILY


add_parameter INSERT_ST_ADAPTOR INTEGER 0 ""
set_parameter_property INSERT_ST_ADAPTOR DEFAULT_VALUE 0
set_parameter_property INSERT_ST_ADAPTOR DISPLAY_NAME "Use 64-bit Ethernet 10G MAC Avalon Streaming interface"
set_parameter_property INSERT_ST_ADAPTOR DESCRIPTION "Use this adapter for Ethernet 64-bit MAC Avalon Streaming interface"
set_parameter_property INSERT_ST_ADAPTOR TYPE INTEGER
set_parameter_property INSERT_ST_ADAPTOR UNITS None
set_parameter_property INSERT_ST_ADAPTOR DISPLAY_HINT boolean
set_parameter_property INSERT_ST_ADAPTOR DESCRIPTION ""
set_parameter_property INSERT_ST_ADAPTOR HDL_PARAMETER true

add_parameter INSERT_CSR_ADAPTOR INTEGER 0
set_parameter_property INSERT_CSR_ADAPTOR DEFAULT_VALUE 0
set_parameter_property INSERT_CSR_ADAPTOR DISPLAY_NAME "Use 64-bit Ethernet 10G MAC Avalon Memory-Mapped interface"
set_parameter_property INSERT_CSR_ADAPTOR DESCRIPTION "Use this adapter for Ethernet 64-bit MAC Memory-Mapped interface"
set_parameter_property INSERT_CSR_ADAPTOR TYPE INTEGER
set_parameter_property INSERT_CSR_ADAPTOR UNITS None
set_parameter_property INSERT_CSR_ADAPTOR DISPLAY_HINT boolean
set_parameter_property INSERT_CSR_ADAPTOR HDL_PARAMETER true

add_parameter INSERT_XGMII_ADAPTOR INTEGER 1
set_parameter_property INSERT_XGMII_ADAPTOR DEFAULT_VALUE 1
set_parameter_property INSERT_XGMII_ADAPTOR DISPLAY_NAME "Use 64-bit Ethernet 10G MAC XGMII interface"
set_parameter_property INSERT_XGMII_ADAPTOR DESCRIPTION "Use this adapter for Ethernet 64-bit MAC XGMII interface"
set_parameter_property INSERT_XGMII_ADAPTOR TYPE INTEGER
set_parameter_property INSERT_XGMII_ADAPTOR UNITS None
set_parameter_property INSERT_XGMII_ADAPTOR DISPLAY_HINT boolean
set_parameter_property INSERT_XGMII_ADAPTOR HDL_PARAMETER true

add_parameter DATAPATH_OPTION INTEGER 3
set_parameter_property DATAPATH_OPTION DEFAULT_VALUE 3
set_parameter_property DATAPATH_OPTION DISPLAY_NAME "Datapath options"
set_parameter_property DATAPATH_OPTION TYPE INTEGER
set_parameter_property DATAPATH_OPTION UNITS None
set_parameter_property DATAPATH_OPTION allowed_ranges {"1:TX only" "2:RX only" "3:TX & RX"}
set_parameter_property INSERT_XGMII_ADAPTOR DESCRIPTION "Choose which data path to be used"
set_parameter_property DATAPATH_OPTION HDL_PARAMETER true

add_parameter ENABLE_SUPP_ADDR INTEGER 0
set_parameter_property ENABLE_SUPP_ADDR DEFAULT_VALUE 1
set_parameter_property ENABLE_SUPP_ADDR DISPLAY_NAME "Enable supplementary address"
set_parameter_property ENABLE_SUPP_ADDR DESCRIPTION "Enable supplementary address feature"
set_parameter_property ENABLE_SUPP_ADDR TYPE INTEGER
set_parameter_property ENABLE_SUPP_ADDR UNITS None
set_parameter_property ENABLE_SUPP_ADDR DISPLAY_HINT boolean
set_parameter_property ENABLE_SUPP_ADDR HDL_PARAMETER true

add_parameter ENABLE_PFC INTEGER 0
set_parameter_property ENABLE_PFC DEFAULT_VALUE 0
set_parameter_property ENABLE_PFC DISPLAY_NAME "Enable priority-based flow control (PFC)"
set_parameter_property ENABLE_PFC DESCRIPTION "Enable priority-based flow control feature"
set_parameter_property ENABLE_PFC TYPE INTEGER
set_parameter_property ENABLE_PFC UNITS None
set_parameter_property ENABLE_PFC DISPLAY_HINT boolean
set_parameter_property ENABLE_PFC HDL_PARAMETER true

add_parameter PFC_PRIORITY_NUMBER INTEGER 8
set_parameter_property PFC_PRIORITY_NUMBER DEFAULT_VALUE 8
set_parameter_property PFC_PRIORITY_NUMBER DISPLAY_NAME "Number of PFC queues"
set_parameter_property PFC_PRIORITY_NUMBER DESCRIPTION "Number of PFC priorities used"
set_parameter_property PFC_PRIORITY_NUMBER TYPE INTEGER
set_parameter_property PFC_PRIORITY_NUMBER UNITS None
set_parameter_property PFC_PRIORITY_NUMBER ALLOWED_RANGES {2:8}
set_parameter_property PFC_PRIORITY_NUMBER HDL_PARAMETER true

add_parameter INSTANTIATE_STATISTICS INTEGER 0
set_parameter_property INSTANTIATE_STATISTICS DEFAULT_VALUE 1
set_parameter_property INSTANTIATE_STATISTICS DISPLAY_NAME "Enable statistics collection"
set_parameter_property INSTANTIATE_STATISTICS DESCRIPTION "Instantiate statistics component"
set_parameter_property INSTANTIATE_STATISTICS TYPE INTEGER
set_parameter_property INSTANTIATE_STATISTICS UNITS None
set_parameter_property INSTANTIATE_STATISTICS DISPLAY_HINT boolean
set_parameter_property INSTANTIATE_STATISTICS HDL_PARAMETER true

add_parameter REGISTER_BASED_STATISTICS INTEGER 0
set_parameter_property REGISTER_BASED_STATISTICS DEFAULT_VALUE 0
set_parameter_property REGISTER_BASED_STATISTICS DISPLAY_NAME "Statistics counters"
set_parameter_property REGISTER_BASED_STATISTICS DESCRIPTION "Enable statistics implementation using register or memory"
set_parameter_property REGISTER_BASED_STATISTICS TYPE INTEGER
set_parameter_property REGISTER_BASED_STATISTICS UNITS None
set_parameter_property REGISTER_BASED_STATISTICS allowed_ranges {"0:Memory-based" "1:Register-based"}
set_parameter_property REGISTER_BASED_STATISTICS HDL_PARAMETER true

add_parameter PREAMBLE_PASSTHROUGH INTEGER 0
set_parameter_property PREAMBLE_PASSTHROUGH DEFAULT_VALUE 0
set_parameter_property PREAMBLE_PASSTHROUGH DISPLAY_NAME "Enable preamble pass-through mode"
set_parameter_property PREAMBLE_PASSTHROUGH DESCRIPTION "Instantiate preamble passthrough component"
set_parameter_property PREAMBLE_PASSTHROUGH TYPE INTEGER
set_parameter_property PREAMBLE_PASSTHROUGH UNITS None
set_parameter_property PREAMBLE_PASSTHROUGH DISPLAY_HINT boolean
set_parameter_property PREAMBLE_PASSTHROUGH HDL_PARAMETER true

add_parameter ENABLE_TIMESTAMPING INTEGER 0
set_parameter_property ENABLE_TIMESTAMPING DEFAULT_VALUE 0
set_parameter_property ENABLE_TIMESTAMPING DISPLAY_NAME "Enable time stamping"
set_parameter_property ENABLE_TIMESTAMPING DESCRIPTION "Instantiate time stamping component"
set_parameter_property ENABLE_TIMESTAMPING TYPE INTEGER
set_parameter_property ENABLE_TIMESTAMPING UNITS None
set_parameter_property ENABLE_TIMESTAMPING DISPLAY_HINT boolean
set_parameter_property ENABLE_TIMESTAMPING HDL_PARAMETER true

add_parameter ENABLE_PTP_1STEP INTEGER 0
set_parameter_property ENABLE_PTP_1STEP DEFAULT_VALUE 0
set_parameter_property ENABLE_PTP_1STEP DISPLAY_NAME "Enable PTP one-step clock support"
set_parameter_property ENABLE_PTP_1STEP DESCRIPTION "Instantiate PTP 1-step clock component"
set_parameter_property ENABLE_PTP_1STEP TYPE INTEGER
set_parameter_property ENABLE_PTP_1STEP UNITS None
set_parameter_property ENABLE_PTP_1STEP DISPLAY_HINT boolean
set_parameter_property ENABLE_PTP_1STEP HDL_PARAMETER true

add_parameter TSTAMP_FP_WIDTH INTEGER 4
set_parameter_property TSTAMP_FP_WIDTH DEFAULT_VALUE 4
set_parameter_property TSTAMP_FP_WIDTH DISPLAY_NAME "Timestamp fingerprint width"
set_parameter_property TSTAMP_FP_WIDTH DESCRIPTION "Width of timestamp fingerprint"
set_parameter_property TSTAMP_FP_WIDTH TYPE INTEGER
set_parameter_property TSTAMP_FP_WIDTH UNITS None
set_parameter_property TSTAMP_FP_WIDTH ALLOWED_RANGES {1:32}
set_parameter_property TSTAMP_FP_WIDTH HDL_PARAMETER true

add_parameter ENABLE_1G10G_MAC INTEGER 0
set_parameter_property ENABLE_1G10G_MAC DEFAULT_VALUE 0
set_parameter_property ENABLE_1G10G_MAC DISPLAY_NAME "Speed"
set_parameter_property ENABLE_1G10G_MAC DESCRIPTION "Speed select"
set_parameter_property ENABLE_1G10G_MAC TYPE INTEGER
set_parameter_property ENABLE_1G10G_MAC DISPLAY_HINT radio
set_parameter_property ENABLE_1G10G_MAC UNITS None
set_parameter_property ENABLE_1G10G_MAC ALLOWED_RANGES {"0:10 Gbps " "1:1 Gbps/10 Gbps" "2:Multi-Speed 10 Mbps-10 Gbps"}
set_parameter_property ENABLE_1G10G_MAC HDL_PARAMETER true

add_parameter ENABLE_MEM_ECC INTEGER 0
set_parameter_property ENABLE_MEM_ECC DEFAULT_VALUE 0
set_parameter_property ENABLE_MEM_ECC DISPLAY_NAME "Enable ECC on memory blocks"
set_parameter_property ENABLE_MEM_ECC DESCRIPTION "Enable Error Code Correction for Low Latency Ethernet 10G MAC"
set_parameter_property ENABLE_MEM_ECC TYPE INTEGER
set_parameter_property ENABLE_MEM_ECC UNITS None
set_parameter_property ENABLE_MEM_ECC DISPLAY_HINT boolean
set_parameter_property ENABLE_MEM_ECC HDL_PARAMETER true


add_display_item "MAC Options" ENABLE_1G10G_MAC parameter
add_display_item "MAC Options" DATAPATH_OPTION parameter
add_display_item "MAC Options" ENABLE_MEM_ECC parameter
add_display_item "MAC Options" PREAMBLE_PASSTHROUGH parameter
add_display_item "MAC Options" ENABLE_PFC parameter
add_display_item "MAC Options" PFC_PRIORITY_NUMBER parameter



add_display_item "MAC Options" ENABLE_SUPP_ADDR parameter
add_display_item "MAC Options" INSTANTIATE_STATISTICS parameter
add_display_item "MAC Options" REGISTER_BASED_STATISTICS parameter



add_display_item "Timestamp Options" ENABLE_TIMESTAMPING parameter
add_display_item "Timestamp Options" ENABLE_PTP_1STEP parameter
add_display_item "Timestamp Options" TSTAMP_FP_WIDTH parameter

add_display_item "64-bit Ethernet MAC Interfaces" INSERT_XGMII_ADAPTOR parameter
add_display_item "64-bit Ethernet MAC Interfaces" INSERT_CSR_ADAPTOR parameter
add_display_item "64-bit Ethernet MAC Interfaces" INSERT_ST_ADAPTOR parameter

# 
# display items
# 

proc compilation_list {name} {

	
    
    add_fileset_file altera_reset_controller.sdc SDC PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc" {SYNTHESIS}
    

    add_fileset_file alt_em10g32unit.v VERILOG PATH "alt_em10g32unit.v"
    add_fileset_file alt_em10g32.ocp OTHER PATH "alt_em10g32.ocp"
    add_fileset_file rtl/alt_em10g32_clk_rst.v VERILOG PATH "rtl/alt_em10g32_clk_rst.v" 
    add_fileset_file rtl/alt_em10g32_clock_crosser.v VERILOG PATH "rtl/alt_em10g32_clock_crosser.v" 
    add_fileset_file rtl/alt_em10g32_crc32.v VERILOG PATH "rtl/alt_em10g32_crc32.v" 
    add_fileset_file rtl/alt_em10g32_crc32_gf_mult32_kc.v VERILOG PATH "rtl/alt_em10g32_crc32_gf_mult32_kc.v" 
    add_fileset_file rtl/alt_em10g32_creg_map.v VERILOG PATH "rtl/alt_em10g32_creg_map.v" 
    add_fileset_file rtl/alt_em10g32_creg_top.v VERILOG PATH "rtl/alt_em10g32_creg_top.v" 
    add_fileset_file rtl/alt_em10g32_frm_decoder.v VERILOG PATH "rtl/alt_em10g32_frm_decoder.v" 
    add_fileset_file rtl/alt_em10g32_tx_rs_gmii_mii_layer.v VERILOG PATH "rtl/alt_em10g32_tx_rs_gmii_mii_layer.v" 
    add_fileset_file rtl/alt_em10g32_pipeline_base.v VERILOG PATH "rtl/alt_em10g32_pipeline_base.v" 
    add_fileset_file rtl/alt_em10g32_rr_clock_crosser.v VERILOG PATH "rtl/alt_em10g32_rr_clock_crosser.v"
    add_fileset_file rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v VERILOG PATH "rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v" 
    add_fileset_file rtl/alt_em10g32_rx_fctl_overflow.v VERILOG PATH "rtl/alt_em10g32_rx_fctl_overflow.v" 
    add_fileset_file rtl/alt_em10g32_rx_fctl_preamble.v VERILOG PATH "rtl/alt_em10g32_rx_fctl_preamble.v" 
    add_fileset_file rtl/alt_em10g32_rx_frm_control.v VERILOG PATH "rtl/alt_em10g32_rx_frm_control.v" 
    add_fileset_file rtl/alt_em10g32_rx_pfc_flow_control.v VERILOG PATH "rtl/alt_em10g32_rx_pfc_flow_control.v" 
    add_fileset_file rtl/alt_em10g32_rx_pfc_pause_conversion.v VERILOG PATH "rtl/alt_em10g32_rx_pfc_pause_conversion.v" 
    add_fileset_file rtl/alt_em10g32_rx_pkt_backpressure_control.v VERILOG PATH "rtl/alt_em10g32_rx_pkt_backpressure_control.v" 
    add_fileset_file rtl/alt_em10g32_rx_rs_gmii_mii.v VERILOG PATH "rtl/alt_em10g32_rx_rs_gmii_mii.v" 
    add_fileset_file rtl/alt_em10g32_rx_rs_layer.v VERILOG PATH "rtl/alt_em10g32_rx_rs_layer.v" 
    add_fileset_file rtl/alt_em10g32_rx_rs_xgmii.v VERILOG PATH "rtl/alt_em10g32_rx_rs_xgmii.v" 
    add_fileset_file rtl/alt_em10g32_rx_status_aligner.v VERILOG PATH "rtl/alt_em10g32_rx_status_aligner.v" 
    add_fileset_file rtl/alt_em10g32_rx_top.v VERILOG PATH "rtl/alt_em10g32_rx_top.v" 
    add_fileset_file rtl/alt_em10g32_stat_mem.v VERILOG PATH "rtl/alt_em10g32_stat_mem.v" 
    add_fileset_file rtl/alt_em10g32_stat_reg.v VERILOG PATH "rtl/alt_em10g32_stat_reg.v" 
    add_fileset_file rtl/alt_em10g32_tx_data_frm_gen.v VERILOG PATH "rtl/alt_em10g32_tx_data_frm_gen.v" 
    add_fileset_file rtl/alt_em10g32_tx_err_aligner.v VERILOG PATH "rtl/alt_em10g32_tx_err_aligner.v" 
    add_fileset_file rtl/alt_em10g32_tx_flow_control.v VERILOG PATH "rtl/alt_em10g32_tx_flow_control.v" 
    add_fileset_file rtl/alt_em10g32_tx_frm_arbiter.v VERILOG PATH "rtl/alt_em10g32_tx_frm_arbiter.v" 
    add_fileset_file rtl/alt_em10g32_tx_frm_muxer.v VERILOG PATH "rtl/alt_em10g32_tx_frm_muxer.v" 
    add_fileset_file rtl/alt_em10g32_tx_pause_beat_conversion.v VERILOG PATH "rtl/alt_em10g32_tx_pause_beat_conversion.v" 
    add_fileset_file rtl/alt_em10g32_tx_pause_frm_gen.v VERILOG PATH "rtl/alt_em10g32_tx_pause_frm_gen.v" 
    add_fileset_file rtl/alt_em10g32_tx_pause_req.v VERILOG PATH "rtl/alt_em10g32_tx_pause_req.v" 
    add_fileset_file rtl/alt_em10g32_tx_pfc_frm_gen.v VERILOG PATH "rtl/alt_em10g32_tx_pfc_frm_gen.v" 
    add_fileset_file rtl/alt_em10g32_tx_rs_layer.v VERILOG PATH "rtl/alt_em10g32_tx_rs_layer.v" 
    add_fileset_file rtl/alt_em10g32_tx_rs_xgmii_layer.v VERILOG PATH "rtl/alt_em10g32_tx_rs_xgmii_layer.v" 
    add_fileset_file rtl/alt_em10g32_sc_fifo.v VERILOG PATH "rtl/alt_em10g32_sc_fifo.v" 
    add_fileset_file rtl/alt_em10g32_tx_top.v VERILOG PATH "rtl/alt_em10g32_tx_top.v" 
    add_fileset_file rtl/alt_em10g32_rx_gmii_decoder.v VERILOG PATH "rtl/alt_em10g32_rx_gmii_decoder.v" 
    add_fileset_file rtl/alt_em10g32_rx_gmii_decoder_dfa.v VERILOG PATH "rtl/alt_em10g32_rx_gmii_decoder_dfa.v" 
    add_fileset_file rtl/alt_em10g32_tx_gmii_encoder.v VERILOG PATH "rtl/alt_em10g32_tx_gmii_encoder.v" 
    add_fileset_file rtl/alt_em10g32_tx_gmii_encoder_dfa.v VERILOG PATH "rtl/alt_em10g32_tx_gmii_encoder_dfa.v" 
    add_fileset_file rtl/alt_em10g32_rx_gmii_mii_decoder_if.v VERILOG PATH "rtl/alt_em10g32_rx_gmii_mii_decoder_if.v" 
    add_fileset_file rtl/alt_em10g32_tx_gmii_mii_encoder_if.v VERILOG PATH "rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"

    #adapters files    
    add_fileset_file adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v VERILOG PATH "adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v" 
    add_fileset_file adapters/altera_eth_avalon_st_adapter/sideband_adapter.v VERILOG PATH "adapters/altera_eth_avalon_st_adapter/sideband_adapter.v" 
    add_fileset_file adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v VERILOG PATH "adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v" 
    add_fileset_file adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v VERILOG PATH "adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v" 
    add_fileset_file adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v VERILOG PATH "adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v" 
    
    
    add_fileset_file rtl/alt_em10g32_altsyncram_bundle.v VERILOG PATH "rtl/alt_em10g32_altsyncram_bundle.v"
    add_fileset_file rtl/alt_em10g32_altsyncram.v VERILOG PATH "rtl/alt_em10g32_altsyncram.v"
	
    
    add_fileset_file altera_avalon_dc_fifo.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v"
    add_fileset_file altera_dcfifo_synchronizer_bundle.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v"
    add_fileset_file altera_avalon_sc_fifo.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
    add_fileset_file credit_producer.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/credit_producer.v"
    add_fileset_file altera_reset_controller.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
    add_fileset_file altera_reset_synchronizer.v VERILOG PATH "$::env(QUARTUS_ROOTDIR)/../ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
    
    # ECC
    add_fileset_file rtl/alt_em10g32_avalon_dc_fifo_hecc.v VERILOG PATH "rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
    add_fileset_file rtl/alt_em10g32_avalon_dc_fifo_secc.v VERILOG PATH "rtl/alt_em10g32_avalon_dc_fifo_secc.v"
    add_fileset_file rtl/alt_em10g32_avalon_sc_fifo_hecc.v VERILOG PATH "rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
    add_fileset_file rtl/alt_em10g32_avalon_sc_fifo_secc.v VERILOG PATH "rtl/alt_em10g32_avalon_sc_fifo_secc.v"
    add_fileset_file rtl/alt_em10g32_ecc_dec_18_12.v VERILOG PATH "rtl/alt_em10g32_ecc_dec_18_12.v"
    add_fileset_file rtl/alt_em10g32_ecc_dec_39_32.v VERILOG PATH "rtl/alt_em10g32_ecc_dec_39_32.v"
    add_fileset_file rtl/alt_em10g32_ecc_enc_12_18.v VERILOG PATH "rtl/alt_em10g32_ecc_enc_12_18.v"
    add_fileset_file rtl/alt_em10g32_ecc_enc_32_39.v VERILOG PATH "rtl/alt_em10g32_ecc_enc_32_39.v"
    
    set ENABLE_TIMESTAMPING [get_parameter_value ENABLE_TIMESTAMPING]
    if {$ENABLE_TIMESTAMPING} {
        add_fileset_file rtl/alt_em10g32_avst_to_gmii_if.v VERILOG PATH "../1588/alt_em10g32_avst_to_gmii_if.v"
        add_fileset_file rtl/alt_em10g32_gmii_to_avst_if.v VERILOG PATH "../1588/alt_em10g32_gmii_to_avst_if.v"
        add_fileset_file rtl/alt_em10g32_gmii_tsu.v VERILOG PATH "../1588/alt_em10g32_gmii_tsu.v"
        add_fileset_file rtl/alt_em10g32_gmii_tsu.ocp OTHER PATH "../1588/alt_em10g32_gmii_tsu.ocp"
        add_fileset_file rtl/alt_em10g32_lpm_mult.v VERILOG PATH "../1588/alt_em10g32_lpm_mult.v"
        add_fileset_file rtl/alt_em10g32_rx_ptp_aligner.v VERILOG PATH "../1588/alt_em10g32_rx_ptp_aligner.v"
        add_fileset_file rtl/alt_em10g32_rx_ptp_detector.v VERILOG PATH "../1588/alt_em10g32_rx_ptp_detector.v"


        add_fileset_file rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG PATH "../1588/alt_em10g32_tx_gmii_crc_inserter.v"
        add_fileset_file rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG PATH "../1588/alt_em10g32_tx_gmii_ptp_inserter.v"
        add_fileset_file rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG PATH "../1588/alt_em10g32_tx_ptp_request_controller.v"
        
        add_fileset_file rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG PATH "../1588/alt_em10g32_tx_xgmii_crc_inserter.v"
        add_fileset_file rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG PATH "../1588/alt_em10g32_tx_xgmii_ptp_inserter.v"
        add_fileset_file rtl/alt_em10g32_xgmii_tsu.v VERILOG PATH "../1588/alt_em10g32_xgmii_tsu.v"
        add_fileset_file rtl/alt_em10g32_xgmii_tsu.ocp OTHER PATH "../1588/alt_em10g32_xgmii_tsu.ocp"
        add_fileset_file rtl/alt_em10g32_crc328generator.v VERILOG PATH "../1588/alt_em10g32_crc328generator.v"
        add_fileset_file rtl/alt_em10g32_crc32ctl8.v VERILOG PATH "../1588/alt_em10g32_crc32ctl8.v"
        add_fileset_file rtl/alt_em10g32_crc32galois8.v VERILOG PATH "../1588/alt_em10g32_crc32galois8.v"
        add_fileset_file rtl/alt_em10g32_gmii_crc_inserter.v VERILOG PATH "../1588/alt_em10g32_gmii_crc_inserter.v"
        add_fileset_file rtl/alt_em10g32_tx_ptp_top.v VERILOG PATH "../1588/alt_em10g32_tx_ptp_top.v"
        add_fileset_file rtl/alt_em10g32_rx_ptp_top.v VERILOG PATH "../1588/alt_em10g32_rx_ptp_top.v"
        
    }
    
    # add_fileset_file rtl/alt_em10g32_altsyncram_bundle.v VERILOG PATH "rtl/alt_em10g32_altsyncram_bundle.v"
    # add_fileset_file rtl/alt_em10g32_altsyncram.v VERILOG PATH "rtl/alt_em10g32_altsyncram.v"
    # add_fileset_file rtl/alt_em10g32_avst_to_gmii_if.v VERILOG PATH "rtl/alt_em10g32_avst_to_gmii_if.v"
    # add_fileset_file rtl/alt_em10g32_gmii_to_avst_if.v VERILOG PATH "rtl/alt_em10g32_gmii_to_avst_if.v"
    # add_fileset_file rtl/alt_em10g32_gmii_tsu.v VERILOG PATH "rtl/alt_em10g32_gmii_tsu.v"
    # add_fileset_file rtl/alt_em10g32_lpm_mult.v VERILOG PATH "rtl/alt_em10g32_lpm_mult.v"
    # add_fileset_file rtl/alt_em10g32_rx_ptp_aligner.v VERILOG PATH "rtl/alt_em10g32_rx_ptp_aligner.v"
    # add_fileset_file rtl/alt_em10g32_rx_ptp_detector.v VERILOG PATH "rtl/alt_em10g32_rx_ptp_detector.v"
    # add_fileset_file rtl/alt_em10g32_rx_ptp_top.v VERILOG PATH "rtl/alt_em10g32_rx_ptp_top.v"
    # add_fileset_file rtl/alt_em10g32_tod.v VERILOG PATH "rtl/alt_em10g32_tod.v"
    # add_fileset_file rtl/alt_em10g32_tx_gmii_crc_inserter.v VERILOG PATH "rtl/alt_em10g32_tx_gmii_crc_inserter.v"
    # add_fileset_file rtl/alt_em10g32_tx_gmii_ptp_inserter.v VERILOG PATH "rtl/alt_em10g32_tx_gmii_ptp_inserter.v"
    # add_fileset_file rtl/alt_em10g32_tx_ptp_request_controller.v VERILOG PATH "rtl/alt_em10g32_tx_ptp_request_controller.v"
    # add_fileset_file rtl/alt_em10g32_tx_ptp_top.v VERILOG PATH "rtl/alt_em10g32_tx_ptp_top.v"
    # add_fileset_file rtl/alt_em10g32_tx_xgmii_crc_inserter.v VERILOG PATH "rtl/alt_em10g32_tx_xgmii_crc_inserter.v"
    # add_fileset_file rtl/alt_em10g32_tx_xgmii_ptp_inserter.v VERILOG PATH "rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"
    # add_fileset_file rtl/alt_em10g32_xgmii_tsu.v VERILOG PATH "rtl/alt_em10g32_xgmii_tsu.v"
    # add_fileset_file rtl/alt_em10g32_crc328generator.v VERILOG PATH "rtl/alt_em10g32_crc328generator.v"
    # add_fileset_file rtl/alt_em10g32_crc32ctl8.v VERILOG PATH "rtl/alt_em10g32_crc32ctl8.v"
    # add_fileset_file rtl/alt_em10g32_crc32galois8.v VERILOG PATH "rtl/alt_em10g32_crc32galois8.v"
    # add_fileset_file rtl/alt_em10g32_gmii_crc_inserter.v VERILOG PATH "rtl/alt_em10g32_gmii_crc_inserter.v"
    
    sdc_file_gen
    
}
# function for SDC

proc sdc_file_gen {} {
   set sdc_template "alt_em10g32.sdc"
   set sdc_out_file [create_temp_file low_latency_10G_ethernet.sdc]
   set out [ open $sdc_out_file w ]
   set in [open $sdc_template r]

   # SDC file parameters
   # Mapping between SDC file parameter with core parameter
   set mac_sdc_parameters {
      DATAPATH_OPTION         DATAPATH_OPTION
      PREAMBLE_PASSTHROUGH    PREAMBLE_PASSTHROUGH
      ENABLE_PFC              ENABLE_PFC
      PFC_PRIORITY_NUMBER     PFC_PRIORITY_NUMBER
      ENABLE_SUPP_ADDR        ENABLE_SUPP_ADDR
      INSERT_ST_ADAPTOR       INSERT_ST_ADAPTOR
   }

   while {[gets $in line] != -1} {
      if [string match "*CORE_PARAMETERS*" $line] {
         puts $out $line

         foreach {sdc_param module_param} $mac_sdc_parameters {
            set param_value [get_parameter_value $module_param]
      
            if { [string match -nocase "BOOLEAN" [get_parameter_property $module_param TYPE]] } {
               # Convert boolean parameter to 0/1 value
               if {[get_parameter_value $module_param]} {
                  puts $out "set $sdc_param 1"
               } else {
                  puts $out "set $sdc_param 0"
               }
            } else {
               puts $out "set $sdc_param $param_value"
            }
         }

      } else {
         puts $out $line
      }
   }
   close $in
   close $out
   add_fileset_file low_latency_10G_ethernet.sdc SDC PATH $sdc_out_file {SYNTHESIS}
}



proc elaborate {} {

    set ENABLE_TIMESTAMPING [get_parameter_value ENABLE_TIMESTAMPING]
    set ENABLE_PTP_1STEP [get_parameter_value ENABLE_PTP_1STEP]
    set INSERT_ST_ADAPTOR [get_parameter_value INSERT_ST_ADAPTOR]
    set INSERT_CSR_ADAPTOR [get_parameter_value INSERT_CSR_ADAPTOR]
    set ENABLE_MEM_ECC [get_parameter_value ENABLE_MEM_ECC]
    set INSERT_XGMII_ADAPTOR [get_parameter_value INSERT_XGMII_ADAPTOR]
    set ENABLE_1G10G_MAC [get_parameter_value ENABLE_1G10G_MAC]
    set ENABLE_PFC [get_parameter_value ENABLE_PFC]
    set DATAPATH_OPTION [get_parameter_value DATAPATH_OPTION]

    declare_all_inst
    
    enable_basic_clk_reset_csr
    
    if {$INSERT_XGMII_ADAPTOR == 1 || $INSERT_ST_ADAPTOR == 1} {
    inst_st_or_xgmii_adapter
    }
    
    if {$ENABLE_TIMESTAMPING} {
    inst_time_stamping
        if {$ENABLE_PTP_1STEP} {
        inst_ptp_step
        } else {
        terminate_ptp_step
        }
        if {$ENABLE_1G10G_MAC != 0} {
        inst_1g_time_stamping
        } else {
        terminate_1g_time_stamping
        }
    
    } else {
    terminate_time_stamping
    }
    
    if {$ENABLE_MEM_ECC == 1} {
    inst_ecc
    } else {
    wo_inst_ecc
    }
    
    if {$INSERT_CSR_ADAPTOR == 1} {
    inst_csr_adaptor
    } else {
    wo_inst_csr_adaptor
    }

    
    
    if {$INSERT_XGMII_ADAPTOR == 1} {
    inst_xgmii_adapter
    } else {
    wo_inst_xgmii_adapter
    }
    
    if {$INSERT_ST_ADAPTOR == 1} {
    inst_st_adaptor
    } else {
    wo_inst_st_adaptor
    }
    
    if {$ENABLE_1G10G_MAC == 1} {
    inst_enable_1g10g
    terminate_mii
    } elseif {$ENABLE_1G10G_MAC == 2} {
    
    inst_enable_multi_speed
    } else {
    terminate_gmii_mii
    }
    
    if {$ENABLE_PFC == 1} {
    
        if {$INSERT_XGMII_ADAPTOR == 1 || $INSERT_ST_ADAPTOR == 1} {
        inst_pfc tx_156_25_clk rx_156_25_clk
        } else {
        inst_pfc tx_312_5_clk rx_312_5_clk
        }
    } else {
    terminate_pfc
    }
    
    if {$DATAPATH_OPTION == 1} {
    
        if {$INSERT_XGMII_ADAPTOR == 1 || $INSERT_ST_ADAPTOR == 1} {
        inst_tx_data_path_only tx_156_25_clk
        } else {
        inst_tx_data_path_only tx_312_5_clk
        }
    terminate_rx_path
    } elseif {$DATAPATH_OPTION == 2} {
   
        if {$INSERT_XGMII_ADAPTOR == 1 || $INSERT_ST_ADAPTOR == 1} {
        inst_rx_data_path_only rx_156_25_clk
        
        } else {
        inst_rx_data_path_only rx_312_5_clk
        }
    
    terminate_tx_path
    
    }
    
}

proc inst_time_stamping {} {

set_interface_property tx_path_delay_10g ENABLED true
set_interface_property tx_time_of_day_96b_10g ENABLED true
set_interface_property tx_time_of_day_64b_10g ENABLED true



set_interface_property rx_path_delay_10g ENABLED true
set_interface_property rx_time_of_day_96b_10g ENABLED true
set_interface_property rx_time_of_day_64b_10g ENABLED true

set_interface_property tx_egress_timestamp_96b ENABLED true
set_interface_property tx_egress_timestamp_64b ENABLED true
set_interface_property rx_ingress_timestamp_96b ENABLED true
set_interface_property rx_ingress_timestamp_64b ENABLED true
set_interface_property tx_egress_timestamp_request ENABLED true



}

proc inst_1g_time_stamping {} {
set_interface_property tx_time_of_day_96b_1g ENABLED true
set_interface_property tx_time_of_day_64b_1g ENABLED true
set_interface_property tx_path_delay_1g ENABLED true

set_interface_property rx_path_delay_1g ENABLED true
set_interface_property rx_time_of_day_96b_1g ENABLED true
set_interface_property rx_time_of_day_64b_1g ENABLED true


}

proc terminate_1g_time_stamping {} {

set_port_property tx_path_delay_1g_data DRIVEN_BY 0
set_port_property tx_path_delay_1g_data TERMINATION true
set_port_property tx_path_delay_1g_data TERMINATION_VALUE 0

set_port_property tx_time_of_day_96b_1g_data DRIVEN_BY 0
set_port_property tx_time_of_day_96b_1g_data TERMINATION true
set_port_property tx_time_of_day_96b_1g_data TERMINATION_VALUE 0

set_port_property tx_time_of_day_64b_1g_data DRIVEN_BY 0
set_port_property tx_time_of_day_64b_1g_data TERMINATION true
set_port_property tx_time_of_day_64b_1g_data TERMINATION_VALUE 0

set_port_property rx_path_delay_1g_data DRIVEN_BY 0
set_port_property rx_path_delay_1g_data TERMINATION true
set_port_property rx_path_delay_1g_data TERMINATION_VALUE 0

set_port_property rx_time_of_day_96b_1g_data DRIVEN_BY 0
set_port_property rx_time_of_day_96b_1g_data TERMINATION true
set_port_property rx_time_of_day_96b_1g_data TERMINATION_VALUE 0

set_port_property rx_time_of_day_64b_1g_data DRIVEN_BY 0
set_port_property rx_time_of_day_64b_1g_data TERMINATION true
set_port_property rx_time_of_day_64b_1g_data TERMINATION_VALUE 0


}

proc terminate_time_stamping {} {

set_port_property tx_path_delay_10g_data DRIVEN_BY 0
set_port_property tx_path_delay_10g_data TERMINATION true
set_port_property tx_path_delay_10g_data TERMINATION_VALUE 0

set_port_property tx_time_of_day_96b_10g_data DRIVEN_BY 0
set_port_property tx_time_of_day_96b_10g_data TERMINATION true
set_port_property tx_time_of_day_96b_10g_data TERMINATION_VALUE 0

set_port_property tx_time_of_day_64b_10g_data DRIVEN_BY 0
set_port_property tx_time_of_day_64b_10g_data TERMINATION true
set_port_property tx_time_of_day_64b_10g_data TERMINATION_VALUE 0


set_port_property rx_path_delay_10g_data DRIVEN_BY 0
set_port_property rx_path_delay_10g_data TERMINATION true
set_port_property rx_path_delay_10g_data TERMINATION_VALUE 0

set_port_property rx_time_of_day_96b_10g_data DRIVEN_BY 0
set_port_property rx_time_of_day_96b_10g_data TERMINATION true
set_port_property rx_time_of_day_96b_10g_data TERMINATION_VALUE 0

set_port_property rx_time_of_day_64b_10g_data DRIVEN_BY 0
set_port_property rx_time_of_day_64b_10g_data TERMINATION true
set_port_property rx_time_of_day_64b_10g_data TERMINATION_VALUE 0


set_port_property tx_egress_timestamp_96b_valid DRIVEN_BY 0
set_port_property tx_egress_timestamp_96b_valid TERMINATION true
set_port_property tx_egress_timestamp_96b_valid TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_96b_data DRIVEN_BY 0
set_port_property tx_egress_timestamp_96b_data TERMINATION true
set_port_property tx_egress_timestamp_96b_data TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_96b_fingerprint DRIVEN_BY 0
set_port_property tx_egress_timestamp_96b_fingerprint TERMINATION true
set_port_property tx_egress_timestamp_96b_fingerprint TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_64b_valid DRIVEN_BY 0
set_port_property tx_egress_timestamp_64b_valid TERMINATION true
set_port_property tx_egress_timestamp_64b_valid TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_64b_data DRIVEN_BY 0
set_port_property tx_egress_timestamp_64b_data TERMINATION true
set_port_property tx_egress_timestamp_64b_data TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_64b_fingerprint DRIVEN_BY 0
set_port_property tx_egress_timestamp_64b_fingerprint TERMINATION true
set_port_property tx_egress_timestamp_64b_fingerprint TERMINATION_VALUE 0

set_port_property rx_ingress_timestamp_96b_valid DRIVEN_BY 0
set_port_property rx_ingress_timestamp_96b_valid TERMINATION true
set_port_property rx_ingress_timestamp_96b_valid TERMINATION_VALUE 0

set_port_property rx_ingress_timestamp_96b_data DRIVEN_BY 0
set_port_property rx_ingress_timestamp_96b_data TERMINATION true
set_port_property rx_ingress_timestamp_96b_data TERMINATION_VALUE 0

set_port_property rx_ingress_timestamp_64b_valid DRIVEN_BY 0
set_port_property rx_ingress_timestamp_64b_valid TERMINATION true
set_port_property rx_ingress_timestamp_64b_valid TERMINATION_VALUE 0

set_port_property rx_ingress_timestamp_64b_data DRIVEN_BY 0
set_port_property rx_ingress_timestamp_64b_data TERMINATION true
set_port_property rx_ingress_timestamp_64b_data TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_request_valid DRIVEN_BY 0
set_port_property tx_egress_timestamp_request_valid TERMINATION true
set_port_property tx_egress_timestamp_request_valid TERMINATION_VALUE 0

set_port_property tx_egress_timestamp_request_fingerprint DRIVEN_BY 0
set_port_property tx_egress_timestamp_request_fingerprint TERMINATION true
set_port_property tx_egress_timestamp_request_fingerprint TERMINATION_VALUE 0


}

proc inst_ptp_step {} {
set_interface_property tx_etstamp_ins_ctrl ENABLED true

}
proc terminate_ptp_step {} {
set_port_property tx_etstamp_ins_ctrl_offset_checksum_field DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_offset_checksum_field TERMINATION true
set_port_property tx_etstamp_ins_ctrl_offset_checksum_field TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_timestamp_insert DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_timestamp_insert TERMINATION true
set_port_property tx_etstamp_ins_ctrl_timestamp_insert TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_timestamp_format DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_timestamp_format TERMINATION true
set_port_property tx_etstamp_ins_ctrl_timestamp_format TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_residence_time_update DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_residence_time_update TERMINATION true
set_port_property tx_etstamp_ins_ctrl_residence_time_update TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_96b DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_96b TERMINATION true
set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_96b TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_64b DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_64b TERMINATION true
set_port_property tx_etstamp_ins_ctrl_ingress_timestamp_64b TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_residence_time_calc_format DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_residence_time_calc_format TERMINATION true
set_port_property tx_etstamp_ins_ctrl_residence_time_calc_format TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_checksum_zero DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_checksum_zero TERMINATION true
set_port_property tx_etstamp_ins_ctrl_checksum_zero TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_checksum_correct DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_checksum_correct TERMINATION true
set_port_property tx_etstamp_ins_ctrl_checksum_correct TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_offset_timestamp DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_offset_timestamp TERMINATION true
set_port_property tx_etstamp_ins_ctrl_offset_timestamp TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_offset_correction_field DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_offset_correction_field TERMINATION true
set_port_property tx_etstamp_ins_ctrl_offset_correction_field TERMINATION_VALUE 0

set_port_property tx_etstamp_ins_ctrl_offset_checksum_correction DRIVEN_BY 0
set_port_property tx_etstamp_ins_ctrl_offset_checksum_correction TERMINATION true
set_port_property tx_etstamp_ins_ctrl_offset_checksum_correction TERMINATION_VALUE 0

}

proc declare_all_inst {} {
# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock csr_clk
set_interface_property csr associatedReset csr_rst_n
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr readLatency 1
set_interface_property csr readWaitTime 0
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED false
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_read read Input 1
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_waitrequest waitrequest Output 1
add_interface_port csr csr_address address Input 13
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink
# 
add_interface tx_312_5_clk clock end
set_interface_property tx_312_5_clk clockRate 0
set_interface_property tx_312_5_clk ENABLED false
set_interface_property tx_312_5_clk EXPORT_OF ""
set_interface_property tx_312_5_clk PORT_NAME_MAP ""
set_interface_property tx_312_5_clk CMSIS_SVD_VARIABLES ""
set_interface_property tx_312_5_clk SVD_ADDRESS_GROUP ""

add_interface_port tx_312_5_clk tx_312_5_clk clk Input 1

add_interface tx_156_25_clk clock end
set_interface_property tx_156_25_clk clockRate 0
set_interface_property tx_156_25_clk ENABLED false
set_interface_property tx_156_25_clk EXPORT_OF ""
set_interface_property tx_156_25_clk PORT_NAME_MAP ""
set_interface_property tx_156_25_clk CMSIS_SVD_VARIABLES ""
set_interface_property tx_156_25_clk SVD_ADDRESS_GROUP ""

add_interface_port tx_156_25_clk tx_156_25_clk clk Input 1


# 
# connection point clock_sink_1
# 
add_interface rx_312_5_clk clock end
set_interface_property rx_312_5_clk clockRate 0
set_interface_property rx_312_5_clk ENABLED false
set_interface_property rx_312_5_clk EXPORT_OF ""
set_interface_property rx_312_5_clk PORT_NAME_MAP ""
set_interface_property rx_312_5_clk CMSIS_SVD_VARIABLES ""
set_interface_property rx_312_5_clk SVD_ADDRESS_GROUP ""

add_interface_port rx_312_5_clk rx_312_5_clk clk Input 1

add_interface rx_156_25_clk clock end
set_interface_property rx_156_25_clk clockRate 0
set_interface_property rx_156_25_clk ENABLED false
set_interface_property rx_156_25_clk EXPORT_OF ""
set_interface_property rx_156_25_clk PORT_NAME_MAP ""
set_interface_property rx_156_25_clk CMSIS_SVD_VARIABLES ""
set_interface_property rx_156_25_clk SVD_ADDRESS_GROUP ""

add_interface_port rx_156_25_clk rx_156_25_clk clk Input 1


# 
# connection point clock_sink_2
# 
add_interface csr_clk clock end
set_interface_property csr_clk clockRate 0
set_interface_property csr_clk ENABLED false
set_interface_property csr_clk EXPORT_OF ""
set_interface_property csr_clk PORT_NAME_MAP ""
set_interface_property csr_clk CMSIS_SVD_VARIABLES ""
set_interface_property csr_clk SVD_ADDRESS_GROUP ""

add_interface_port csr_clk csr_clk clk Input 1


# 
# connection point clock_sink_2_reset
# 
add_interface csr_rst_n reset end
set_interface_property csr_rst_n associatedClock csr_clk
set_interface_property csr_rst_n synchronousEdges DEASSERT
set_interface_property csr_rst_n ENABLED false
set_interface_property csr_rst_n EXPORT_OF ""
set_interface_property csr_rst_n PORT_NAME_MAP ""
set_interface_property csr_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property csr_rst_n SVD_ADDRESS_GROUP ""

add_interface_port csr_rst_n csr_rst_n reset_n Input 1

# 
# connection point clock_sink_reset
# 
add_interface tx_rst_n reset end
set_interface_property tx_rst_n associatedClock tx_312_5_clk
set_interface_property tx_rst_n synchronousEdges DEASSERT
set_interface_property tx_rst_n ENABLED false
set_interface_property tx_rst_n EXPORT_OF ""
set_interface_property tx_rst_n PORT_NAME_MAP ""
set_interface_property tx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property tx_rst_n SVD_ADDRESS_GROUP ""

add_interface_port tx_rst_n tx_rst_n reset_n Input 1


# 
# connection point clock_sink_1_reset
# 
add_interface rx_rst_n reset end
set_interface_property rx_rst_n associatedClock rx_312_5_clk
set_interface_property rx_rst_n synchronousEdges DEASSERT
set_interface_property rx_rst_n ENABLED false
set_interface_property rx_rst_n EXPORT_OF ""
set_interface_property rx_rst_n PORT_NAME_MAP ""
set_interface_property rx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property rx_rst_n SVD_ADDRESS_GROUP ""

add_interface_port rx_rst_n rx_rst_n reset_n Input 1


















# 
# connection point conduit_end
# 
add_interface speed_sel conduit end
set_interface_property speed_sel associatedClock ""
set_interface_property speed_sel associatedReset ""
set_interface_property speed_sel ENABLED false
set_interface_property speed_sel EXPORT_OF ""
set_interface_property speed_sel PORT_NAME_MAP ""
set_interface_property speed_sel CMSIS_SVD_VARIABLES ""
set_interface_property speed_sel SVD_ADDRESS_GROUP ""

add_interface_port speed_sel speed_sel export Input 2


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_st_tx avalon_streaming end
set_interface_property avalon_st_tx associatedClock tx_156_25_clk
set_interface_property avalon_st_tx dataBitsPerSymbol 8
set_interface_property avalon_st_tx errorDescriptor ""
set_interface_property avalon_st_tx firstSymbolInHighOrderBits true
set_interface_property avalon_st_tx maxChannel 0
set_interface_property avalon_st_tx readyLatency 0
set_interface_property avalon_st_tx ENABLED false
set_interface_property avalon_st_tx EXPORT_OF ""
set_interface_property avalon_st_tx PORT_NAME_MAP ""
set_interface_property avalon_st_tx CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_tx SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_tx avalon_st_tx_startofpacket startofpacket Input 1
add_interface_port avalon_st_tx avalon_st_tx_endofpacket endofpacket Input 1
add_interface_port avalon_st_tx avalon_st_tx_valid valid Input 1
add_interface_port avalon_st_tx avalon_st_tx_data data Input 64
add_interface_port avalon_st_tx avalon_st_tx_empty empty Input 3
add_interface_port avalon_st_tx avalon_st_tx_error error Input 1
add_interface_port avalon_st_tx avalon_st_tx_ready ready Output 1


# 
# connection point conduit_end_1
# 
add_interface link_fault_status_xgmii_tx avalon_streaming end
set_interface_property link_fault_status_xgmii_tx associatedClock tx_312_5_clk
set_interface_property link_fault_status_xgmii_tx dataBitsPerSymbol 2
set_interface_property link_fault_status_xgmii_tx errorDescriptor ""
set_interface_property link_fault_status_xgmii_tx firstSymbolInHighOrderBits true
set_interface_property link_fault_status_xgmii_tx maxChannel 0
set_interface_property link_fault_status_xgmii_tx readyLatency 0
set_interface_property link_fault_status_xgmii_tx ENABLED false
set_interface_property link_fault_status_xgmii_tx EXPORT_OF ""
set_interface_property link_fault_status_xgmii_tx PORT_NAME_MAP ""
set_interface_property link_fault_status_xgmii_tx CMSIS_SVD_VARIABLES ""
set_interface_property link_fault_status_xgmii_tx SVD_ADDRESS_GROUP ""

add_interface_port link_fault_status_xgmii_tx link_fault_status_xgmii_tx_data data Input 2


# 
# connection point conduit_end_2
# 
add_interface avalon_st_pause avalon_streaming end
set_interface_property avalon_st_pause associatedClock tx_156_25_clk
set_interface_property avalon_st_pause associatedReset tx_rst_n
set_interface_property avalon_st_pause dataBitsPerSymbol 2
set_interface_property avalon_st_pause errorDescriptor ""
set_interface_property avalon_st_pause firstSymbolInHighOrderBits true
set_interface_property avalon_st_pause maxChannel 0
set_interface_property avalon_st_pause readyLatency 0
set_interface_property avalon_st_pause ENABLED false
set_interface_property avalon_st_pause EXPORT_OF ""
set_interface_property avalon_st_pause PORT_NAME_MAP ""
set_interface_property avalon_st_pause CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_pause SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_pause avalon_st_pause_data data Input 2


# 
# connection point conduit_end_3
# 
add_interface avalon_st_tx_pfc_gen_data conduit end
set_interface_property avalon_st_tx_pfc_gen_data associatedClock ""
set_interface_property avalon_st_tx_pfc_gen_data associatedReset "tx_rst_n"
set_interface_property avalon_st_tx_pfc_gen_data ENABLED false
set_interface_property avalon_st_tx_pfc_gen_data EXPORT_OF ""
set_interface_property avalon_st_tx_pfc_gen_data PORT_NAME_MAP ""
set_interface_property avalon_st_tx_pfc_gen_data CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_tx_pfc_gen_data SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_tx_pfc_gen_data avalon_st_tx_pfc_gen_data export Input PFC_PRIORITY_NUMBER*2


# 
# connection point conduit_end_4
# 
add_interface xgmii_tx avalon_streaming start
set_interface_property xgmii_tx associatedClock tx_156_25_clk
set_interface_property xgmii_tx associatedReset tx_rst_n
set_interface_property xgmii_tx dataBitsPerSymbol 72
set_interface_property xgmii_tx errorDescriptor ""
set_interface_property xgmii_tx firstSymbolInHighOrderBits true
set_interface_property xgmii_tx maxChannel 0
set_interface_property xgmii_tx readyLatency 0
set_interface_property xgmii_tx ENABLED false
set_interface_property xgmii_tx EXPORT_OF ""
set_interface_property xgmii_tx PORT_NAME_MAP ""
set_interface_property xgmii_tx CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_tx SVD_ADDRESS_GROUP ""

add_interface_port xgmii_tx xgmii_tx data Output 72

# 
# connection point conduit_end_5
# 
add_interface xgmii_tx_data conduit end
set_interface_property xgmii_tx_data associatedClock ""
set_interface_property xgmii_tx_data associatedReset ""
set_interface_property xgmii_tx_data ENABLED false
set_interface_property xgmii_tx_data EXPORT_OF ""
set_interface_property xgmii_tx_data PORT_NAME_MAP ""
set_interface_property xgmii_tx_data CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_tx_data SVD_ADDRESS_GROUP ""

add_interface_port xgmii_tx_data xgmii_tx_data export Output 32

# 
# connection point conduit_end_5
# 
add_interface xgmii_tx_control conduit end
set_interface_property xgmii_tx_control associatedClock ""
set_interface_property xgmii_tx_control associatedReset ""
set_interface_property xgmii_tx_control ENABLED false
set_interface_property xgmii_tx_control EXPORT_OF ""
set_interface_property xgmii_tx_control PORT_NAME_MAP ""
set_interface_property xgmii_tx_control CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_tx_control SVD_ADDRESS_GROUP ""

add_interface_port xgmii_tx_control xgmii_tx_control export Output 4


# 
# connection point clock_sink_3
# 
add_interface gmii_tx_clk clock end
set_interface_property gmii_tx_clk clockRate 0
set_interface_property gmii_tx_clk ENABLED false
set_interface_property gmii_tx_clk EXPORT_OF ""
set_interface_property gmii_tx_clk PORT_NAME_MAP ""
set_interface_property gmii_tx_clk CMSIS_SVD_VARIABLES ""
set_interface_property gmii_tx_clk SVD_ADDRESS_GROUP ""

add_interface_port gmii_tx_clk gmii_tx_clk clk Input 1


# 
# connection point conduit_end_6
# 
add_interface gmii_tx_d conduit end
set_interface_property gmii_tx_d associatedClock ""
set_interface_property gmii_tx_d associatedReset ""
set_interface_property gmii_tx_d ENABLED false
set_interface_property gmii_tx_d EXPORT_OF ""
set_interface_property gmii_tx_d PORT_NAME_MAP ""
set_interface_property gmii_tx_d CMSIS_SVD_VARIABLES ""
set_interface_property gmii_tx_d SVD_ADDRESS_GROUP ""

add_interface_port gmii_tx_d gmii_tx_d export Output 8

add_interface gmii_tx_en conduit end
set_interface_property gmii_tx_en associatedClock ""
set_interface_property gmii_tx_en associatedReset ""
set_interface_property gmii_tx_en ENABLED false
set_interface_property gmii_tx_en EXPORT_OF ""
set_interface_property gmii_tx_en PORT_NAME_MAP ""
set_interface_property gmii_tx_en CMSIS_SVD_VARIABLES ""
set_interface_property gmii_tx_en SVD_ADDRESS_GROUP ""

add_interface_port gmii_tx_en gmii_tx_en export Output 1

add_interface gmii_tx_err conduit end
set_interface_property gmii_tx_err associatedClock ""
set_interface_property gmii_tx_err associatedReset ""
set_interface_property gmii_tx_err ENABLED false
set_interface_property gmii_tx_err EXPORT_OF ""
set_interface_property gmii_tx_err PORT_NAME_MAP ""
set_interface_property gmii_tx_err CMSIS_SVD_VARIABLES ""
set_interface_property gmii_tx_err SVD_ADDRESS_GROUP ""

add_interface_port gmii_tx_err gmii_tx_err export Output 1


# 
# connection point conduit_end_7
# 
add_interface tx_clkena_half_rate conduit end
set_interface_property tx_clkena_half_rate associatedClock ""
set_interface_property tx_clkena_half_rate associatedReset ""
set_interface_property tx_clkena_half_rate ENABLED false
set_interface_property tx_clkena_half_rate EXPORT_OF ""
set_interface_property tx_clkena_half_rate PORT_NAME_MAP ""
set_interface_property tx_clkena_half_rate CMSIS_SVD_VARIABLES ""
set_interface_property tx_clkena_half_rate SVD_ADDRESS_GROUP ""

add_interface_port tx_clkena_half_rate tx_clkena_half_rate export Input 1


# 
# connection point conduit_end_8
# 
add_interface mii_tx_d conduit end
set_interface_property mii_tx_d associatedClock ""
set_interface_property mii_tx_d associatedReset ""
set_interface_property mii_tx_d ENABLED false
set_interface_property mii_tx_d EXPORT_OF ""
set_interface_property mii_tx_d PORT_NAME_MAP ""
set_interface_property mii_tx_d CMSIS_SVD_VARIABLES ""
set_interface_property mii_tx_d SVD_ADDRESS_GROUP ""

add_interface_port mii_tx_d mii_tx_d export Output 4

add_interface mii_tx_en conduit end
set_interface_property mii_tx_en associatedClock ""
set_interface_property mii_tx_en associatedReset ""
set_interface_property mii_tx_en ENABLED false
set_interface_property mii_tx_en EXPORT_OF ""
set_interface_property mii_tx_en PORT_NAME_MAP ""
set_interface_property mii_tx_en CMSIS_SVD_VARIABLES ""
set_interface_property mii_tx_en SVD_ADDRESS_GROUP ""
add_interface_port mii_tx_en mii_tx_en export Output 1

add_interface mii_tx_err conduit end
set_interface_property mii_tx_err associatedClock ""
set_interface_property mii_tx_err associatedReset ""
set_interface_property mii_tx_err ENABLED false
set_interface_property mii_tx_err EXPORT_OF ""
set_interface_property mii_tx_err PORT_NAME_MAP ""
set_interface_property mii_tx_err CMSIS_SVD_VARIABLES ""
set_interface_property mii_tx_err SVD_ADDRESS_GROUP ""
add_interface_port mii_tx_err mii_tx_err export Output 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_st_txstatus avalon_streaming start
set_interface_property avalon_st_txstatus associatedClock tx_156_25_clk
set_interface_property avalon_st_txstatus dataBitsPerSymbol 8
set_interface_property avalon_st_txstatus errorDescriptor ""
set_interface_property avalon_st_txstatus firstSymbolInHighOrderBits true
set_interface_property avalon_st_txstatus maxChannel 0
set_interface_property avalon_st_txstatus readyLatency 0
set_interface_property avalon_st_txstatus ENABLED false
set_interface_property avalon_st_txstatus EXPORT_OF ""
set_interface_property avalon_st_txstatus PORT_NAME_MAP ""
set_interface_property avalon_st_txstatus CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_txstatus SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_txstatus avalon_st_txstatus_valid valid Output 1
add_interface_port avalon_st_txstatus avalon_st_txstatus_data data Output 40
add_interface_port avalon_st_txstatus avalon_st_txstatus_error error Output 7


# 
# connection point avalon_streaming_sink_2
# 
add_interface avalon_st_tx_pause_length avalon_streaming end
set_interface_property avalon_st_tx_pause_length associatedClock tx_156_25_clk
set_interface_property avalon_st_tx_pause_length dataBitsPerSymbol 8
set_interface_property avalon_st_tx_pause_length errorDescriptor ""
set_interface_property avalon_st_tx_pause_length firstSymbolInHighOrderBits true
set_interface_property avalon_st_tx_pause_length maxChannel 0
set_interface_property avalon_st_tx_pause_length readyLatency 0
set_interface_property avalon_st_tx_pause_length ENABLED false
set_interface_property avalon_st_tx_pause_length EXPORT_OF ""
set_interface_property avalon_st_tx_pause_length PORT_NAME_MAP ""
set_interface_property avalon_st_tx_pause_length CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_tx_pause_length SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_tx_pause_length avalon_st_tx_pause_length_valid valid Input 1
add_interface_port avalon_st_tx_pause_length avalon_st_tx_pause_length_data data Input 16


# 
# connection point avalon_streaming_source_1
# 
add_interface avalon_st_tx_pfc_status avalon_streaming start
set_interface_property avalon_st_tx_pfc_status associatedClock tx_156_25_clk
set_interface_property avalon_st_tx_pfc_status associatedReset "tx_rst_n"
set_interface_property avalon_st_tx_pfc_status dataBitsPerSymbol 8
set_interface_property avalon_st_tx_pfc_status errorDescriptor ""
set_interface_property avalon_st_tx_pfc_status firstSymbolInHighOrderBits true
set_interface_property avalon_st_tx_pfc_status maxChannel 0
set_interface_property avalon_st_tx_pfc_status readyLatency 0
set_interface_property avalon_st_tx_pfc_status ENABLED false
set_interface_property avalon_st_tx_pfc_status EXPORT_OF ""
set_interface_property avalon_st_tx_pfc_status PORT_NAME_MAP ""
set_interface_property avalon_st_tx_pfc_status CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_tx_pfc_status SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_tx_pfc_status avalon_st_tx_pfc_status_valid valid Output 1
add_interface_port avalon_st_tx_pfc_status avalon_st_tx_pfc_status_data data Output 16


# 
# connection point conduit_end_9
# 
add_interface xgmii_rx avalon_streaming end
set_interface_property xgmii_rx associatedClock rx_156_25_clk
set_interface_property xgmii_rx dataBitsPerSymbol 72
set_interface_property xgmii_rx errorDescriptor ""
set_interface_property xgmii_rx firstSymbolInHighOrderBits true
set_interface_property xgmii_rx maxChannel 0
set_interface_property xgmii_rx readyLatency 0
set_interface_property xgmii_rx ENABLED false
set_interface_property xgmii_rx EXPORT_OF ""
set_interface_property xgmii_rx PORT_NAME_MAP ""
set_interface_property xgmii_rx CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_rx SVD_ADDRESS_GROUP ""

add_interface_port xgmii_rx xgmii_rx data Input 72


# 
# connection point conduit_end_10
# 
add_interface xgmii_rx_data conduit end
set_interface_property xgmii_rx_data associatedClock ""
set_interface_property xgmii_rx_data associatedReset ""
set_interface_property xgmii_rx_data ENABLED false
set_interface_property xgmii_rx_data EXPORT_OF ""
set_interface_property xgmii_rx_data PORT_NAME_MAP ""
set_interface_property xgmii_rx_data CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_rx_data SVD_ADDRESS_GROUP ""

add_interface_port xgmii_rx_data xgmii_rx_data export Input 32

# 
# connection point conduit_end_10
# 
add_interface xgmii_rx_control conduit end
set_interface_property xgmii_rx_control associatedClock ""
set_interface_property xgmii_rx_control associatedReset ""
set_interface_property xgmii_rx_control ENABLED false
set_interface_property xgmii_rx_control EXPORT_OF ""
set_interface_property xgmii_rx_control PORT_NAME_MAP ""
set_interface_property xgmii_rx_control CMSIS_SVD_VARIABLES ""
set_interface_property xgmii_rx_control SVD_ADDRESS_GROUP ""

add_interface_port xgmii_rx_control xgmii_rx_control export Input 4


# 
# connection point avalon_streaming_source_3
# 
add_interface link_fault_status_xgmii_rx avalon_streaming start
set_interface_property link_fault_status_xgmii_rx associatedClock rx_312_5_clk
set_interface_property link_fault_status_xgmii_rx dataBitsPerSymbol 2
set_interface_property link_fault_status_xgmii_rx errorDescriptor ""
set_interface_property link_fault_status_xgmii_rx firstSymbolInHighOrderBits true
set_interface_property link_fault_status_xgmii_rx maxChannel 0
set_interface_property link_fault_status_xgmii_rx readyLatency 0
set_interface_property link_fault_status_xgmii_rx ENABLED false
set_interface_property link_fault_status_xgmii_rx EXPORT_OF ""
set_interface_property link_fault_status_xgmii_rx PORT_NAME_MAP ""
set_interface_property link_fault_status_xgmii_rx CMSIS_SVD_VARIABLES ""
set_interface_property link_fault_status_xgmii_rx SVD_ADDRESS_GROUP ""

add_interface_port link_fault_status_xgmii_rx link_fault_status_xgmii_rx_data data Output 2


# 
# connection point clock_sink_4
# 
add_interface gmii_rx_clk clock end
set_interface_property gmii_rx_clk clockRate 0
set_interface_property gmii_rx_clk ENABLED false
set_interface_property gmii_rx_clk EXPORT_OF ""
set_interface_property gmii_rx_clk PORT_NAME_MAP ""
set_interface_property gmii_rx_clk CMSIS_SVD_VARIABLES ""
set_interface_property gmii_rx_clk SVD_ADDRESS_GROUP ""

add_interface_port gmii_rx_clk gmii_rx_clk clk Input 1


# 
# connection point conduit_end_11
# 
add_interface gmii_rx_d conduit end
set_interface_property gmii_rx_d associatedClock ""
set_interface_property gmii_rx_d associatedReset ""
set_interface_property gmii_rx_d ENABLED false
set_interface_property gmii_rx_d EXPORT_OF ""
set_interface_property gmii_rx_d PORT_NAME_MAP ""
set_interface_property gmii_rx_d CMSIS_SVD_VARIABLES ""
set_interface_property gmii_rx_d SVD_ADDRESS_GROUP ""

add_interface_port gmii_rx_d gmii_rx_d export Input 8


# 
# connection point conduit_end_12
# 
add_interface gmii_rx_dv conduit end
set_interface_property gmii_rx_dv associatedClock ""
set_interface_property gmii_rx_dv associatedReset ""
set_interface_property gmii_rx_dv ENABLED false
set_interface_property gmii_rx_dv EXPORT_OF ""
set_interface_property gmii_rx_dv PORT_NAME_MAP ""
set_interface_property gmii_rx_dv CMSIS_SVD_VARIABLES ""
set_interface_property gmii_rx_dv SVD_ADDRESS_GROUP ""

add_interface_port gmii_rx_dv gmii_rx_dv export Input 1


# 
# connection point conduit_end_13
# 
add_interface gmii_rx_err conduit end
set_interface_property gmii_rx_err associatedClock ""
set_interface_property gmii_rx_err associatedReset ""
set_interface_property gmii_rx_err ENABLED false
set_interface_property gmii_rx_err EXPORT_OF ""
set_interface_property gmii_rx_err PORT_NAME_MAP ""
set_interface_property gmii_rx_err CMSIS_SVD_VARIABLES ""
set_interface_property gmii_rx_err SVD_ADDRESS_GROUP ""

add_interface_port gmii_rx_err gmii_rx_err export Input 1


# 
# connection point conduit_end_14
# 
add_interface rx_clkena conduit end
set_interface_property rx_clkena associatedClock ""
set_interface_property rx_clkena associatedReset ""
set_interface_property rx_clkena ENABLED false
set_interface_property rx_clkena EXPORT_OF ""
set_interface_property rx_clkena PORT_NAME_MAP ""
set_interface_property rx_clkena CMSIS_SVD_VARIABLES ""
set_interface_property rx_clkena SVD_ADDRESS_GROUP ""

add_interface_port rx_clkena rx_clkena export Input 1


# 
# connection point conduit_end_15
# 
add_interface rx_clkena_half_rate conduit end
set_interface_property rx_clkena_half_rate associatedClock ""
set_interface_property rx_clkena_half_rate associatedReset ""
set_interface_property rx_clkena_half_rate ENABLED false
set_interface_property rx_clkena_half_rate EXPORT_OF ""
set_interface_property rx_clkena_half_rate PORT_NAME_MAP ""
set_interface_property rx_clkena_half_rate CMSIS_SVD_VARIABLES ""
set_interface_property rx_clkena_half_rate SVD_ADDRESS_GROUP ""

add_interface_port rx_clkena_half_rate rx_clkena_half_rate export Input 1


# 
# connection point conduit_end_16
# 
add_interface mii_rx_d conduit end
set_interface_property mii_rx_d associatedClock ""
set_interface_property mii_rx_d associatedReset ""
set_interface_property mii_rx_d ENABLED false
set_interface_property mii_rx_d EXPORT_OF ""
set_interface_property mii_rx_d PORT_NAME_MAP ""
set_interface_property mii_rx_d CMSIS_SVD_VARIABLES ""
set_interface_property mii_rx_d SVD_ADDRESS_GROUP ""

add_interface_port mii_rx_d mii_rx_d export Input 4


# 
# connection point conduit_end_17
# 
add_interface mii_rx_dv conduit end
set_interface_property mii_rx_dv associatedClock ""
set_interface_property mii_rx_dv associatedReset ""
set_interface_property mii_rx_dv ENABLED false
set_interface_property mii_rx_dv EXPORT_OF ""
set_interface_property mii_rx_dv PORT_NAME_MAP ""
set_interface_property mii_rx_dv CMSIS_SVD_VARIABLES ""
set_interface_property mii_rx_dv SVD_ADDRESS_GROUP ""

add_interface_port mii_rx_dv mii_rx_dv export Input 1


# 
# connection point conduit_end_18
# 
add_interface mii_rx_err conduit end
set_interface_property mii_rx_err associatedClock ""
set_interface_property mii_rx_err associatedReset ""
set_interface_property mii_rx_err ENABLED false
set_interface_property mii_rx_err EXPORT_OF ""
set_interface_property mii_rx_err PORT_NAME_MAP ""
set_interface_property mii_rx_err CMSIS_SVD_VARIABLES ""
set_interface_property mii_rx_err SVD_ADDRESS_GROUP ""

add_interface_port mii_rx_err mii_rx_err export Input 1


# 
# connection point avalon_streaming_source_4
# 
add_interface avalon_st_rx avalon_streaming start
set_interface_property avalon_st_rx associatedClock rx_312_5_clk
set_interface_property avalon_st_rx dataBitsPerSymbol 8
set_interface_property avalon_st_rx errorDescriptor ""
set_interface_property avalon_st_rx firstSymbolInHighOrderBits true
set_interface_property avalon_st_rx maxChannel 0
set_interface_property avalon_st_rx readyLatency 0
set_interface_property avalon_st_rx ENABLED false
set_interface_property avalon_st_rx EXPORT_OF ""
set_interface_property avalon_st_rx PORT_NAME_MAP ""
set_interface_property avalon_st_rx CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_rx SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_rx avalon_st_rx_data data Output 64
add_interface_port avalon_st_rx avalon_st_rx_startofpacket startofpacket Output 1
add_interface_port avalon_st_rx avalon_st_rx_valid valid Output 1
add_interface_port avalon_st_rx avalon_st_rx_empty empty Output 3
add_interface_port avalon_st_rx avalon_st_rx_error error Output 6
add_interface_port avalon_st_rx avalon_st_rx_ready ready Input 1
add_interface_port avalon_st_rx avalon_st_rx_endofpacket endofpacket Output 1


# 
# connection point avalon_streaming_source_5
# 
add_interface avalon_st_rxstatus avalon_streaming start
set_interface_property avalon_st_rxstatus associatedClock rx_312_5_clk
set_interface_property avalon_st_rxstatus dataBitsPerSymbol 8
set_interface_property avalon_st_rxstatus errorDescriptor ""
set_interface_property avalon_st_rxstatus firstSymbolInHighOrderBits true
set_interface_property avalon_st_rxstatus maxChannel 0
set_interface_property avalon_st_rxstatus readyLatency 0
set_interface_property avalon_st_rxstatus ENABLED false
set_interface_property avalon_st_rxstatus EXPORT_OF ""
set_interface_property avalon_st_rxstatus PORT_NAME_MAP ""
set_interface_property avalon_st_rxstatus CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_rxstatus SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_rxstatus avalon_st_rxstatus_valid valid Output 1
add_interface_port avalon_st_rxstatus avalon_st_rxstatus_data data Output 40
add_interface_port avalon_st_rxstatus avalon_st_rxstatus_error error Output 7


# 
# connection point avalon_streaming_source_6
# 
add_interface avalon_st_rx_pause_length avalon_streaming start
set_interface_property avalon_st_rx_pause_length associatedClock rx_312_5_clk
set_interface_property avalon_st_rx_pause_length associatedReset rx_rst_n
set_interface_property avalon_st_rx_pause_length dataBitsPerSymbol 8
set_interface_property avalon_st_rx_pause_length errorDescriptor ""
set_interface_property avalon_st_rx_pause_length firstSymbolInHighOrderBits true
set_interface_property avalon_st_rx_pause_length maxChannel 0
set_interface_property avalon_st_rx_pause_length readyLatency 0
set_interface_property avalon_st_rx_pause_length ENABLED false
set_interface_property avalon_st_rx_pause_length EXPORT_OF ""
set_interface_property avalon_st_rx_pause_length PORT_NAME_MAP ""
set_interface_property avalon_st_rx_pause_length CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_rx_pause_length SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_rx_pause_length avalon_st_rx_pause_length_valid valid Output 1
add_interface_port avalon_st_rx_pause_length avalon_st_rx_pause_length_data data Output 16


# 
# connection point avalon_streaming_source_7
# 
add_interface avalon_st_rx_pfc_status avalon_streaming start
set_interface_property avalon_st_rx_pfc_status associatedClock rx_312_5_clk
set_interface_property avalon_st_rx_pfc_status dataBitsPerSymbol 8
set_interface_property avalon_st_rx_pfc_status errorDescriptor ""
set_interface_property avalon_st_rx_pfc_status firstSymbolInHighOrderBits true
set_interface_property avalon_st_rx_pfc_status maxChannel 0
set_interface_property avalon_st_rx_pfc_status readyLatency 0
set_interface_property avalon_st_rx_pfc_status ENABLED false
set_interface_property avalon_st_rx_pfc_status EXPORT_OF ""
set_interface_property avalon_st_rx_pfc_status PORT_NAME_MAP ""
set_interface_property avalon_st_rx_pfc_status CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_rx_pfc_status SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_rx_pfc_status avalon_st_rx_pfc_status_valid valid Output 1
add_interface_port avalon_st_rx_pfc_status avalon_st_rx_pfc_status_data data Output 16


# 
# connection point avalon_streaming_source_8
# 
add_interface avalon_st_rx_pfc_pause avalon_streaming start
set_interface_property avalon_st_rx_pfc_pause associatedClock rx_312_5_clk
set_interface_property avalon_st_rx_pfc_pause dataBitsPerSymbol 8
set_interface_property avalon_st_rx_pfc_pause errorDescriptor ""
set_interface_property avalon_st_rx_pfc_pause firstSymbolInHighOrderBits true
set_interface_property avalon_st_rx_pfc_pause maxChannel 0
set_interface_property avalon_st_rx_pfc_pause readyLatency 0
set_interface_property avalon_st_rx_pfc_pause ENABLED false
set_interface_property avalon_st_rx_pfc_pause EXPORT_OF ""
set_interface_property avalon_st_rx_pfc_pause PORT_NAME_MAP ""
set_interface_property avalon_st_rx_pfc_pause CMSIS_SVD_VARIABLES ""
set_interface_property avalon_st_rx_pfc_pause SVD_ADDRESS_GROUP ""

add_interface_port avalon_st_rx_pfc_pause avalon_st_rx_pfc_pause_data data Output 8


# 
# connection point conduit_end_55
# 
add_interface tx_clkena conduit end
set_interface_property tx_clkena associatedClock ""
set_interface_property tx_clkena associatedReset ""
set_interface_property tx_clkena ENABLED false
set_interface_property tx_clkena EXPORT_OF ""
set_interface_property tx_clkena PORT_NAME_MAP ""
set_interface_property tx_clkena CMSIS_SVD_VARIABLES ""
set_interface_property tx_clkena SVD_ADDRESS_GROUP ""

add_interface_port tx_clkena tx_clkena export Input 1


  


# 
# connection point conduit_end_19
# 
add_interface tx_path_delay_10g conduit end
set_interface_property tx_path_delay_10g associatedClock ""
set_interface_property tx_path_delay_10g associatedReset ""
set_interface_property tx_path_delay_10g ENABLED false
set_interface_property tx_path_delay_10g EXPORT_OF ""
set_interface_property tx_path_delay_10g PORT_NAME_MAP ""
set_interface_property tx_path_delay_10g CMSIS_SVD_VARIABLES ""
set_interface_property tx_path_delay_10g SVD_ADDRESS_GROUP ""

add_interface_port tx_path_delay_10g tx_path_delay_10g_data data Input 16


# 
# connection point conduit_end_20
# 
add_interface tx_time_of_day_96b_10g conduit end
set_interface_property tx_time_of_day_96b_10g associatedClock ""
set_interface_property tx_time_of_day_96b_10g associatedReset ""
set_interface_property tx_time_of_day_96b_10g ENABLED false
set_interface_property tx_time_of_day_96b_10g EXPORT_OF ""
set_interface_property tx_time_of_day_96b_10g PORT_NAME_MAP ""
set_interface_property tx_time_of_day_96b_10g CMSIS_SVD_VARIABLES ""
set_interface_property tx_time_of_day_96b_10g SVD_ADDRESS_GROUP ""

add_interface_port tx_time_of_day_96b_10g tx_time_of_day_96b_10g_data data Input 96


# 
# connection point conduit_end_21
# 
add_interface tx_time_of_day_64b_10g conduit end
set_interface_property tx_time_of_day_64b_10g associatedClock ""
set_interface_property tx_time_of_day_64b_10g associatedReset ""
set_interface_property tx_time_of_day_64b_10g ENABLED false
set_interface_property tx_time_of_day_64b_10g EXPORT_OF ""
set_interface_property tx_time_of_day_64b_10g PORT_NAME_MAP ""
set_interface_property tx_time_of_day_64b_10g CMSIS_SVD_VARIABLES ""
set_interface_property tx_time_of_day_64b_10g SVD_ADDRESS_GROUP ""

add_interface_port tx_time_of_day_64b_10g tx_time_of_day_64b_10g_data data Input 64


# 
# connection point conduit_end_22
# 
add_interface tx_path_delay_1g conduit end
set_interface_property tx_path_delay_1g associatedClock ""
set_interface_property tx_path_delay_1g associatedReset ""
set_interface_property tx_path_delay_1g ENABLED false
set_interface_property tx_path_delay_1g EXPORT_OF ""
set_interface_property tx_path_delay_1g PORT_NAME_MAP ""
set_interface_property tx_path_delay_1g CMSIS_SVD_VARIABLES ""
set_interface_property tx_path_delay_1g SVD_ADDRESS_GROUP ""

add_interface_port tx_path_delay_1g tx_path_delay_1g_data data Input 22


# 
# connection point conduit_end_23
# 
add_interface tx_time_of_day_96b_1g conduit end
set_interface_property tx_time_of_day_96b_1g associatedClock ""
set_interface_property tx_time_of_day_96b_1g associatedReset ""
set_interface_property tx_time_of_day_96b_1g ENABLED false
set_interface_property tx_time_of_day_96b_1g EXPORT_OF ""
set_interface_property tx_time_of_day_96b_1g PORT_NAME_MAP ""
set_interface_property tx_time_of_day_96b_1g CMSIS_SVD_VARIABLES ""
set_interface_property tx_time_of_day_96b_1g SVD_ADDRESS_GROUP ""

add_interface_port tx_time_of_day_96b_1g tx_time_of_day_96b_1g_data data Input 96


# 
# connection point conduit_end_24
# 
add_interface tx_time_of_day_64b_1g conduit end
set_interface_property tx_time_of_day_64b_1g associatedClock ""
set_interface_property tx_time_of_day_64b_1g associatedReset ""
set_interface_property tx_time_of_day_64b_1g ENABLED false
set_interface_property tx_time_of_day_64b_1g EXPORT_OF ""
set_interface_property tx_time_of_day_64b_1g PORT_NAME_MAP ""
set_interface_property tx_time_of_day_64b_1g CMSIS_SVD_VARIABLES ""
set_interface_property tx_time_of_day_64b_1g SVD_ADDRESS_GROUP ""

add_interface_port tx_time_of_day_64b_1g tx_time_of_day_64b_1g_data data Input 64


# 
# connection point conduit_end_25
# 
add_interface rx_path_delay_10g conduit end
set_interface_property rx_path_delay_10g associatedClock ""
set_interface_property rx_path_delay_10g associatedReset ""
set_interface_property rx_path_delay_10g ENABLED false
set_interface_property rx_path_delay_10g EXPORT_OF ""
set_interface_property rx_path_delay_10g PORT_NAME_MAP ""
set_interface_property rx_path_delay_10g CMSIS_SVD_VARIABLES ""
set_interface_property rx_path_delay_10g SVD_ADDRESS_GROUP ""

add_interface_port rx_path_delay_10g rx_path_delay_10g_data data Input 16


# 
# connection point conduit_end_26
# 
add_interface rx_time_of_day_96b_10g conduit end
set_interface_property rx_time_of_day_96b_10g associatedClock ""
set_interface_property rx_time_of_day_96b_10g associatedReset ""
set_interface_property rx_time_of_day_96b_10g ENABLED false
set_interface_property rx_time_of_day_96b_10g EXPORT_OF ""
set_interface_property rx_time_of_day_96b_10g PORT_NAME_MAP ""
set_interface_property rx_time_of_day_96b_10g CMSIS_SVD_VARIABLES ""
set_interface_property rx_time_of_day_96b_10g SVD_ADDRESS_GROUP ""

add_interface_port rx_time_of_day_96b_10g rx_time_of_day_96b_10g_data data Input 96


# 
# connection point conduit_end_27
# 
add_interface rx_time_of_day_64b_10g conduit end
set_interface_property rx_time_of_day_64b_10g associatedClock ""
set_interface_property rx_time_of_day_64b_10g associatedReset ""
set_interface_property rx_time_of_day_64b_10g ENABLED false
set_interface_property rx_time_of_day_64b_10g EXPORT_OF ""
set_interface_property rx_time_of_day_64b_10g PORT_NAME_MAP ""
set_interface_property rx_time_of_day_64b_10g CMSIS_SVD_VARIABLES ""
set_interface_property rx_time_of_day_64b_10g SVD_ADDRESS_GROUP ""

add_interface_port rx_time_of_day_64b_10g rx_time_of_day_64b_10g_data data Input 64


# 
# connection point conduit_end_28
# 
add_interface rx_path_delay_1g conduit end
set_interface_property rx_path_delay_1g associatedClock ""
set_interface_property rx_path_delay_1g associatedReset ""
set_interface_property rx_path_delay_1g ENABLED false
set_interface_property rx_path_delay_1g EXPORT_OF ""
set_interface_property rx_path_delay_1g PORT_NAME_MAP ""
set_interface_property rx_path_delay_1g CMSIS_SVD_VARIABLES ""
set_interface_property rx_path_delay_1g SVD_ADDRESS_GROUP ""

add_interface_port rx_path_delay_1g rx_path_delay_1g_data data Input 22


# 
# connection point conduit_end_29
# 
add_interface rx_time_of_day_96b_1g conduit end
set_interface_property rx_time_of_day_96b_1g associatedClock ""
set_interface_property rx_time_of_day_96b_1g associatedReset ""
set_interface_property rx_time_of_day_96b_1g ENABLED false
set_interface_property rx_time_of_day_96b_1g EXPORT_OF ""
set_interface_property rx_time_of_day_96b_1g PORT_NAME_MAP ""
set_interface_property rx_time_of_day_96b_1g CMSIS_SVD_VARIABLES ""
set_interface_property rx_time_of_day_96b_1g SVD_ADDRESS_GROUP ""

add_interface_port rx_time_of_day_96b_1g rx_time_of_day_96b_1g_data data Input 96


# 
# connection point conduit_end_30
# 
add_interface rx_time_of_day_64b_1g conduit end
set_interface_property rx_time_of_day_64b_1g associatedClock ""
set_interface_property rx_time_of_day_64b_1g associatedReset ""
set_interface_property rx_time_of_day_64b_1g ENABLED false
set_interface_property rx_time_of_day_64b_1g EXPORT_OF ""
set_interface_property rx_time_of_day_64b_1g PORT_NAME_MAP ""
set_interface_property rx_time_of_day_64b_1g CMSIS_SVD_VARIABLES ""
set_interface_property rx_time_of_day_64b_1g SVD_ADDRESS_GROUP ""

add_interface_port rx_time_of_day_64b_1g rx_time_of_day_64b_1g_data data Input 64


# 
# connection point conduit_end_31
# 
add_interface tx_egress_timestamp_96b conduit end
set_interface_property tx_egress_timestamp_96b associatedClock ""
set_interface_property tx_egress_timestamp_96b associatedReset ""
set_interface_property tx_egress_timestamp_96b ENABLED false
set_interface_property tx_egress_timestamp_96b EXPORT_OF ""
set_interface_property tx_egress_timestamp_96b PORT_NAME_MAP ""
set_interface_property tx_egress_timestamp_96b CMSIS_SVD_VARIABLES ""
set_interface_property tx_egress_timestamp_96b SVD_ADDRESS_GROUP ""

add_interface_port tx_egress_timestamp_96b tx_egress_timestamp_96b_valid valid Output 1
add_interface_port tx_egress_timestamp_96b tx_egress_timestamp_96b_data data Output 96
add_interface_port tx_egress_timestamp_96b tx_egress_timestamp_96b_fingerprint fingerprint Output TSTAMP_FP_WIDTH




# 
# connection point conduit_end_34
# 
add_interface tx_egress_timestamp_64b conduit end
set_interface_property tx_egress_timestamp_64b associatedClock ""
set_interface_property tx_egress_timestamp_64b associatedReset ""
set_interface_property tx_egress_timestamp_64b ENABLED false
set_interface_property tx_egress_timestamp_64b EXPORT_OF ""
set_interface_property tx_egress_timestamp_64b PORT_NAME_MAP ""
set_interface_property tx_egress_timestamp_64b CMSIS_SVD_VARIABLES ""
set_interface_property tx_egress_timestamp_64b SVD_ADDRESS_GROUP ""

add_interface_port tx_egress_timestamp_64b tx_egress_timestamp_64b_valid valid Output 1
add_interface_port tx_egress_timestamp_64b tx_egress_timestamp_64b_data data Output 64
add_interface_port tx_egress_timestamp_64b tx_egress_timestamp_64b_fingerprint fingerprint Output TSTAMP_FP_WIDTH




# 
# connection point conduit_end_37
# 
add_interface rx_ingress_timestamp_96b conduit start
set_interface_property rx_ingress_timestamp_96b associatedClock ""
set_interface_property rx_ingress_timestamp_96b associatedReset ""
set_interface_property rx_ingress_timestamp_96b ENABLED false
set_interface_property rx_ingress_timestamp_96b EXPORT_OF ""
set_interface_property rx_ingress_timestamp_96b PORT_NAME_MAP ""
set_interface_property rx_ingress_timestamp_96b CMSIS_SVD_VARIABLES ""
set_interface_property rx_ingress_timestamp_96b SVD_ADDRESS_GROUP ""

add_interface_port rx_ingress_timestamp_96b rx_ingress_timestamp_96b_valid valid Output 1
add_interface_port rx_ingress_timestamp_96b rx_ingress_timestamp_96b_data data Output 96




# 
# connection point conduit_end_39
# 
add_interface rx_ingress_timestamp_64b conduit end
set_interface_property rx_ingress_timestamp_64b associatedClock ""
set_interface_property rx_ingress_timestamp_64b associatedReset ""
set_interface_property rx_ingress_timestamp_64b ENABLED false
set_interface_property rx_ingress_timestamp_64b EXPORT_OF ""
set_interface_property rx_ingress_timestamp_64b PORT_NAME_MAP ""
set_interface_property rx_ingress_timestamp_64b CMSIS_SVD_VARIABLES ""
set_interface_property rx_ingress_timestamp_64b SVD_ADDRESS_GROUP ""

add_interface_port rx_ingress_timestamp_64b rx_ingress_timestamp_64b_valid valid Output 1
add_interface_port rx_ingress_timestamp_64b rx_ingress_timestamp_64b_data data Output 64



# 
# connection point conduit_end_41
# 
add_interface tx_egress_timestamp_request conduit end
set_interface_property tx_egress_timestamp_request associatedClock ""
set_interface_property tx_egress_timestamp_request associatedReset ""
set_interface_property tx_egress_timestamp_request ENABLED false
set_interface_property tx_egress_timestamp_request EXPORT_OF ""
set_interface_property tx_egress_timestamp_request PORT_NAME_MAP ""
set_interface_property tx_egress_timestamp_request CMSIS_SVD_VARIABLES ""
set_interface_property tx_egress_timestamp_request SVD_ADDRESS_GROUP ""

add_interface_port tx_egress_timestamp_request tx_egress_timestamp_request_valid valid Input 1
add_interface_port tx_egress_timestamp_request tx_egress_timestamp_request_fingerprint fingerprint Input TSTAMP_FP_WIDTH


# 
# connection point conduit_end_43
# 
add_interface tx_etstamp_ins_ctrl conduit end
set_interface_property tx_etstamp_ins_ctrl associatedClock ""
set_interface_property tx_etstamp_ins_ctrl associatedReset ""
set_interface_property tx_etstamp_ins_ctrl ENABLED false
set_interface_property tx_etstamp_ins_ctrl EXPORT_OF ""
set_interface_property tx_etstamp_ins_ctrl PORT_NAME_MAP ""
set_interface_property tx_etstamp_ins_ctrl CMSIS_SVD_VARIABLES ""
set_interface_property tx_etstamp_ins_ctrl SVD_ADDRESS_GROUP ""

add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_timestamp_insert timestamp_insert Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_timestamp_format timestamp_format Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_residence_time_update residence_time_update Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_ingress_timestamp_96b ingress_timestamp_96b Input 96
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_ingress_timestamp_64b ingress_timestamp_64b Input 64
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_residence_time_calc_format residence_time_calc_format Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_checksum_zero checksum_zero Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_checksum_correct checksum_correct Input 1
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_offset_timestamp offset_timestamp Input 16
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_offset_correction_field offset_correction_field Input 16
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_offset_checksum_field offset_checksum_field Input 16
add_interface_port tx_etstamp_ins_ctrl tx_etstamp_ins_ctrl_offset_checksum_correction offset_checksum_correction Input 16

add_interface ecc_err_det conduit start
set_interface_property ecc_err_det associatedClock ""
set_interface_property ecc_err_det associatedReset ""
set_interface_property ecc_err_det ENABLED false
set_interface_property ecc_err_det EXPORT_OF ""
set_interface_property ecc_err_det PORT_NAME_MAP ""
set_interface_property ecc_err_det CMSIS_SVD_VARIABLES ""
set_interface_property ecc_err_det SVD_ADDRESS_GROUP ""

add_interface_port ecc_err_det ecc_err_det_corr corr Output 1
add_interface_port ecc_err_det ecc_err_det_uncorr uncorr Output 1

}


proc enable_basic_clk_reset_csr {} {

set_interface_property tx_312_5_clk ENABLED true
set_interface_property rx_312_5_clk ENABLED true
set_interface_property csr_clk ENABLED true
set_interface_property csr_rst_n ENABLED true
set_interface_property tx_rst_n ENABLED true
set_interface_property rx_rst_n ENABLED true
set_interface_property csr ENABLED true

}


proc inst_st_or_xgmii_adapter {} {
set_interface_property tx_156_25_clk ENABLED true
set_interface_property rx_156_25_clk ENABLED true

}

proc inst_xgmii_adapter {} {
set_interface_property xgmii_tx associatedClock tx_156_25_clk
set_interface_property xgmii_tx associatedReset tx_rst_n
set_interface_property xgmii_tx ENABLED true


set_interface_property xgmii_rx associatedClock rx_156_25_clk
set_interface_property xgmii_rx associatedReset rx_rst_n
set_interface_property xgmii_rx ENABLED true

set_port_property xgmii_tx_data DRIVEN_BY 0
set_port_property xgmii_tx_data TERMINATION true
set_port_property xgmii_tx_data TERMINATION_VALUE 0 

set_port_property xgmii_tx_control DRIVEN_BY 0
set_port_property xgmii_tx_control TERMINATION true
set_port_property xgmii_tx_control TERMINATION_VALUE 0 

set_port_property xgmii_rx_data DRIVEN_BY 0
set_port_property xgmii_rx_data TERMINATION true
set_port_property xgmii_rx_data TERMINATION_VALUE 0 

set_port_property xgmii_rx_control DRIVEN_BY 0
set_port_property xgmii_rx_control TERMINATION true
set_port_property xgmii_rx_control TERMINATION_VALUE 0 

}

proc wo_inst_xgmii_adapter {} {

set_interface_property xgmii_tx_data ENABLED true
set_interface_property xgmii_tx_control ENABLED true

set_interface_property xgmii_rx_data ENABLED true
set_interface_property xgmii_rx_control ENABLED true

set_port_property xgmii_tx DRIVEN_BY 0
set_port_property xgmii_tx TERMINATION true
set_port_property xgmii_tx TERMINATION_VALUE 0 

set_port_property xgmii_rx DRIVEN_BY 0
set_port_property xgmii_rx TERMINATION true
set_port_property xgmii_rx TERMINATION_VALUE 0 

}

proc inst_st_adaptor {} {
set_interface_property avalon_st_tx associatedClock tx_156_25_clk
set_interface_property avalon_st_tx associatedReset tx_rst_n
set_interface_property avalon_st_tx ENABLED true

set_interface_property avalon_st_pause associatedClock tx_156_25_clk
set_interface_property avalon_st_pause associatedReset tx_rst_n
set_interface_property avalon_st_pause ENABLED true

set_interface_property avalon_st_txstatus associatedClock tx_156_25_clk
set_interface_property avalon_st_txstatus associatedReset tx_rst_n
set_interface_property avalon_st_txstatus ENABLED true

set_interface_property link_fault_status_xgmii_rx associatedClock rx_156_25_clk
set_interface_property link_fault_status_xgmii_rx associatedReset rx_rst_n
set_interface_property link_fault_status_xgmii_rx ENABLED true

set_interface_property avalon_st_rx associatedClock rx_156_25_clk
set_interface_property avalon_st_rx associatedReset rx_rst_n
set_interface_property avalon_st_rx ENABLED true

set_interface_property avalon_st_rxstatus associatedClock rx_156_25_clk
set_interface_property avalon_st_rxstatus associatedReset rx_rst_n
set_interface_property avalon_st_rxstatus ENABLED true


}

proc wo_inst_st_adaptor {} {
set_interface_property avalon_st_tx associatedClock tx_312_5_clk
set_interface_property avalon_st_tx associatedReset tx_rst_n
set_interface_property avalon_st_tx ENABLED true
set_port_property avalon_st_tx_data WIDTH_EXPR 32
set_port_property avalon_st_tx_empty WIDTH_EXPR 2

set_interface_property avalon_st_pause associatedClock tx_312_5_clk
set_interface_property avalon_st_pause associatedReset tx_rst_n
set_interface_property avalon_st_pause ENABLED true

set_interface_property avalon_st_txstatus associatedClock tx_312_5_clk
set_interface_property avalon_st_txstatus associatedReset tx_rst_n
set_interface_property avalon_st_txstatus ENABLED true

set_interface_property link_fault_status_xgmii_rx associatedClock rx_312_5_clk
set_interface_property link_fault_status_xgmii_rx associatedReset rx_rst_n
set_interface_property link_fault_status_xgmii_rx ENABLED true

set_interface_property avalon_st_rx associatedClock rx_312_5_clk
set_interface_property avalon_st_rx associatedReset rx_rst_n
set_interface_property avalon_st_rx ENABLED true
set_port_property avalon_st_rx_data WIDTH_EXPR 32
set_port_property avalon_st_rx_empty WIDTH_EXPR 2

set_interface_property avalon_st_rxstatus associatedClock rx_312_5_clk
set_interface_property avalon_st_rxstatus associatedReset rx_rst_n
set_interface_property avalon_st_rxstatus ENABLED true

}

proc wo_inst_csr_adaptor {} {

set_port_property csr_address WIDTH_EXPR 10

}

proc inst_csr_adaptor {} {
set_port_property csr_address WIDTH_EXPR 13

}

proc inst_enable_1g10g {} {
set_interface_property speed_sel ENABLED true
set_interface_property gmii_tx_clk ENABLED true
set_interface_property gmii_tx_d ENABLED true
set_interface_property gmii_tx_en ENABLED true
set_interface_property gmii_tx_err ENABLED true

set_port_property tx_clkena DRIVEN_BY 1
set_port_property tx_clkena TERMINATION true
set_port_property tx_clkena TERMINATION_VALUE 1 

set_port_property tx_clkena_half_rate DRIVEN_BY 1
set_port_property tx_clkena_half_rate TERMINATION true
set_port_property tx_clkena_half_rate TERMINATION_VALUE 1 

set_interface_property gmii_rx_clk ENABLED true
set_interface_property gmii_rx_d ENABLED true
set_interface_property gmii_rx_dv ENABLED true
set_interface_property gmii_rx_err ENABLED true

set_port_property rx_clkena DRIVEN_BY 1
set_port_property rx_clkena TERMINATION true
set_port_property rx_clkena TERMINATION_VALUE 1 

set_port_property rx_clkena_half_rate DRIVEN_BY 1
set_port_property rx_clkena_half_rate TERMINATION true
set_port_property rx_clkena_half_rate TERMINATION_VALUE 1 
}

proc inst_enable_multi_speed {} {
set_interface_property speed_sel ENABLED true
set_interface_property gmii_tx_clk ENABLED true
set_interface_property gmii_tx_d ENABLED true
set_interface_property gmii_tx_en ENABLED true
set_interface_property gmii_tx_err ENABLED true
set_interface_property mii_tx_d ENABLED true
set_interface_property mii_tx_en ENABLED true
set_interface_property mii_tx_err ENABLED true

set_interface_property tx_clkena ENABLED true
set_interface_property tx_clkena_half_rate ENABLED true

set_interface_property gmii_rx_clk ENABLED true
set_interface_property gmii_rx_d ENABLED true
set_interface_property gmii_rx_dv ENABLED true
set_interface_property gmii_rx_err ENABLED true
set_interface_property mii_rx_d ENABLED true
set_interface_property mii_rx_dv ENABLED true
set_interface_property mii_rx_err ENABLED true

set_interface_property rx_clkena ENABLED true
set_interface_property rx_clkena_half_rate ENABLED true

}
proc terminate_mii {} {
set_port_property mii_tx_d DRIVEN_BY 0
set_port_property mii_tx_d TERMINATION true
set_port_property mii_tx_d TERMINATION_VALUE 0 

set_port_property mii_tx_en DRIVEN_BY 0
set_port_property mii_tx_en TERMINATION true
set_port_property mii_tx_en TERMINATION_VALUE 0

set_port_property mii_tx_err DRIVEN_BY 0
set_port_property mii_tx_err TERMINATION true
set_port_property mii_tx_err TERMINATION_VALUE 0 

set_port_property mii_rx_d DRIVEN_BY 0
set_port_property mii_rx_d TERMINATION true
set_port_property mii_rx_d TERMINATION_VALUE 0 

set_port_property mii_rx_dv DRIVEN_BY 0
set_port_property mii_rx_dv TERMINATION true
set_port_property mii_rx_dv TERMINATION_VALUE 0 

set_port_property mii_rx_err DRIVEN_BY 0
set_port_property mii_rx_err TERMINATION true
set_port_property mii_rx_err TERMINATION_VALUE 0 


}

proc terminate_gmii_mii {} {
set_port_property speed_sel DRIVEN_BY 0
set_port_property speed_sel TERMINATION true
set_port_property speed_sel TERMINATION_VALUE 0 

set_port_property gmii_tx_clk DRIVEN_BY 0
set_port_property gmii_tx_clk TERMINATION true
set_port_property gmii_tx_clk TERMINATION_VALUE 0 

set_port_property gmii_tx_d DRIVEN_BY 0
set_port_property gmii_tx_d TERMINATION true
set_port_property gmii_tx_d TERMINATION_VALUE 0

set_port_property gmii_tx_en DRIVEN_BY 0
set_port_property gmii_tx_en TERMINATION true
set_port_property gmii_tx_en TERMINATION_VALUE 0 

set_port_property gmii_tx_err DRIVEN_BY 0
set_port_property gmii_tx_err TERMINATION true
set_port_property gmii_tx_err TERMINATION_VALUE 0 

set_port_property mii_tx_d DRIVEN_BY 0
set_port_property mii_tx_d TERMINATION true
set_port_property mii_tx_d TERMINATION_VALUE 0 

set_port_property mii_tx_en DRIVEN_BY 0
set_port_property mii_tx_en TERMINATION true
set_port_property mii_tx_en TERMINATION_VALUE 0

set_port_property mii_tx_err DRIVEN_BY 0
set_port_property mii_tx_err TERMINATION true
set_port_property mii_tx_err TERMINATION_VALUE 0    

set_port_property tx_clkena DRIVEN_BY 1
set_port_property tx_clkena TERMINATION true
set_port_property tx_clkena TERMINATION_VALUE 1 

set_port_property tx_clkena_half_rate DRIVEN_BY 1
set_port_property tx_clkena_half_rate TERMINATION true
set_port_property tx_clkena_half_rate TERMINATION_VALUE 1 

set_port_property gmii_rx_clk DRIVEN_BY 0
set_port_property gmii_rx_clk TERMINATION true
set_port_property gmii_rx_clk TERMINATION_VALUE 0

set_port_property gmii_rx_d DRIVEN_BY 0
set_port_property gmii_rx_d TERMINATION true
set_port_property gmii_rx_d TERMINATION_VALUE 0

set_port_property gmii_rx_dv DRIVEN_BY 0
set_port_property gmii_rx_dv TERMINATION true
set_port_property gmii_rx_dv TERMINATION_VALUE 0

set_port_property gmii_rx_err DRIVEN_BY 0
set_port_property gmii_rx_err TERMINATION true
set_port_property gmii_rx_err TERMINATION_VALUE 0

set_port_property mii_rx_d DRIVEN_BY 0
set_port_property mii_rx_d TERMINATION true
set_port_property mii_rx_d TERMINATION_VALUE 0

set_port_property mii_rx_dv DRIVEN_BY 0
set_port_property mii_rx_dv TERMINATION true
set_port_property mii_rx_dv TERMINATION_VALUE 0

set_port_property mii_rx_err DRIVEN_BY 0
set_port_property mii_rx_err TERMINATION true
set_port_property mii_rx_err TERMINATION_VALUE 0

set_port_property rx_clkena DRIVEN_BY 1
set_port_property rx_clkena TERMINATION true
set_port_property rx_clkena TERMINATION_VALUE 1

set_port_property rx_clkena_half_rate DRIVEN_BY 1
set_port_property rx_clkena_half_rate TERMINATION true
set_port_property rx_clkena_half_rate TERMINATION_VALUE 1
}
proc inst_pfc {tx_clk rx_clk} {
set_interface_property avalon_st_tx_pfc_gen_data associatedClock "$tx_clk"
set_interface_property avalon_st_tx_pfc_gen_data ENABLED true

set_interface_property avalon_st_tx_pfc_status associatedClock $tx_clk
set_interface_property avalon_st_tx_pfc_status ENABLED true

set_interface_property avalon_st_rx_pfc_status associatedClock $rx_clk
set_interface_property avalon_st_rx_pfc_status ENABLED true

set_interface_property avalon_st_rx_pfc_pause associatedClock $rx_clk
set_interface_property avalon_st_rx_pfc_pause ENABLED true
}

proc terminate_pfc {} {
set_port_property avalon_st_tx_pfc_gen_data DRIVEN_BY 0
set_port_property avalon_st_tx_pfc_gen_data TERMINATION true
set_port_property avalon_st_tx_pfc_gen_data TERMINATION_VALUE 0

set_port_property avalon_st_tx_pfc_status_valid DRIVEN_BY 0
set_port_property avalon_st_tx_pfc_status_valid TERMINATION true
set_port_property avalon_st_tx_pfc_status_valid TERMINATION_VALUE 0

set_port_property avalon_st_tx_pfc_status_data DRIVEN_BY 0
set_port_property avalon_st_tx_pfc_status_data TERMINATION true
set_port_property avalon_st_tx_pfc_status_data TERMINATION_VALUE 0

set_port_property avalon_st_rx_pfc_status_valid DRIVEN_BY 0
set_port_property avalon_st_rx_pfc_status_valid TERMINATION true
set_port_property avalon_st_rx_pfc_status_valid TERMINATION_VALUE 0

set_port_property avalon_st_rx_pfc_status_data DRIVEN_BY 0
set_port_property avalon_st_rx_pfc_status_data TERMINATION true
set_port_property avalon_st_rx_pfc_status_data TERMINATION_VALUE 0

set_port_property avalon_st_rx_pfc_pause_data DRIVEN_BY 0
set_port_property avalon_st_rx_pfc_pause_data TERMINATION true
set_port_property avalon_st_rx_pfc_pause_data TERMINATION_VALUE 0

}

proc inst_tx_data_path_only {tx_clk} {
set_interface_property avalon_st_tx_pause_length associatedClock $tx_clk
set_interface_property avalon_st_tx_pause_length associatedReset tx_rst_n
set_interface_property avalon_st_tx_pause_length ENABLED true

set_interface_property link_fault_status_xgmii_tx associatedClock $tx_clk
set_interface_property link_fault_status_xgmii_tx ENABLED true

}


proc terminate_rx_path {} {

#terminate clock and reset
set_interface_property rx_312_5_clk ENABLED false
set_interface_property rx_156_25_clk ENABLED false
set_interface_property rx_rst_n ENABLED false

set_port_property rx_312_5_clk DRIVEN_BY 0
set_port_property rx_312_5_clk TERMINATION true
set_port_property rx_312_5_clk TERMINATION_VALUE 0

set_port_property rx_156_25_clk DRIVEN_BY 0
set_port_property rx_156_25_clk TERMINATION true
set_port_property rx_156_25_clk TERMINATION_VALUE 0

set_port_property rx_rst_n DRIVEN_BY 0
set_port_property rx_rst_n TERMINATION true
set_port_property rx_rst_n TERMINATION_VALUE 0


#terminate ports
set_interface_property avalon_st_rx ENABLED false
set_interface_property avalon_st_rxstatus ENABLED false
set_interface_property xgmii_rx ENABLED false
set_interface_property xgmii_rx_control ENABLED false
set_interface_property link_fault_status_xgmii_rx ENABLED false

set_port_property avalon_st_rx_data DRIVEN_BY 0
set_port_property avalon_st_rx_data TERMINATION true
set_port_property avalon_st_rx_data TERMINATION_VALUE 0

set_port_property avalon_st_rx_startofpacket DRIVEN_BY 0
set_port_property avalon_st_rx_startofpacket TERMINATION true
set_port_property avalon_st_rx_startofpacket TERMINATION_VALUE 0

set_port_property avalon_st_rx_valid DRIVEN_BY 0
set_port_property avalon_st_rx_valid TERMINATION true
set_port_property avalon_st_rx_valid TERMINATION_VALUE 0

set_port_property avalon_st_rx_empty DRIVEN_BY 0
set_port_property avalon_st_rx_empty TERMINATION true
set_port_property avalon_st_rx_empty TERMINATION_VALUE 0

set_port_property avalon_st_rx_error DRIVEN_BY 0
set_port_property avalon_st_rx_error TERMINATION true
set_port_property avalon_st_rx_error TERMINATION_VALUE 0

set_port_property avalon_st_rx_ready DRIVEN_BY 0
set_port_property avalon_st_rx_ready TERMINATION true
set_port_property avalon_st_rx_ready TERMINATION_VALUE 0

set_port_property avalon_st_rx_endofpacket DRIVEN_BY 0
set_port_property avalon_st_rx_endofpacket TERMINATION true
set_port_property avalon_st_rx_endofpacket TERMINATION_VALUE 0


set_port_property avalon_st_rxstatus_valid DRIVEN_BY 0
set_port_property avalon_st_rxstatus_valid TERMINATION true
set_port_property avalon_st_rxstatus_valid TERMINATION_VALUE 0

set_port_property avalon_st_rxstatus_data DRIVEN_BY 0
set_port_property avalon_st_rxstatus_data TERMINATION true
set_port_property avalon_st_rxstatus_data TERMINATION_VALUE 0

set_port_property avalon_st_rxstatus_error DRIVEN_BY 0
set_port_property avalon_st_rxstatus_error TERMINATION true
set_port_property avalon_st_rxstatus_error TERMINATION_VALUE 0

set_port_property xgmii_rx_data DRIVEN_BY 0
set_port_property xgmii_rx_data TERMINATION true
set_port_property xgmii_rx_data TERMINATION_VALUE 0

set_port_property xgmii_rx_control DRIVEN_BY 0
set_port_property xgmii_rx_control TERMINATION true
set_port_property xgmii_rx_control TERMINATION_VALUE 0

set_port_property link_fault_status_xgmii_rx_data DRIVEN_BY 0
set_port_property link_fault_status_xgmii_rx_data TERMINATION true
set_port_property link_fault_status_xgmii_rx_data TERMINATION_VALUE 0

}

proc inst_ecc {} {

set_interface_property ecc_err_det ENABLED true
}

proc wo_inst_ecc {} {
set_interface_property ecc_err_det ENABLED false

}

proc inst_rx_data_path_only {rx_clk} {
set_interface_property avalon_st_rx_pause_length associatedClock $rx_clk
set_interface_property avalon_st_rx_pause_length ENABLED true
}

proc terminate_tx_path {} {
#terminate clock and reset
set_interface_property tx_312_5_clk ENABLED false
set_interface_property tx_156_25_clk ENABLED false
set_interface_property tx_rst_n ENABLED false

set_port_property tx_312_5_clk DRIVEN_BY 0
set_port_property tx_312_5_clk TERMINATION true
set_port_property tx_312_5_clk TERMINATION_VALUE 0

set_port_property tx_156_25_clk DRIVEN_BY 0
set_port_property tx_156_25_clk TERMINATION true
set_port_property tx_156_25_clk TERMINATION_VALUE 0

set_port_property tx_rst_n DRIVEN_BY 0
set_port_property tx_rst_n TERMINATION true
set_port_property tx_rst_n TERMINATION_VALUE 0

#terminate ports
set_interface_property avalon_st_tx ENABLED false
set_port_property avalon_st_tx_startofpacket DRIVEN_BY 0
set_port_property avalon_st_tx_startofpacket TERMINATION true
set_port_property avalon_st_tx_startofpacket TERMINATION_VALUE 0

set_port_property avalon_st_tx_endofpacket DRIVEN_BY 0
set_port_property avalon_st_tx_endofpacket TERMINATION true
set_port_property avalon_st_tx_endofpacket TERMINATION_VALUE 0

set_port_property avalon_st_tx_valid DRIVEN_BY 0
set_port_property avalon_st_tx_valid TERMINATION true
set_port_property avalon_st_tx_valid TERMINATION_VALUE 0

set_port_property avalon_st_tx_data DRIVEN_BY 0
set_port_property avalon_st_tx_data TERMINATION true
set_port_property avalon_st_tx_data TERMINATION_VALUE 0

set_port_property avalon_st_tx_empty DRIVEN_BY 0
set_port_property avalon_st_tx_empty TERMINATION true
set_port_property avalon_st_tx_empty TERMINATION_VALUE 0

set_port_property avalon_st_tx_error DRIVEN_BY 0
set_port_property avalon_st_tx_error TERMINATION true
set_port_property avalon_st_tx_error TERMINATION_VALUE 0

set_port_property avalon_st_tx_ready DRIVEN_BY 0
set_port_property avalon_st_tx_ready TERMINATION true
set_port_property avalon_st_tx_ready TERMINATION_VALUE 0

set_interface_property avalon_st_txstatus ENABLED false
set_port_property avalon_st_txstatus_valid DRIVEN_BY 0
set_port_property avalon_st_txstatus_valid TERMINATION true
set_port_property avalon_st_txstatus_valid TERMINATION_VALUE 0

set_port_property avalon_st_txstatus_data DRIVEN_BY 0
set_port_property avalon_st_txstatus_data TERMINATION true
set_port_property avalon_st_txstatus_data TERMINATION_VALUE 0

set_port_property avalon_st_txstatus_error DRIVEN_BY 0
set_port_property avalon_st_txstatus_error TERMINATION true
set_port_property avalon_st_txstatus_error TERMINATION_VALUE 0

set_interface_property avalon_st_pause ENABLED false
set_port_property avalon_st_pause_data DRIVEN_BY 0
set_port_property avalon_st_pause_data TERMINATION true
set_port_property avalon_st_pause_data TERMINATION_VALUE 0

set_interface_property xgmii_tx ENABLED false
set_port_property xgmii_tx_data DRIVEN_BY 0
set_port_property xgmii_tx_data TERMINATION true
set_port_property xgmii_tx_data TERMINATION_VALUE 0

set_interface_property xgmii_tx_control ENABLED false
set_port_property xgmii_tx_control DRIVEN_BY 0
set_port_property xgmii_tx_control TERMINATION true
set_port_property xgmii_tx_control TERMINATION_VALUE 0

set_interface_property link_fault_status_xgmii_tx ENABLED false
set_port_property link_fault_status_xgmii_tx_data DRIVEN_BY 0
set_port_property link_fault_status_xgmii_tx_data TERMINATION true
set_port_property link_fault_status_xgmii_tx_data TERMINATION_VALUE 0

}
proc validate {} {

set ENABLE_TIMESTAMPING [get_parameter_value ENABLE_TIMESTAMPING]
set ENABLE_PTP_1STEP [get_parameter_value ENABLE_PTP_1STEP]
set INSERT_ST_ADAPTOR [get_parameter_value INSERT_ST_ADAPTOR]
set INSERT_CSR_ADAPTOR [get_parameter_value INSERT_CSR_ADAPTOR]
set INSERT_XGMII_ADAPTOR [get_parameter_value INSERT_XGMII_ADAPTOR]
set ENABLE_1G10G_MAC [get_parameter_value ENABLE_1G10G_MAC]
set ENABLE_PFC [get_parameter_value ENABLE_PFC]
set DATAPATH_OPTION [get_parameter_value DATAPATH_OPTION]
set INSTANTIATE_STATISTICS [get_parameter_value INSTANTIATE_STATISTICS]
    
    if {$ENABLE_1G10G_MAC != 0} {
    
    set_parameter_property DATAPATH_OPTION ENABLED false
    set_parameter_property DATAPATH_OPTION allowed_ranges {"3:TX & RX"}
    set_parameter_property PREAMBLE_PASSTHROUGH ENABLED false
    # set_parameter_property PREAMBLE_PASSTHROUGH allowed_ranges {"0"}
    
    set_parameter_property ENABLE_PFC ENABLED false
    # set_parameter_property ENABLE_PFC allowed_ranges {"0"}
    
    set_parameter_property PFC_PRIORITY_NUMBER ENABLED false
    
    } else {
    set_parameter_property DATAPATH_OPTION ENABLED true
    set_parameter_property DATAPATH_OPTION allowed_ranges {"1:TX only" "2:RX only" "3:TX & RX"}
    set_parameter_property PREAMBLE_PASSTHROUGH ENABLED true
    # set_parameter_property PREAMBLE_PASSTHROUGH allowed_ranges {"0:1"}
    
    set_parameter_property ENABLE_PFC ENABLED true
    # set_parameter_property ENABLE_PFC allowed_ranges {"0:1"}
   
    set_parameter_property PFC_PRIORITY_NUMBER ENABLED true
    
    }
    
    if {$ENABLE_TIMESTAMPING == 1} {
    set_parameter_property ENABLE_PTP_1STEP ENABLED true
	set_parameter_property TSTAMP_FP_WIDTH ENABLED true
    
    } else {
    set_parameter_property ENABLE_PTP_1STEP ENABLED false
	set_parameter_property TSTAMP_FP_WIDTH ENABLED false
    }
	
	if {$ENABLE_PFC == 1} {
	
	set_parameter_property PFC_PRIORITY_NUMBER ENABLED true
	} else {
	set_parameter_property PFC_PRIORITY_NUMBER ENABLED false
	
	}
	


	if {$INSTANTIATE_STATISTICS == 1} {
	
	set_parameter_property REGISTER_BASED_STATISTICS ENABLED true
	} else {
	set_parameter_property REGISTER_BASED_STATISTICS ENABLED false
	
	}
	
    
}
