xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
AudioLine_sim_netlist.v,verilog,xil_defaultlib,../../../../alarm_clock_competition.srcs/sources_1/ip/AudioLine/AudioLine_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
