#ARM Pipelined Processor
This is a pipelined ARM single-cycle processor in SystemVerilog. It utilizes an ALU and a Register File.

![block](img/block.png)

##Testbench Results
Waveforms for the three programs are displayed below.

1. memfile1:
![memfile1](img/memfile.png)

2. memfile2:
![memfile2](img/memfile2.png)

3. memfile3:
![memfile3](img/memfile3.png)
