<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/arm/arm.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../aarch64/vm_version_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_arm_32.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/arm.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 192,11 ***</span>
  
  
  //=============================================================================
  const RegMask&amp; MachConstantBaseNode::_out_RegMask = PTR_REG_mask();
  
<span class="line-modified">! int Compile::ConstantTable::calculate_table_base_offset() const {</span>
    int offset = -(size() / 2);
    // flds, fldd: 8-bit  offset multiplied by 4: +/- 1024
    // ldr, ldrb : 12-bit offset:                 +/- 4096
    if (!Assembler::is_simm10(offset)) {
      offset = Assembler::min_simm10();
<span class="line-new-header">--- 192,11 ---</span>
  
  
  //=============================================================================
  const RegMask&amp; MachConstantBaseNode::_out_RegMask = PTR_REG_mask();
  
<span class="line-modified">! int ConstantTable::calculate_table_base_offset() const {</span>
    int offset = -(size() / 2);
    // flds, fldd: 8-bit  offset multiplied by 4: +/- 1024
    // ldr, ldrb : 12-bit offset:                 +/- 4096
    if (!Assembler::is_simm10(offset)) {
      offset = Assembler::min_simm10();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 209,11 ***</span>
    ShouldNotReachHere();
  }
  
  void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   Compile::ConstantTable&amp; constant_table = C-&gt;constant_table();</span>
    MacroAssembler _masm(&amp;cbuf);
  
    Register r = as_Register(ra_-&gt;get_encode(this));
    CodeSection* consts_section = __ code()-&gt;consts();
    int consts_size = consts_section-&gt;align_at_start(consts_section-&gt;size());
<span class="line-new-header">--- 209,11 ---</span>
    ShouldNotReachHere();
  }
  
  void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
    Compile* C = ra_-&gt;C;
<span class="line-modified">!   ConstantTable&amp; constant_table = C-&gt;output()-&gt;constant_table();</span>
    MacroAssembler _masm(&amp;cbuf);
  
    Register r = as_Register(ra_-&gt;get_encode(this));
    CodeSection* consts_section = __ code()-&gt;consts();
    int consts_size = consts_section-&gt;align_at_start(consts_section-&gt;size());
</pre>
<hr />
<pre>
<span class="line-old-header">*** 243,23 ***</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      st-&gt;print_cr(&quot;NOP&quot;); st-&gt;print(&quot;\t&quot;);
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and rbp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;need_stack_bang(bangsize)) {</span>
      st-&gt;print_cr(&quot;! stack bang (%d bytes)&quot;, bangsize); st-&gt;print(&quot;\t&quot;);
    }
    st-&gt;print_cr(&quot;PUSH   R_FP|R_LR_LR&quot;); st-&gt;print(&quot;\t&quot;);
    if (framesize != 0) {
      st-&gt;print   (&quot;SUB    R_SP, R_SP, &quot; SIZE_FORMAT,framesize);
<span class="line-new-header">--- 243,23 ---</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      st-&gt;print_cr(&quot;NOP&quot;); st-&gt;print(&quot;\t&quot;);
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and rbp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;output()-&gt;need_stack_bang(bangsize)) {</span>
      st-&gt;print_cr(&quot;! stack bang (%d bytes)&quot;, bangsize); st-&gt;print(&quot;\t&quot;);
    }
    st-&gt;print_cr(&quot;PUSH   R_FP|R_LR_LR&quot;); st-&gt;print(&quot;\t&quot;);
    if (framesize != 0) {
      st-&gt;print   (&quot;SUB    R_SP, R_SP, &quot; SIZE_FORMAT,framesize);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 273,40 ***</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      __ nop();
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and fp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;need_stack_bang(bangsize)) {</span>
      __ arm_stack_overflow_check(bangsize, Rtemp);
    }
  
    __ raw_push(FP, LR);
    if (framesize != 0) {
      __ sub_slow(SP, SP, framesize);
    }
  
    // offset from scratch buffer is not valid
    if (strcmp(cbuf.name(), &quot;Compile::Fill_buffer&quot;) == 0) {
<span class="line-modified">!     C-&gt;set_frame_complete( __ offset() );</span>
    }
  
    if (C-&gt;has_mach_constant_base_node()) {
      // NOTE: We set the table base offset here because users might be
      // emitted before MachConstantBaseNode.
<span class="line-modified">!     Compile::ConstantTable&amp; constant_table = C-&gt;constant_table();</span>
      constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
    }
  }
  
  uint MachPrologNode::size(PhaseRegAlloc *ra_) const {
<span class="line-new-header">--- 273,40 ---</span>
  
    for (int i = 0; i &lt; OptoPrologueNops; i++) {
      __ nop();
    }
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
<span class="line-modified">!   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
    // Remove two words for return addr and fp,
    framesize -= 2*wordSize;
    bangsize -= 2*wordSize;
  
    // Calls to C2R adapters often do not accept exceptional returns.
    // We require that their callers must bang for them.  But be careful, because
    // some VM calls (such as call site linkage) can use several kilobytes of
    // stack.  But the stack safety zone should account for that.
    // See bugs 4446381, 4468289, 4497237.
<span class="line-modified">!   if (C-&gt;output()-&gt;need_stack_bang(bangsize)) {</span>
      __ arm_stack_overflow_check(bangsize, Rtemp);
    }
  
    __ raw_push(FP, LR);
    if (framesize != 0) {
      __ sub_slow(SP, SP, framesize);
    }
  
    // offset from scratch buffer is not valid
    if (strcmp(cbuf.name(), &quot;Compile::Fill_buffer&quot;) == 0) {
<span class="line-modified">!     C-&gt;output()-&gt;set_frame_complete( __ offset() );</span>
    }
  
    if (C-&gt;has_mach_constant_base_node()) {
      // NOTE: We set the table base offset here because users might be
      // emitted before MachConstantBaseNode.
<span class="line-modified">!     ConstantTable&amp; constant_table = C-&gt;output()-&gt;constant_table();</span>
      constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
    }
  }
  
  uint MachPrologNode::size(PhaseRegAlloc *ra_) const {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 320,11 ***</span>
  //=============================================================================
  #ifndef PRODUCT
  void MachEpilogNode::format( PhaseRegAlloc *ra_, outputStream *st ) const {
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
  
    if (framesize != 0) {
      st-&gt;print(&quot;ADD    R_SP, R_SP, &quot; SIZE_FORMAT &quot;\n\t&quot;,framesize);
    }
<span class="line-new-header">--- 320,11 ---</span>
  //=============================================================================
  #ifndef PRODUCT
  void MachEpilogNode::format( PhaseRegAlloc *ra_, outputStream *st ) const {
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
  
    if (framesize != 0) {
      st-&gt;print(&quot;ADD    R_SP, R_SP, &quot; SIZE_FORMAT &quot;\n\t&quot;,framesize);
    }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 340,11 ***</span>
  
  void MachEpilogNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
    MacroAssembler _masm(&amp;cbuf);
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
    if (framesize != 0) {
      __ add_slow(SP, SP, framesize);
    }
    __ raw_pop(FP, LR);
<span class="line-new-header">--- 340,11 ---</span>
  
  void MachEpilogNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
    MacroAssembler _masm(&amp;cbuf);
    Compile* C = ra_-&gt;C;
  
<span class="line-modified">!   size_t framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
    framesize -= 2*wordSize;
    if (framesize != 0) {
      __ add_slow(SP, SP, framesize);
    }
    __ raw_pop(FP, LR);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 825,11 ***</span>
  }
  
  uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
    // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_)
    assert(ra_ == ra_-&gt;C-&gt;regalloc(), &quot;sanity&quot;);
<span class="line-modified">!   return ra_-&gt;C-&gt;scratch_emit_size(this);</span>
  }
  
  //=============================================================================
  #ifndef PRODUCT
  #define R_RTEMP &quot;R_R12&quot;
<span class="line-new-header">--- 825,11 ---</span>
  }
  
  uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
    // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_)
    assert(ra_ == ra_-&gt;C-&gt;regalloc(), &quot;sanity&quot;);
<span class="line-modified">!   return ra_-&gt;C-&gt;output()-&gt;scratch_emit_size(this);</span>
  }
  
  //=============================================================================
  #ifndef PRODUCT
  #define R_RTEMP &quot;R_R12&quot;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1138,12 ***</span>
  
  // No-op on ARM.
  void Matcher::pd_implicit_null_fixup(MachNode *node, uint idx) {
  }
  
<span class="line-modified">! // Advertise here if the CPU requires explicit rounding operations</span>
<span class="line-removed">- // to implement the UseStrictFP mode.</span>
  const bool Matcher::strict_fp_requires_explicit_rounding = false;
  
  // Are floats converted to double when stored to stack during deoptimization?
  // ARM does not handle callee-save floats.
  bool Matcher::float_in_double() {
<span class="line-new-header">--- 1138,11 ---</span>
  
  // No-op on ARM.
  void Matcher::pd_implicit_null_fixup(MachNode *node, uint idx) {
  }
  
<span class="line-modified">! // Advertise here if the CPU requires explicit rounding operations to implement strictfp mode.</span>
  const bool Matcher::strict_fp_requires_explicit_rounding = false;
  
  // Are floats converted to double when stored to stack during deoptimization?
  // ARM does not handle callee-save floats.
  bool Matcher::float_in_double() {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10617,11 ***</span>
    %}
  %}
  
  instruct vsl8B_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 8);
<span class="line-modified">!   match(Set dst (LShiftVB src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I8 $dst.D,$src.D,$shift\t! logical left shift packed8B&quot;
    %}
<span class="line-new-header">--- 10616,11 ---</span>
    %}
  %}
  
  instruct vsl8B_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 8);
<span class="line-modified">!   match(Set dst (LShiftVB src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I8 $dst.D,$src.D,$shift\t! logical left shift packed8B&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10633,11 ***</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsl16B_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 16);
<span class="line-modified">!   match(Set dst (LShiftVB src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I8 $dst.Q,$src.Q,$shift\t! logical left shift packed16B&quot;
    %}
<span class="line-new-header">--- 10632,11 ---</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsl16B_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 16);
<span class="line-modified">!   match(Set dst (LShiftVB src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I8 $dst.Q,$src.Q,$shift\t! logical left shift packed16B&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10672,11 ***</span>
    %}
  %}
  
  instruct vsl4S_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4);
<span class="line-modified">!   match(Set dst (LShiftVS src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I16 $dst.D,$src.D,$shift\t! logical left shift packed4S&quot;
    %}
<span class="line-new-header">--- 10671,11 ---</span>
    %}
  %}
  
  instruct vsl4S_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4);
<span class="line-modified">!   match(Set dst (LShiftVS src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I16 $dst.D,$src.D,$shift\t! logical left shift packed4S&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10727,11 ***</span>
    %}
  %}
  
  instruct vsl2I_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (LShiftVI src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I32 $dst.D,$src.D,$shift\t! logical left shift packed2I&quot;
    %}
<span class="line-new-header">--- 10726,11 ---</span>
    %}
  %}
  
  instruct vsl2I_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (LShiftVI src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I32 $dst.D,$src.D,$shift\t! logical left shift packed2I&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10743,11 ***</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsl4I_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (LShiftVI src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I32 $dst.Q,$src.Q,$shift\t! logical left shift packed4I&quot;
    %}
<span class="line-new-header">--- 10742,11 ---</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsl4I_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (LShiftVI src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I32 $dst.Q,$src.Q,$shift\t! logical left shift packed4I&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10771,11 ***</span>
    %}
  %}
  
  instruct vsl2L_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2);
<span class="line-modified">!   match(Set dst (LShiftVL src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I64 $dst.Q,$src.Q,$shift\t! logical left shift packed2L&quot;
    %}
<span class="line-new-header">--- 10770,11 ---</span>
    %}
  %}
  
  instruct vsl2L_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2);
<span class="line-modified">!   match(Set dst (LShiftVL src (LShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHL.I64 $dst.Q,$src.Q,$shift\t! logical left shift packed2L&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10794,11 ***</span>
  // sign extension before a shift.
  
  // Chars vector logical right shift
  instruct vsrl4S_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4);
<span class="line-modified">!   match(Set dst (URShiftVS src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U16 $dst.D,$src.D,$shift\t! logical right shift packed4S&quot;
    %}
<span class="line-new-header">--- 10793,11 ---</span>
  // sign extension before a shift.
  
  // Chars vector logical right shift
  instruct vsrl4S_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4);
<span class="line-modified">!   match(Set dst (URShiftVS src (RShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U16 $dst.D,$src.D,$shift\t! logical right shift packed4S&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10810,11 ***</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsrl8S_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 8);
<span class="line-modified">!   match(Set dst (URShiftVS src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U16 $dst.Q,$src.Q,$shift\t! logical right shift packed8S&quot;
    %}
<span class="line-new-header">--- 10809,11 ---</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsrl8S_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 8);
<span class="line-modified">!   match(Set dst (URShiftVS src (RShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U16 $dst.Q,$src.Q,$shift\t! logical right shift packed8S&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10827,11 ***</span>
  %}
  
  // Integers vector logical right shift
  instruct vsrl2I_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (URShiftVI src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U32 $dst.D,$src.D,$shift\t! logical right shift packed2I&quot;
    %}
<span class="line-new-header">--- 10826,11 ---</span>
  %}
  
  // Integers vector logical right shift
  instruct vsrl2I_immI(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (URShiftVI src (RShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U32 $dst.D,$src.D,$shift\t! logical right shift packed2I&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10843,11 ***</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsrl4I_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (URShiftVI src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U32 $dst.Q,$src.Q,$shift\t! logical right shift packed4I&quot;
    %}
<span class="line-new-header">--- 10842,11 ---</span>
    ins_pipe( ialu_reg_reg ); // FIXME
  %}
  
  instruct vsrl4I_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 4 &amp;&amp; VM_Version::has_simd());
<span class="line-modified">!   match(Set dst (URShiftVI src (RShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U32 $dst.Q,$src.Q,$shift\t! logical right shift packed4I&quot;
    %}
</pre>
<hr />
<pre>
<span class="line-old-header">*** 10860,11 ***</span>
  %}
  
  // Longs vector logical right shift
  instruct vsrl2L_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2);
<span class="line-modified">!   match(Set dst (URShiftVL src shift));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U64 $dst.Q,$src.Q,$shift\t! logical right shift packed2L&quot;
    %}
<span class="line-new-header">--- 10859,11 ---</span>
  %}
  
  // Longs vector logical right shift
  instruct vsrl2L_immI(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2);
<span class="line-modified">!   match(Set dst (URShiftVL src (RShiftCntV shift)));</span>
    size(4);
    ins_cost(DEFAULT_COST); // FIXME
    format %{
      &quot;VSHR.U64 $dst.Q,$src.Q,$shift\t! logical right shift packed2L&quot;
    %}
</pre>
<center><a href="../aarch64/vm_version_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_arm_32.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>