<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='217' type='const std::vector&lt;CGIOperandList::OperandInfo&gt; *'/>
<offset>640</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='214'>/// The operands of the instruction, as listed in the CodeGenInstruction.
  /// They are not one-to-one with operands listed in the MCInst; for example,
  /// memory operands expand to 5 operands in the MCInst</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='99' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='384' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='402' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
