Flow report for CPU_top
Tue Apr 25 15:22:53 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Tue Apr 25 15:22:53 2023           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; CPU_top                                         ;
; Top-level Entity Name           ; CPU_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 35 / 32,070 ( < 1 % )                           ;
; Total registers                 ; 51                                              ;
; Total pins                      ; 19 / 457 ( 4 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 48 / 4,065,280 ( < 1 % )                        ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/25/2023 03:09:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; CPU_top             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+-----------------------------------------------+----------------------------------------+--------------------+-------------+----------------+
; Assignment Name                               ; Value                                  ; Default Value      ; Entity Name ; Section Id     ;
+-----------------------------------------------+----------------------------------------+--------------------+-------------+----------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION            ; On                                     ; Off                ; --          ; --             ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION            ; On                                     ; Off                ; --          ; --             ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION ; On                                     ; Off                ; --          ; --             ;
; ALM_REGISTER_PACKING_EFFORT                   ; High                                   ; Medium             ; --          ; --             ;
; AUTO_RESOURCE_SHARING                         ; On                                     ; Off                ; --          ; --             ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION             ; Off                                    ; On                 ; --          ; --             ;
; COMPILER_SIGNATURE_ID                         ; 345050572627.168238856859165           ; --                 ; --          ; --             ;
; DSP_BLOCK_BALANCING                           ; Simple Multipliers                     ; Auto               ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                        ; Verilog Hdl                            ; --                 ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                           ; ModelSim-Altera (Verilog)              ; <None>             ; --          ; --             ;
; EDA_TIME_SCALE                                ; 1 ps                                   ; --                 ; --          ; eda_simulation ;
; FINAL_PLACEMENT_OPTIMIZATION                  ; Always                                 ; Automatically      ; --          ; --             ;
; FITTER_EFFORT                                 ; Standard Fit                           ; Auto Fit           ; --          ; --             ;
; MAX_BALANCING_DSP_BLOCKS                      ; 1                                      ; -1 (Unlimited)     ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                        ; 85                                     ; --                 ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                        ; 0                                      ; --                 ; --          ; --             ;
; OPTIMIZATION_MODE                             ; Aggressive Area                        ; Balanced           ; --          ; --             ;
; OPTIMIZATION_TECHNIQUE                        ; Area                                   ; Balanced           ; --          ; --             ;
; OPTIMIZE_POWER_DURING_FITTING                 ; Extra effort                           ; Normal compilation ; --          ; --             ;
; PARTITION_COLOR                               ; -- (Not supported for targeted family) ; --                 ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL           ; -- (Not supported for targeted family) ; --                 ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                        ; -- (Not supported for targeted family) ; --                 ; --          ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA       ; On                                     ; Off                ; --          ; --             ;
; PHYSICAL_SYNTHESIS_EFFORT                     ; Extra                                  ; Normal             ; --          ; --             ;
; PLACEMENT_EFFORT_MULTIPLIER                   ; 8                                      ; 1.0                ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL                     ; None (CONSERVATIVE)                    ; --                 ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION                 ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                 ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                      ; output_files                           ; --                 ; --          ; --             ;
; QII_AUTO_PACKED_REGISTERS                     ; Minimize Area                          ; Auto               ; --          ; --             ;
; SYNTH_MESSAGE_LEVEL                           ; High                                   ; Medium             ; --          ; --             ;
; VERILOG_INPUT_VERSION                         ; SystemVerilog_2005                     ; Verilog_2001       ; --          ; --             ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES             ; Off                                    ; --                 ; --          ; --             ;
+-----------------------------------------------+----------------------------------------+--------------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:18     ; 1.0                     ; 1226 MB             ; 00:00:39                           ;
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 1233 MB             ; 00:00:38                           ;
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 1230 MB             ; 00:00:40                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 1323 MB             ; 00:00:01                           ;
; Fitter               ; 00:01:29     ; 1.0                     ; 2600 MB             ; 00:03:52                           ;
; Analysis & Synthesis ; 00:00:18     ; 1.0                     ; 1202 MB             ; 00:00:39                           ;
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 1222 MB             ; 00:00:39                           ;
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 1234 MB             ; 00:00:38                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 1322 MB             ; 00:00:01                           ;
; Fitter               ; 00:01:26     ; 1.0                     ; 2597 MB             ; 00:03:45                           ;
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 1050 MB             ; 00:00:35                           ;
; Analysis & Synthesis ; 00:00:17     ; 1.2                     ; 1174 MB             ; 00:00:38                           ;
; Partition Merge      ; 00:00:01     ; 1.0                     ; 1326 MB             ; 00:00:01                           ;
; Fitter               ; 00:01:46     ; 1.0                     ; 2645 MB             ; 00:06:30                           ;
; Total                ; 00:06:58     ; --                      ; --                  ; 00:19:16                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Flow OS Summary                                                                 ;
+----------------------+------------------+---------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Partition Merge      ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Partition Merge      ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Analysis & Synthesis ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Partition Merge      ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; srv02749         ; Red Hat ; Red Hat    ; x86_64         ;
+----------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_cdb --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_cdb --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top
quartus_cdb --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off affine_CPU_v8 -c CPU_top



