/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 272 224)
	(text "lvds_rx" (rect 115 -1 145 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 208 20 220)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "ext_coreclock" (rect 0 0 55 12)(font "Arial" (font_size 8)))
		(text "ext_coreclock" (rect 4 61 82 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 96 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "ext_fclk" (rect 0 0 31 12)(font "Arial" (font_size 8)))
		(text "ext_fclk" (rect 4 101 52 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 96 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "ext_loaden" (rect 0 0 42 12)(font "Arial" (font_size 8)))
		(text "ext_loaden" (rect 4 141 64 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 96 152)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "rx_in[2..0]" (rect 0 0 40 12)(font "Arial" (font_size 8)))
		(text "rx_in[2..0]" (rect 4 181 70 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 96 192)(line_width 3))
	)
	(port
		(pt 272 72)
		(output)
		(text "rx_out[23..0]" (rect 0 0 50 12)(font "Arial" (font_size 8)))
		(text "rx_out[23..0]" (rect 208 61 286 72)(font "Arial" (font_size 8)))
		(line (pt 272 72)(pt 176 72)(line_width 3))
	)
	(drawing
		(text "ext_coreclock" (rect 18 43 114 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 67 238 144)(font "Arial" (color 0 0 0)))
		(text "ext_fclk" (rect 51 83 150 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 107 238 224)(font "Arial" (color 0 0 0)))
		(text "ext_loaden" (rect 34 123 128 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 147 238 304)(font "Arial" (color 0 0 0)))
		(text "rx_in" (rect 68 163 166 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 101 187 238 384)(font "Arial" (color 0 0 0)))
		(text "rx_out" (rect 177 43 390 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 146 67 328 144)(font "Arial" (color 0 0 0)))
		(text " system " (rect 237 208 522 426)(font "Arial" ))
		(line (pt 96 32)(pt 176 32)(line_width 1))
		(line (pt 176 32)(pt 176 208)(line_width 1))
		(line (pt 96 208)(pt 176 208)(line_width 1))
		(line (pt 96 32)(pt 96 208)(line_width 1))
		(line (pt 97 52)(pt 97 76)(line_width 1))
		(line (pt 98 52)(pt 98 76)(line_width 1))
		(line (pt 97 92)(pt 97 116)(line_width 1))
		(line (pt 98 92)(pt 98 116)(line_width 1))
		(line (pt 97 132)(pt 97 156)(line_width 1))
		(line (pt 98 132)(pt 98 156)(line_width 1))
		(line (pt 97 172)(pt 97 196)(line_width 1))
		(line (pt 98 172)(pt 98 196)(line_width 1))
		(line (pt 175 52)(pt 175 76)(line_width 1))
		(line (pt 174 52)(pt 174 76)(line_width 1))
		(line (pt 0 0)(pt 272 0)(line_width 1))
		(line (pt 272 0)(pt 272 224)(line_width 1))
		(line (pt 0 224)(pt 272 224)(line_width 1))
		(line (pt 0 0)(pt 0 224)(line_width 1))
	)
)
