<profile>

<section name = "Vitis HLS Report for 'OutputBuffer_Pipeline_VITIS_LOOP_329_1'" level="0">
<item name = "Date">Wed Nov  2 23:07:51 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fc_layer</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_329_1">?, ?, 4, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 107, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 173, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln335_fu_149_p2">+, 0, 0, 36, 29, 1</column>
<column name="add_ln640_fu_179_p2">+, 0, 0, 17, 10, 10</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln329_fu_143_p2">icmp, 0, 0, 18, 29, 29</column>
<column name="or_ln640_1_fu_206_p2">or, 0, 0, 10, 2, 10</column>
<column name="or_ln640_2_fu_216_p2">or, 0, 0, 10, 2, 10</column>
<column name="or_ln640_fu_190_p2">or, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_overall_addr">9, 2, 29, 58</column>
<column name="i_fu_66">9, 2, 29, 58</column>
<column name="ifc1_blk_n_W">9, 2, 1, 2</column>
<column name="output_buf_address0">14, 3, 10, 30</column>
<column name="output_buf_address1">14, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln640_reg_256">8, 0, 10, 2</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_66">29, 0, 29, 0</column>
<column name="icmp_ln329_reg_252">1, 0, 1, 0</column>
<column name="icmp_ln329_reg_252_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="output_buf_load_1_reg_287">32, 0, 32, 0</column>
<column name="output_buf_load_2_reg_297">32, 0, 32, 0</column>
<column name="output_buf_load_3_reg_302">32, 0, 32, 0</column>
<column name="output_buf_load_reg_282">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, OutputBuffer_Pipeline_VITIS_LOOP_329_1, return value</column>
<column name="m_axi_ifc1_AWVALID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWREADY">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWADDR">out, 64, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWLEN">out, 32, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWSIZE">out, 3, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWBURST">out, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWLOCK">out, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWCACHE">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWPROT">out, 3, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWQOS">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWREGION">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_AWUSER">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WVALID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WREADY">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WDATA">out, 128, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WSTRB">out, 16, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WLAST">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_WUSER">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARVALID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARREADY">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARADDR">out, 64, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARID">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARLEN">out, 32, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARSIZE">out, 3, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARBURST">out, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARLOCK">out, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARCACHE">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARPROT">out, 3, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARQOS">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARREGION">out, 4, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_ARUSER">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RVALID">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RREADY">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RDATA">in, 128, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RLAST">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RID">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RUSER">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_RRESP">in, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_BVALID">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_BREADY">out, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_BRESP">in, 2, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_BID">in, 1, m_axi, ifc1, pointer</column>
<column name="m_axi_ifc1_BUSER">in, 1, m_axi, ifc1, pointer</column>
<column name="sext_ln329">in, 60, ap_none, sext_ln329, scalar</column>
<column name="trunc_ln329_1">in, 29, ap_none, trunc_ln329_1, scalar</column>
<column name="output_buf_address0">out, 10, ap_memory, output_buf, array</column>
<column name="output_buf_ce0">out, 1, ap_memory, output_buf, array</column>
<column name="output_buf_q0">in, 32, ap_memory, output_buf, array</column>
<column name="output_buf_address1">out, 10, ap_memory, output_buf, array</column>
<column name="output_buf_ce1">out, 1, ap_memory, output_buf, array</column>
<column name="output_buf_q1">in, 32, ap_memory, output_buf, array</column>
</table>
</item>
</section>
</profile>
