// Seed: 1867969464
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  initial id_6 <= id_0;
endmodule
