// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu May 19 14:02:37 2022
// Host        : Omnya running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_byte_count_0_0_sim_netlist.v
// Design      : design_1_byte_count_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;

  wire \<const0> ;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state128;
  wire [1:1]ap_NS_fsm;
  wire [128:122]ap_NS_fsm_6;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire appearances_U_n_39;
  wire appearances_U_n_42;
  wire [7:0]\buf_a0[0]_2 ;
  wire [7:0]\buf_a0[1]_3 ;
  wire [7:2]\buf_a1[0]_4 ;
  wire [7:2]\buf_a1[1]_5 ;
  wire [31:0]\buf_d0[0]_0 ;
  wire [31:0]\buf_d0[1]_1 ;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire count_appearances_U0_ap_ready;
  wire count_appearances_U0_ap_start;
  wire [7:0]count_appearances_U0_appearances_address0;
  wire [7:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [63:0]count_appearances_U0_m_axi_gmem_ARADDR;
  wire [0:0]count_appearances_U0_m_axi_gmem_ARLEN;
  wire count_appearances_U0_n_127;
  wire count_appearances_U0_n_128;
  wire count_appearances_U0_n_4;
  wire count_appearances_U0_n_9;
  wire count_threshold_U0_ap_start;
  wire [6:3]count_threshold_U0_appearances_address0;
  wire [5:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire count_threshold_U0_n_12;
  wire count_threshold_U0_n_37;
  wire count_threshold_U0_n_38;
  wire count_threshold_U0_n_6;
  wire [5:0]count_threshold_U0_output_r;
  wire count_threshold_U0_output_r_ap_vld;
  wire gmem_ARREADY;
  wire [7:0]gmem_RDATA;
  wire gmem_RVALID;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_block_pp0_stage0_subdone ;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter1 ;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter3 ;
  wire [31:1]\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/count_1_fu_200_p2 ;
  wire \grp_count_appearances_Pipeline_APPEARANCES_fu_2899/icmp_ln32_reg_260 ;
  wire [0:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0;
  wire [31:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2899_count_out;
  wire [63:0]input_r;
  wire interrupt;
  wire \load_unit/fifo_rreq/push ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [8:2]over_thresh_382_fu_6089_p3;
  wire p_0_in;
  wire p_0_in__0;
  wire reg_q00;
  wire reg_q10;
  wire reg_valid0;
  wire reg_valid1;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tptr;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W appearances_U
       (.ADDRARDADDR({\buf_a1[0]_4 [7:6],\buf_a1[0]_4 [2]}),
        .ADDRBWRADDR({\buf_a0[0]_2 [7],\buf_a0[0]_2 [2:0]}),
        .CO(p_0_in),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0),
        .DIBDI(\buf_d0[0]_0 ),
        .E(reg_q00),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_count_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter3(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter3 ),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .count_1_fu_200_p2(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/count_1_fu_200_p2 ),
        .count_appearances_U0_ap_continue(count_appearances_U0_ap_continue),
        .count_appearances_U0_ap_done(count_appearances_U0_ap_done),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0[6:3]),
        .count_appearances_U0_appearances_address1({count_appearances_U0_appearances_address1[5:3],count_appearances_U0_appearances_address1[1:0]}),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1({count_threshold_U0_appearances_address1[5:3],count_threshold_U0_appearances_address1[1]}),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg_0(ap_NS_fsm),
        .empty_n_reg_1(appearances_U_n_42),
        .empty_n_reg_2({count_threshold_U0_output_r_ap_vld,count_threshold_U0_appearances_address1[0],count_threshold_U0_n_6}),
        .icmp_ln32_reg_260(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/icmp_ln32_reg_260 ),
        .p_0_in__0(p_0_in__0),
        .ram_reg(appearances_U_n_39),
        .ram_reg_0({\buf_a1[1]_5 [7:6],\buf_a1[1]_5 [2]}),
        .ram_reg_1({\buf_a0[1]_3 [7],\buf_a0[1]_3 [2:0]}),
        .ram_reg_2(\buf_d0[1]_1 ),
        .ram_reg_3({count_appearances_U0_ap_ready,count_appearances_U0_n_9}),
        .ram_reg_4(count_threshold_U0_n_12),
        .\reg_q1_reg[31]_0 (reg_q10),
        .reg_valid0(reg_valid0),
        .reg_valid0_reg_0(count_threshold_U0_n_37),
        .reg_valid1(reg_valid1),
        .reg_valid1_reg_0(count_threshold_U0_n_38),
        .tptr(tptr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_control_s_axi control_s_axi_U
       (.D({over_thresh_382_fu_6089_p3[8:6],count_threshold_U0_output_r[5:4],over_thresh_382_fu_6089_p3[3:2],count_threshold_U0_output_r[1:0]}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({count_appearances_U0_ap_ready,count_appearances_U0_n_9}),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .input_r(input_r),
        .\int_output_r_reg[0]_0 ({count_threshold_U0_output_r_ap_vld,count_threshold_U0_n_6}),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances count_appearances_U0
       (.D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0),
        .DIBDI(\buf_d0[0]_0 ),
        .E(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_block_pp0_stage0_subdone ),
        .Q({count_appearances_U0_ap_ready,ap_CS_fsm_state128,ap_CS_fsm_state122,ap_CS_fsm_state121,count_appearances_U0_n_9}),
        .\ap_CS_fsm_reg[128]_0 ({ap_NS_fsm_6[128],ap_NS_fsm_6[122]}),
        .\ap_CS_fsm_reg[130]_0 (count_appearances_U0_n_128),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter1(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_valid_reg (count_appearances_U0_n_4),
        .count_1_fu_200_p2(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/count_1_fu_200_p2 ),
        .count_appearances_U0_ap_continue(count_appearances_U0_ap_continue),
        .count_appearances_U0_ap_done(count_appearances_U0_ap_done),
        .count_appearances_U0_ap_start(count_appearances_U0_ap_start),
        .count_appearances_U0_appearances_address0({count_appearances_U0_appearances_address0[7:2],count_appearances_U0_appearances_address0[0]}),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .\count_fu_66_reg[31] (grp_count_appearances_Pipeline_APPEARANCES_fu_2899_count_out),
        .\count_fu_66_reg[31]_0 (\buf_d0[1]_1 ),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_reg_2947_reg[63]_0 (input_r),
        .icmp_ln32_reg_260(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/icmp_ln32_reg_260 ),
        .in({count_appearances_U0_m_axi_gmem_ARLEN,count_appearances_U0_m_axi_gmem_ARADDR}),
        .p_0_in__0(p_0_in__0),
        .\prev_1_fu_58_reg[1] (count_appearances_U0_n_127),
        .\prev_2_reg_253_reg[7] (gmem_RDATA),
        .push(\load_unit/fifo_rreq/push ),
        .ram_reg(appearances_U_n_42),
        .tptr(tptr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_threshold count_threshold_U0
       (.ADDRARDADDR({\buf_a1[0]_4 [7:6],\buf_a1[0]_4 [2]}),
        .ADDRBWRADDR({\buf_a0[0]_2 [7],\buf_a0[0]_2 [2:0]}),
        .CO(p_0_in),
        .D(ap_NS_fsm),
        .E(reg_q00),
        .Q({count_threshold_U0_output_r_ap_vld,count_threshold_U0_n_6}),
        .\ap_CS_fsm_reg[125]_0 (count_threshold_U0_n_37),
        .\ap_CS_fsm_reg[128]_0 (count_threshold_U0_n_38),
        .\ap_CS_fsm_reg[128]_1 (reg_q10),
        .\ap_CS_fsm_reg[48]_0 (count_threshold_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .count_appearances_U0_appearances_address0({count_appearances_U0_appearances_address0[7],count_appearances_U0_appearances_address0[2],count_appearances_U0_appearances_address0[0]}),
        .count_appearances_U0_appearances_address1({count_appearances_U0_appearances_address1[7:6],count_appearances_U0_appearances_address1[2]}),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1({count_threshold_U0_appearances_address1[5:3],count_threshold_U0_appearances_address1[1:0]}),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .\icmp_ln49_6_reg_6179_reg[0]_0 (appearances_U_n_39),
        .\over_thresh_379_reg_8763_reg[7]_0 ({over_thresh_382_fu_6089_p3[8:6],count_threshold_U0_output_r[5:4],over_thresh_382_fu_6089_p3[3:2],count_threshold_U0_output_r[1:0]}),
        .p_0_in__0(p_0_in__0),
        .ram_reg(appearances_U_n_42),
        .ram_reg_0(count_appearances_U0_n_128),
        .ram_reg_1(count_appearances_U0_n_127),
        .reg_valid0(reg_valid0),
        .reg_valid1(reg_valid1),
        .tptr(tptr),
        .\tptr_reg[0] ({\buf_a1[1]_5 [7:6],\buf_a1[1]_5 [2]}),
        .\tptr_reg[0]_0 ({\buf_a0[1]_3 [7],\buf_a0[1]_3 [2:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_block_pp0_stage0_subdone ),
        .Q({ap_CS_fsm_state128,ap_CS_fsm_state122,ap_CS_fsm_state121}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[31] (count_appearances_U0_n_4),
        .\bus_wide_gen.data_buf_reg[7] (gmem_RDATA),
        .\bus_wide_gen.data_valid_reg ({ap_NS_fsm_6[128],ap_NS_fsm_6[122]}),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .in({count_appearances_U0_m_axi_gmem_ARLEN,count_appearances_U0_m_axi_gmem_ARADDR}),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_gmem_RREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W
   (tptr,
    count_threshold_U0_ap_start,
    count_appearances_U0_ap_continue,
    reg_valid0,
    reg_valid1,
    D,
    count_1_fu_200_p2,
    CO,
    empty_n_reg_0,
    ram_reg,
    ap_idle,
    p_0_in__0,
    empty_n_reg_1,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIBDI,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_rst_n_inv,
    reg_valid0_reg_0,
    reg_valid1_reg_0,
    icmp_ln32_reg_260,
    Q,
    ap_enable_reg_pp0_iter3,
    empty_n_reg_2,
    count_appearances_U0_appearances_we0,
    count_threshold_U0_appearances_ce0,
    ram_reg_3,
    count_appearances_U0_appearances_ce1,
    ap_rst_n,
    count_appearances_U0_ap_done,
    count_appearances_U0_ap_start,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ap_done_reg,
    ram_reg_4,
    E,
    \reg_q1_reg[31]_0 );
  output tptr;
  output count_threshold_U0_ap_start;
  output count_appearances_U0_ap_continue;
  output reg_valid0;
  output reg_valid1;
  output [0:0]D;
  output [30:0]count_1_fu_200_p2;
  output [0:0]CO;
  output [0:0]empty_n_reg_0;
  output [0:0]ram_reg;
  output ap_idle;
  output p_0_in__0;
  output empty_n_reg_1;
  input ap_clk;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]DIBDI;
  input [2:0]ram_reg_0;
  input [3:0]ram_reg_1;
  input [31:0]ram_reg_2;
  input ap_rst_n_inv;
  input reg_valid0_reg_0;
  input reg_valid1_reg_0;
  input icmp_ln32_reg_260;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter3;
  input [2:0]empty_n_reg_2;
  input count_appearances_U0_appearances_we0;
  input count_threshold_U0_appearances_ce0;
  input [1:0]ram_reg_3;
  input count_appearances_U0_appearances_ce1;
  input ap_rst_n;
  input count_appearances_U0_ap_done;
  input count_appearances_U0_ap_start;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [4:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input ap_done_reg;
  input ram_reg_4;
  input [0:0]E;
  input [0:0]\reg_q1_reg[31]_0 ;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]buf_q0;
  wire [31:0]\buf_q0[0]__0 ;
  wire [31:0]buf_q1;
  wire [31:0]\buf_q1[0]__0 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire [30:0]count_1_fu_200_p2;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire count_appearances_U0_ap_start;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [4:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire count_threshold_U0_ap_start;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire empty_n_i_1_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire [2:0]empty_n_reg_2;
  wire full_n_i_1__4_n_0;
  wire icmp_ln32_reg_260;
  wire iptr;
  wire \iptr[0]_i_1_n_0 ;
  wire p_0_in__0;
  wire pop_buf;
  wire prev_iptr;
  wire prev_tptr;
  wire [0:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [31:0]ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire [31:0]reg_q0;
  wire [31:0]reg_q1;
  wire [0:0]\reg_q1_reg[31]_0 ;
  wire reg_valid0;
  wire reg_valid0_reg_0;
  wire reg_valid1;
  wire reg_valid1_reg_0;
  wire tptr;
  wire \tptr[0]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(count_threshold_U0_ap_start),
        .I1(empty_n_reg_2[0]),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \count[0]_i_1 
       (.I0(empty_n_reg_2[2]),
        .I1(count_threshold_U0_ap_start),
        .I2(count_appearances_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(ram_reg_3[1]),
        .I5(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(ram_reg_3[1]),
        .I2(ap_done_reg),
        .I3(count_appearances_U0_ap_continue),
        .I4(pop_buf),
        .I5(count[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2 
       (.I0(count_threshold_U0_ap_start),
        .I1(empty_n_reg_2[2]),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAA80A08AAA80A0)) 
    empty_n_i_1
       (.I0(ap_rst_n),
        .I1(count[1]),
        .I2(count_threshold_U0_ap_start),
        .I3(empty_n_reg_2[2]),
        .I4(count_appearances_U0_ap_done),
        .I5(count[0]),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(count_threshold_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEF0000)) 
    full_n_i_1__4
       (.I0(count[0]),
        .I1(count[1]),
        .I2(ram_reg_3[1]),
        .I3(ap_done_reg),
        .I4(count_appearances_U0_ap_continue),
        .I5(pop_buf),
        .O(full_n_i_1__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(count_appearances_U0_ap_continue),
        .S(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore \gen_buffer[0].byte_count_appearances_RAM_AUTO_1R1W_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIBDI(DIBDI),
        .DOADO(\buf_q1[0]__0 ),
        .DOBDO(\buf_q0[0]__0 ),
        .ap_clk(ap_clk),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1(count_threshold_U0_appearances_address1),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .empty_n_reg(empty_n_reg_1),
        .iptr(iptr),
        .ram_reg_0(count_threshold_U0_ap_start),
        .ram_reg_1(tptr),
        .ram_reg_2(ram_reg_3[1]),
        .ram_reg_3(empty_n_reg_2[1]),
        .ram_reg_4(ram_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore_1 \gen_buffer[1].byte_count_appearances_RAM_AUTO_1R1W_memcore_U 
       (.CO(CO),
        .D(D),
        .DOADO(\buf_q1[0]__0 ),
        .DOBDO(\buf_q0[0]__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .count_1_fu_200_p2(count_1_fu_200_p2),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .count_threshold_U0_appearances_address0(count_threshold_U0_appearances_address0),
        .count_threshold_U0_appearances_address1(count_threshold_U0_appearances_address1),
        .count_threshold_U0_appearances_ce0(count_threshold_U0_appearances_ce0),
        .icmp_ln32_reg_260(icmp_ln32_reg_260),
        .\icmp_ln49_248_reg_8716[0]_i_7_0 (reg_q0),
        .\icmp_ln49_253_reg_8769_reg[0] (reg_q1),
        .\icmp_ln49_253_reg_8769_reg[0]_0 (reg_valid1),
        .\icmp_ln49_6_reg_6179_reg[0] (reg_valid0),
        .iptr(iptr),
        .p_0_in__0(p_0_in__0),
        .prev_iptr(prev_iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(buf_q1),
        .ram_reg_1(ram_reg),
        .ram_reg_10(ram_reg_4),
        .ram_reg_2(buf_q0),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(ram_reg_1),
        .ram_reg_5(ram_reg_2),
        .ram_reg_6(tptr),
        .ram_reg_7(count_threshold_U0_ap_start),
        .ram_reg_8(ram_reg_3[1]),
        .ram_reg_9(empty_n_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_1
       (.I0(count_threshold_U0_ap_start),
        .I1(empty_n_reg_2[0]),
        .I2(count_appearances_U0_ap_start),
        .I3(ram_reg_3[0]),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h57A8)) 
    \iptr[0]_i_1 
       (.I0(count_appearances_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(ram_reg_3[1]),
        .I3(iptr),
        .O(\iptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr[0]_i_1_n_0 ),
        .Q(iptr),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \prev_iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(iptr),
        .Q(prev_iptr),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tptr),
        .Q(prev_tptr),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[0]),
        .Q(reg_q0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[10]),
        .Q(reg_q0[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[11]),
        .Q(reg_q0[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[12]),
        .Q(reg_q0[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[13]),
        .Q(reg_q0[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[14]),
        .Q(reg_q0[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[15]),
        .Q(reg_q0[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[16]),
        .Q(reg_q0[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[17]),
        .Q(reg_q0[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[18]),
        .Q(reg_q0[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[19]),
        .Q(reg_q0[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[1]),
        .Q(reg_q0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[20]),
        .Q(reg_q0[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[21]),
        .Q(reg_q0[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[22]),
        .Q(reg_q0[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[23]),
        .Q(reg_q0[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[24]),
        .Q(reg_q0[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[25]),
        .Q(reg_q0[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[26]),
        .Q(reg_q0[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[27]),
        .Q(reg_q0[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[28]),
        .Q(reg_q0[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[29]),
        .Q(reg_q0[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[2]),
        .Q(reg_q0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[30]),
        .Q(reg_q0[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[31]),
        .Q(reg_q0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[3]),
        .Q(reg_q0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[4]),
        .Q(reg_q0[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[5]),
        .Q(reg_q0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[6]),
        .Q(reg_q0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[7]),
        .Q(reg_q0[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[8]),
        .Q(reg_q0[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[9]),
        .Q(reg_q0[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[0] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[0]),
        .Q(reg_q1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[10] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[10]),
        .Q(reg_q1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[11] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[11]),
        .Q(reg_q1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[12] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[12]),
        .Q(reg_q1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[13] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[13]),
        .Q(reg_q1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[14] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[14]),
        .Q(reg_q1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[15] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[15]),
        .Q(reg_q1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[16] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[16]),
        .Q(reg_q1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[17] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[17]),
        .Q(reg_q1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[18] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[18]),
        .Q(reg_q1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[19] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[19]),
        .Q(reg_q1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[1] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[1]),
        .Q(reg_q1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[20] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[20]),
        .Q(reg_q1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[21] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[21]),
        .Q(reg_q1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[22] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[22]),
        .Q(reg_q1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[23] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[23]),
        .Q(reg_q1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[24] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[24]),
        .Q(reg_q1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[25] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[25]),
        .Q(reg_q1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[26] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[26]),
        .Q(reg_q1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[27] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[27]),
        .Q(reg_q1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[28] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[28]),
        .Q(reg_q1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[29] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[29]),
        .Q(reg_q1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[2] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[2]),
        .Q(reg_q1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[30] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[30]),
        .Q(reg_q1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[31] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[31]),
        .Q(reg_q1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[3] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[3]),
        .Q(reg_q1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[4] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[4]),
        .Q(reg_q1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[5] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[5]),
        .Q(reg_q1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[6] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[6]),
        .Q(reg_q1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[7] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[7]),
        .Q(reg_q1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[8] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[8]),
        .Q(reg_q1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[9] 
       (.C(ap_clk),
        .CE(\reg_q1_reg[31]_0 ),
        .D(buf_q1[9]),
        .Q(reg_q1[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid0_reg_0),
        .Q(reg_valid0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid1_reg_0),
        .Q(reg_valid1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(empty_n_reg_2[2]),
        .I1(count_threshold_U0_ap_start),
        .I2(tptr),
        .O(\tptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_0 ),
        .Q(tptr),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore
   (DOADO,
    DOBDO,
    empty_n_reg,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIBDI,
    iptr,
    ram_reg_0,
    ram_reg_1,
    count_appearances_U0_appearances_we0,
    count_threshold_U0_appearances_ce0,
    ram_reg_2,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ram_reg_3,
    ram_reg_4);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output empty_n_reg;
  input ap_clk;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]DIBDI;
  input iptr;
  input ram_reg_0;
  input ram_reg_1;
  input count_appearances_U0_appearances_we0;
  input count_threshold_U0_appearances_ce0;
  input [0:0]ram_reg_2;
  input count_appearances_U0_appearances_ce1;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [4:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input [0:0]ram_reg_3;
  input ram_reg_4;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [6:3]\buf_a0[0]_9 ;
  wire [5:0]\buf_a1[0]_7 ;
  wire \buf_ce0[0]_3 ;
  wire \buf_ce1[0]_10 ;
  wire \buf_we0[0]_1 ;
  wire \buf_we1[0]_5 ;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [4:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire empty_n_reg;
  wire iptr;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/appearances_U/gen_buffer[0].byte_count_appearances_RAM_AUTO_1R1W_memcore_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR[2:1],\buf_a1[0]_7 [5:3],ADDRARDADDR[0],\buf_a1[0]_7 [1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR[3],\buf_a0[0]_9 ,ADDRBWRADDR[2:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(DIBDI),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\buf_ce1[0]_10 ),
        .ENBWREN(\buf_ce0[0]_3 ),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\buf_we1[0]_5 ,\buf_we1[0]_5 ,\buf_we1[0]_5 ,\buf_we1[0]_5 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\buf_we0[0]_1 ,\buf_we0[0]_1 ,\buf_we0[0]_1 ,\buf_we0[0]_1 }));
  LUT6 #(
    .INIT(64'h00EE0000F0EEF0F0)) 
    ram_reg_i_1
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(ram_reg_1),
        .I4(ram_reg_0),
        .I5(iptr),
        .O(\buf_ce1[0]_10 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_10__0
       (.I0(ram_reg_3),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[0]),
        .O(\buf_a1[0]_7 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_12__0
       (.I0(count_threshold_U0_appearances_address0[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[3]),
        .O(\buf_a0[0]_9 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_13__0
       (.I0(count_threshold_U0_appearances_address0[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[2]),
        .O(\buf_a0[0]_9 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_14__0
       (.I0(count_threshold_U0_appearances_address0[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[1]),
        .O(\buf_a0[0]_9 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_15__0
       (.I0(count_threshold_U0_appearances_address0[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address0[0]),
        .O(\buf_a0[0]_9 [3]));
  LUT6 #(
    .INIT(64'h00AA0000FCAAFCFC)) 
    ram_reg_i_2__0
       (.I0(count_threshold_U0_appearances_ce0),
        .I1(ram_reg_2),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(ram_reg_1),
        .I4(ram_reg_0),
        .I5(iptr),
        .O(\buf_ce0[0]_3 ));
  LUT4 #(
    .INIT(16'h5100)) 
    ram_reg_i_51__0
       (.I0(iptr),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_we1),
        .O(\buf_we1[0]_5 ));
  LUT4 #(
    .INIT(16'h5100)) 
    ram_reg_i_52__0
       (.I0(iptr),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_we0),
        .O(\buf_we0[0]_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_5__0
       (.I0(count_threshold_U0_appearances_address1[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[4]),
        .O(\buf_a1[0]_7 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__0
       (.I0(count_threshold_U0_appearances_address1[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[3]),
        .O(\buf_a1[0]_7 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_71
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_7__0
       (.I0(count_threshold_U0_appearances_address1[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[2]),
        .O(\buf_a1[0]_7 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_9__0
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(count_appearances_U0_appearances_address1[1]),
        .O(\buf_a1[0]_7 [1]));
endmodule

(* ORIG_REF_NAME = "byte_count_appearances_RAM_AUTO_1R1W_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_appearances_RAM_AUTO_1R1W_memcore_1
   (D,
    count_1_fu_200_p2,
    CO,
    ram_reg_0,
    ram_reg_1,
    p_0_in__0,
    ram_reg_2,
    ap_clk,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    prev_iptr,
    DOADO,
    icmp_ln32_reg_260,
    Q,
    ap_enable_reg_pp0_iter3,
    \icmp_ln49_253_reg_8769_reg[0] ,
    \icmp_ln49_253_reg_8769_reg[0]_0 ,
    prev_tptr,
    \icmp_ln49_248_reg_8716[0]_i_7_0 ,
    \icmp_ln49_6_reg_6179_reg[0] ,
    DOBDO,
    ram_reg_6,
    ram_reg_7,
    iptr,
    count_appearances_U0_appearances_we0,
    count_threshold_U0_appearances_ce0,
    ram_reg_8,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_appearances_we1,
    count_threshold_U0_appearances_address1,
    count_appearances_U0_appearances_address1,
    count_threshold_U0_appearances_address0,
    count_appearances_U0_appearances_address0,
    ram_reg_9,
    ram_reg_10);
  output [0:0]D;
  output [30:0]count_1_fu_200_p2;
  output [0:0]CO;
  output [31:0]ram_reg_0;
  output [0:0]ram_reg_1;
  output p_0_in__0;
  output [31:0]ram_reg_2;
  input ap_clk;
  input [2:0]ram_reg_3;
  input [3:0]ram_reg_4;
  input [31:0]ram_reg_5;
  input prev_iptr;
  input [31:0]DOADO;
  input icmp_ln32_reg_260;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter3;
  input [31:0]\icmp_ln49_253_reg_8769_reg[0] ;
  input \icmp_ln49_253_reg_8769_reg[0]_0 ;
  input prev_tptr;
  input [31:0]\icmp_ln49_248_reg_8716[0]_i_7_0 ;
  input \icmp_ln49_6_reg_6179_reg[0] ;
  input [31:0]DOBDO;
  input ram_reg_6;
  input ram_reg_7;
  input iptr;
  input count_appearances_U0_appearances_we0;
  input count_threshold_U0_appearances_ce0;
  input [0:0]ram_reg_8;
  input count_appearances_U0_appearances_ce1;
  input count_appearances_U0_appearances_we1;
  input [3:0]count_threshold_U0_appearances_address1;
  input [4:0]count_appearances_U0_appearances_address1;
  input [3:0]count_threshold_U0_appearances_address0;
  input [3:0]count_appearances_U0_appearances_address0;
  input [0:0]ram_reg_9;
  input ram_reg_10;

  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [31:1]appearances_t_q0;
  wire [31:3]appearances_t_q1;
  wire [6:3]\buf_a0[1]_8 ;
  wire [5:0]\buf_a1[1]_6 ;
  wire \buf_ce0[1]_2 ;
  wire \buf_ce1[1]_11 ;
  wire [31:0]\buf_q0[1]__0 ;
  wire [31:0]\buf_q1[1]__0 ;
  wire \buf_we0[1]_0 ;
  wire \buf_we1[1]_4 ;
  wire [30:0]count_1_fu_200_p2;
  wire [31:0]\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 ;
  wire [3:0]count_appearances_U0_appearances_address0;
  wire [4:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [3:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire icmp_ln32_reg_260;
  wire \icmp_ln49_248_reg_8716[0]_i_10_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_12_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_13_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_14_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_15_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_16_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_17_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_18_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_19_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_25_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_26_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_27_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_28_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_29_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_30_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_31_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_32_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_37_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_38_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_3_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_40_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_41_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_42_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_43_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_44_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_4_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_5_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_6_n_0 ;
  wire [31:0]\icmp_ln49_248_reg_8716[0]_i_7_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_7_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_8_n_0 ;
  wire \icmp_ln49_248_reg_8716[0]_i_9_n_0 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_11_n_0 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_11_n_1 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_11_n_2 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_11_n_3 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_1_n_1 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_1_n_2 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_1_n_3 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_24_n_0 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_24_n_1 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_24_n_2 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_24_n_3 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_2_n_0 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_2_n_1 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_2_n_2 ;
  wire \icmp_ln49_248_reg_8716_reg[0]_i_2_n_3 ;
  wire \icmp_ln49_253_reg_8769[0]_i_10_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_12_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_13_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_14_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_15_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_16_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_17_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_18_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_19_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_23_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_24_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_25_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_26_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_27_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_28_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_29_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_30_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_31_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_32_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_34_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_35_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_36_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_37_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_38_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_3_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_4_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_5_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_6_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_7_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_8_n_0 ;
  wire \icmp_ln49_253_reg_8769[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln49_253_reg_8769_reg[0] ;
  wire \icmp_ln49_253_reg_8769_reg[0]_0 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_11_n_0 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_11_n_1 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_11_n_2 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_11_n_3 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_1_n_1 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_1_n_2 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_1_n_3 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_22_n_0 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_22_n_1 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_22_n_2 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_22_n_3 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_2_n_0 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_2_n_1 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_2_n_2 ;
  wire \icmp_ln49_253_reg_8769_reg[0]_i_2_n_3 ;
  wire \icmp_ln49_6_reg_6179_reg[0] ;
  wire iptr;
  wire p_0_in__0;
  wire prev_iptr;
  wire prev_tptr;
  wire [31:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_10;
  wire [31:0]ram_reg_2;
  wire [2:0]ram_reg_3;
  wire [3:0]ram_reg_4;
  wire [31:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_100_n_0;
  wire ram_reg_i_100_n_1;
  wire ram_reg_i_100_n_2;
  wire ram_reg_i_100_n_3;
  wire ram_reg_i_101_n_0;
  wire ram_reg_i_101_n_1;
  wire ram_reg_i_101_n_2;
  wire ram_reg_i_101_n_3;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_102_n_1;
  wire ram_reg_i_102_n_2;
  wire ram_reg_i_102_n_3;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_103_n_1;
  wire ram_reg_i_103_n_2;
  wire ram_reg_i_103_n_3;
  wire ram_reg_i_104_n_0;
  wire ram_reg_i_104_n_1;
  wire ram_reg_i_104_n_2;
  wire ram_reg_i_104_n_3;
  wire ram_reg_i_97_n_2;
  wire ram_reg_i_97_n_3;
  wire ram_reg_i_98_n_0;
  wire ram_reg_i_98_n_1;
  wire ram_reg_i_98_n_2;
  wire ram_reg_i_98_n_3;
  wire ram_reg_i_99_n_0;
  wire ram_reg_i_99_n_1;
  wire ram_reg_i_99_n_2;
  wire ram_reg_i_99_n_3;
  wire [3:0]\NLW_icmp_ln49_248_reg_8716_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8716_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8716_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_248_reg_8716_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8769_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8769_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8769_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln49_253_reg_8769_reg[0]_i_22_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_97_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_97_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0047FF47FFFF0000)) 
    \count_fu_66[0]_i_1 
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_iptr),
        .I2(DOADO[0]),
        .I3(icmp_ln32_reg_260),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [24]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [24]),
        .I5(appearances_t_q0[25]),
        .O(\icmp_ln49_248_reg_8716[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_12 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [22]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [22]),
        .I3(prev_tptr),
        .I4(DOBDO[22]),
        .I5(appearances_t_q0[23]),
        .O(\icmp_ln49_248_reg_8716[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_13 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [20]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [20]),
        .I3(prev_tptr),
        .I4(DOBDO[20]),
        .I5(appearances_t_q0[21]),
        .O(\icmp_ln49_248_reg_8716[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_14 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [18]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [18]),
        .I3(prev_tptr),
        .I4(DOBDO[18]),
        .I5(appearances_t_q0[19]),
        .O(\icmp_ln49_248_reg_8716[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_15 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [16]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [16]),
        .I3(prev_tptr),
        .I4(DOBDO[16]),
        .I5(appearances_t_q0[17]),
        .O(\icmp_ln49_248_reg_8716[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [22]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [22]),
        .I5(appearances_t_q0[23]),
        .O(\icmp_ln49_248_reg_8716[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [20]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [20]),
        .I5(appearances_t_q0[21]),
        .O(\icmp_ln49_248_reg_8716[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [18]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [18]),
        .I5(appearances_t_q0[19]),
        .O(\icmp_ln49_248_reg_8716[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [16]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [16]),
        .I5(appearances_t_q0[17]),
        .O(\icmp_ln49_248_reg_8716[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_20 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [31]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [31]),
        .I3(prev_tptr),
        .I4(DOBDO[31]),
        .O(appearances_t_q0[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_21 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [29]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [29]),
        .I3(prev_tptr),
        .I4(DOBDO[29]),
        .O(appearances_t_q0[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_22 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [27]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [27]),
        .I3(prev_tptr),
        .I4(DOBDO[27]),
        .O(appearances_t_q0[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_23 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [25]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [25]),
        .I3(prev_tptr),
        .I4(DOBDO[25]),
        .O(appearances_t_q0[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_25 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [14]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [14]),
        .I3(prev_tptr),
        .I4(DOBDO[14]),
        .I5(appearances_t_q0[15]),
        .O(\icmp_ln49_248_reg_8716[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_26 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [12]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [12]),
        .I3(prev_tptr),
        .I4(DOBDO[12]),
        .I5(appearances_t_q0[13]),
        .O(\icmp_ln49_248_reg_8716[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_27 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [10]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [10]),
        .I3(prev_tptr),
        .I4(DOBDO[10]),
        .I5(appearances_t_q0[11]),
        .O(\icmp_ln49_248_reg_8716[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_28 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [8]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [8]),
        .I3(prev_tptr),
        .I4(DOBDO[8]),
        .I5(appearances_t_q0[9]),
        .O(\icmp_ln49_248_reg_8716[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_29 
       (.I0(DOBDO[14]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [14]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [14]),
        .I5(appearances_t_q0[15]),
        .O(\icmp_ln49_248_reg_8716[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_248_reg_8716[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [30]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [30]),
        .I5(appearances_t_q0[31]),
        .O(\icmp_ln49_248_reg_8716[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_30 
       (.I0(DOBDO[12]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [12]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [12]),
        .I5(appearances_t_q0[13]),
        .O(\icmp_ln49_248_reg_8716[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_31 
       (.I0(DOBDO[10]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [10]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [10]),
        .I5(appearances_t_q0[11]),
        .O(\icmp_ln49_248_reg_8716[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_32 
       (.I0(DOBDO[8]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [8]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [8]),
        .I5(appearances_t_q0[9]),
        .O(\icmp_ln49_248_reg_8716[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_33 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [23]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [23]),
        .I3(prev_tptr),
        .I4(DOBDO[23]),
        .O(appearances_t_q0[23]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_34 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [21]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [21]),
        .I3(prev_tptr),
        .I4(DOBDO[21]),
        .O(appearances_t_q0[21]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_35 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [19]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [19]),
        .I3(prev_tptr),
        .I4(DOBDO[19]),
        .O(appearances_t_q0[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_36 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [17]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [17]),
        .I3(prev_tptr),
        .I4(DOBDO[17]),
        .O(appearances_t_q0[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_37 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [6]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [6]),
        .I3(prev_tptr),
        .I4(DOBDO[6]),
        .I5(appearances_t_q0[7]),
        .O(\icmp_ln49_248_reg_8716[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_38 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [4]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [4]),
        .I3(prev_tptr),
        .I4(DOBDO[4]),
        .I5(appearances_t_q0[5]),
        .O(\icmp_ln49_248_reg_8716[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_39 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [3]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOBDO[3]),
        .O(appearances_t_q0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_4 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [28]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [28]),
        .I3(prev_tptr),
        .I4(DOBDO[28]),
        .I5(appearances_t_q0[29]),
        .O(\icmp_ln49_248_reg_8716[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_40 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [0]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [0]),
        .I3(prev_tptr),
        .I4(DOBDO[0]),
        .I5(appearances_t_q0[1]),
        .O(\icmp_ln49_248_reg_8716[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_41 
       (.I0(DOBDO[6]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [6]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [6]),
        .I5(appearances_t_q0[7]),
        .O(\icmp_ln49_248_reg_8716[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_42 
       (.I0(DOBDO[4]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [4]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [4]),
        .I5(appearances_t_q0[5]),
        .O(\icmp_ln49_248_reg_8716[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_248_reg_8716[0]_i_43 
       (.I0(DOBDO[2]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [2]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [2]),
        .I5(appearances_t_q0[3]),
        .O(\icmp_ln49_248_reg_8716[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_44 
       (.I0(DOBDO[0]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [0]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [0]),
        .I5(appearances_t_q0[1]),
        .O(\icmp_ln49_248_reg_8716[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_45 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [15]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [15]),
        .I3(prev_tptr),
        .I4(DOBDO[15]),
        .O(appearances_t_q0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_46 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [13]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [13]),
        .I3(prev_tptr),
        .I4(DOBDO[13]),
        .O(appearances_t_q0[13]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_47 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [11]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [11]),
        .I3(prev_tptr),
        .I4(DOBDO[11]),
        .O(appearances_t_q0[11]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_48 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [9]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [9]),
        .I3(prev_tptr),
        .I4(DOBDO[9]),
        .O(appearances_t_q0[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_49 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [7]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [7]),
        .I3(prev_tptr),
        .I4(DOBDO[7]),
        .O(appearances_t_q0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_5 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [26]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [26]),
        .I3(prev_tptr),
        .I4(DOBDO[26]),
        .I5(appearances_t_q0[27]),
        .O(\icmp_ln49_248_reg_8716[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_50 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [5]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [5]),
        .I3(prev_tptr),
        .I4(DOBDO[5]),
        .O(appearances_t_q0[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_51 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [1]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [1]),
        .I3(prev_tptr),
        .I4(DOBDO[1]),
        .O(appearances_t_q0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \icmp_ln49_248_reg_8716[0]_i_6 
       (.I0(\icmp_ln49_248_reg_8716[0]_i_7_0 [24]),
        .I1(\icmp_ln49_6_reg_6179_reg[0] ),
        .I2(\buf_q0[1]__0 [24]),
        .I3(prev_tptr),
        .I4(DOBDO[24]),
        .I5(appearances_t_q0[25]),
        .O(\icmp_ln49_248_reg_8716[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [30]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [30]),
        .I5(appearances_t_q0[31]),
        .O(\icmp_ln49_248_reg_8716[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [28]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [28]),
        .I5(appearances_t_q0[29]),
        .O(\icmp_ln49_248_reg_8716[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_248_reg_8716[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(prev_tptr),
        .I2(\buf_q0[1]__0 [26]),
        .I3(\icmp_ln49_6_reg_6179_reg[0] ),
        .I4(\icmp_ln49_248_reg_8716[0]_i_7_0 [26]),
        .I5(appearances_t_q0[27]),
        .O(\icmp_ln49_248_reg_8716[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8716_reg[0]_i_1 
       (.CI(\icmp_ln49_248_reg_8716_reg[0]_i_2_n_0 ),
        .CO({ram_reg_1,\icmp_ln49_248_reg_8716_reg[0]_i_1_n_1 ,\icmp_ln49_248_reg_8716_reg[0]_i_1_n_2 ,\icmp_ln49_248_reg_8716_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8716[0]_i_3_n_0 ,\icmp_ln49_248_reg_8716[0]_i_4_n_0 ,\icmp_ln49_248_reg_8716[0]_i_5_n_0 ,\icmp_ln49_248_reg_8716[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8716_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8716[0]_i_7_n_0 ,\icmp_ln49_248_reg_8716[0]_i_8_n_0 ,\icmp_ln49_248_reg_8716[0]_i_9_n_0 ,\icmp_ln49_248_reg_8716[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8716_reg[0]_i_11 
       (.CI(\icmp_ln49_248_reg_8716_reg[0]_i_24_n_0 ),
        .CO({\icmp_ln49_248_reg_8716_reg[0]_i_11_n_0 ,\icmp_ln49_248_reg_8716_reg[0]_i_11_n_1 ,\icmp_ln49_248_reg_8716_reg[0]_i_11_n_2 ,\icmp_ln49_248_reg_8716_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8716[0]_i_25_n_0 ,\icmp_ln49_248_reg_8716[0]_i_26_n_0 ,\icmp_ln49_248_reg_8716[0]_i_27_n_0 ,\icmp_ln49_248_reg_8716[0]_i_28_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8716_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8716[0]_i_29_n_0 ,\icmp_ln49_248_reg_8716[0]_i_30_n_0 ,\icmp_ln49_248_reg_8716[0]_i_31_n_0 ,\icmp_ln49_248_reg_8716[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8716_reg[0]_i_2 
       (.CI(\icmp_ln49_248_reg_8716_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln49_248_reg_8716_reg[0]_i_2_n_0 ,\icmp_ln49_248_reg_8716_reg[0]_i_2_n_1 ,\icmp_ln49_248_reg_8716_reg[0]_i_2_n_2 ,\icmp_ln49_248_reg_8716_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8716[0]_i_12_n_0 ,\icmp_ln49_248_reg_8716[0]_i_13_n_0 ,\icmp_ln49_248_reg_8716[0]_i_14_n_0 ,\icmp_ln49_248_reg_8716[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8716_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8716[0]_i_16_n_0 ,\icmp_ln49_248_reg_8716[0]_i_17_n_0 ,\icmp_ln49_248_reg_8716[0]_i_18_n_0 ,\icmp_ln49_248_reg_8716[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_248_reg_8716_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\icmp_ln49_248_reg_8716_reg[0]_i_24_n_0 ,\icmp_ln49_248_reg_8716_reg[0]_i_24_n_1 ,\icmp_ln49_248_reg_8716_reg[0]_i_24_n_2 ,\icmp_ln49_248_reg_8716_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_248_reg_8716[0]_i_37_n_0 ,\icmp_ln49_248_reg_8716[0]_i_38_n_0 ,appearances_t_q0[3],\icmp_ln49_248_reg_8716[0]_i_40_n_0 }),
        .O(\NLW_icmp_ln49_248_reg_8716_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_248_reg_8716[0]_i_41_n_0 ,\icmp_ln49_248_reg_8716[0]_i_42_n_0 ,\icmp_ln49_248_reg_8716[0]_i_43_n_0 ,\icmp_ln49_248_reg_8716[0]_i_44_n_0 }));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_10 
       (.I0(ram_reg_0[25]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [25]),
        .I2(ram_reg_0[24]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [24]),
        .O(\icmp_ln49_253_reg_8769[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_12 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [22]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[22]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [23]),
        .I4(ram_reg_0[23]),
        .O(\icmp_ln49_253_reg_8769[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_13 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [20]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[20]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [21]),
        .I4(ram_reg_0[21]),
        .O(\icmp_ln49_253_reg_8769[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_14 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [18]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[18]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [19]),
        .I4(ram_reg_0[19]),
        .O(\icmp_ln49_253_reg_8769[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_15 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [16]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[16]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [17]),
        .I4(ram_reg_0[17]),
        .O(\icmp_ln49_253_reg_8769[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_16 
       (.I0(ram_reg_0[23]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [23]),
        .I2(ram_reg_0[22]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [22]),
        .O(\icmp_ln49_253_reg_8769[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_17 
       (.I0(ram_reg_0[21]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [21]),
        .I2(ram_reg_0[20]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [20]),
        .O(\icmp_ln49_253_reg_8769[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_18 
       (.I0(ram_reg_0[19]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [19]),
        .I2(ram_reg_0[18]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [18]),
        .O(\icmp_ln49_253_reg_8769[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_19 
       (.I0(ram_reg_0[17]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [17]),
        .I2(ram_reg_0[16]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [16]),
        .O(\icmp_ln49_253_reg_8769[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8769[0]_i_20 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [31]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [31]),
        .I3(prev_tptr),
        .I4(DOADO[31]),
        .O(appearances_t_q1[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8769[0]_i_21 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [30]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [30]),
        .I3(prev_tptr),
        .I4(DOADO[30]),
        .O(appearances_t_q1[30]));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_23 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [14]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[14]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [15]),
        .I4(ram_reg_0[15]),
        .O(\icmp_ln49_253_reg_8769[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_24 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [12]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[12]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [13]),
        .I4(ram_reg_0[13]),
        .O(\icmp_ln49_253_reg_8769[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_25 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [10]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[10]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [11]),
        .I4(ram_reg_0[11]),
        .O(\icmp_ln49_253_reg_8769[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_26 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [8]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[8]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [9]),
        .I4(ram_reg_0[9]),
        .O(\icmp_ln49_253_reg_8769[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_27 
       (.I0(ram_reg_0[15]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [15]),
        .I2(ram_reg_0[14]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [14]),
        .O(\icmp_ln49_253_reg_8769[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_28 
       (.I0(ram_reg_0[13]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [13]),
        .I2(ram_reg_0[12]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [12]),
        .O(\icmp_ln49_253_reg_8769[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_29 
       (.I0(ram_reg_0[11]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [11]),
        .I2(ram_reg_0[10]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [10]),
        .O(\icmp_ln49_253_reg_8769[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_253_reg_8769[0]_i_3 
       (.I0(DOADO[30]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [30]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [30]),
        .I5(appearances_t_q1[31]),
        .O(\icmp_ln49_253_reg_8769[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_30 
       (.I0(ram_reg_0[9]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [9]),
        .I2(ram_reg_0[8]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [8]),
        .O(\icmp_ln49_253_reg_8769[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_31 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [6]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[6]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [7]),
        .I4(ram_reg_0[7]),
        .O(\icmp_ln49_253_reg_8769[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_32 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [4]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[4]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [5]),
        .I4(ram_reg_0[5]),
        .O(\icmp_ln49_253_reg_8769[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln49_253_reg_8769[0]_i_33 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [3]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(\buf_q1[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOADO[3]),
        .O(appearances_t_q1[3]));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_34 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [0]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[0]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [1]),
        .I4(ram_reg_0[1]),
        .O(\icmp_ln49_253_reg_8769[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_35 
       (.I0(ram_reg_0[7]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [7]),
        .I2(ram_reg_0[6]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [6]),
        .O(\icmp_ln49_253_reg_8769[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_36 
       (.I0(ram_reg_0[5]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [5]),
        .I2(ram_reg_0[4]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [4]),
        .O(\icmp_ln49_253_reg_8769[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \icmp_ln49_253_reg_8769[0]_i_37 
       (.I0(DOADO[2]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [2]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [2]),
        .I5(appearances_t_q1[3]),
        .O(\icmp_ln49_253_reg_8769[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_38 
       (.I0(ram_reg_0[1]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [1]),
        .I2(ram_reg_0[0]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [0]),
        .O(\icmp_ln49_253_reg_8769[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_4 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [28]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[28]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [29]),
        .I4(ram_reg_0[29]),
        .O(\icmp_ln49_253_reg_8769[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_5 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [26]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[26]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [27]),
        .I4(ram_reg_0[27]),
        .O(\icmp_ln49_253_reg_8769[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \icmp_ln49_253_reg_8769[0]_i_6 
       (.I0(\icmp_ln49_253_reg_8769_reg[0] [24]),
        .I1(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I2(ram_reg_0[24]),
        .I3(\icmp_ln49_253_reg_8769_reg[0] [25]),
        .I4(ram_reg_0[25]),
        .O(\icmp_ln49_253_reg_8769[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \icmp_ln49_253_reg_8769[0]_i_7 
       (.I0(DOADO[31]),
        .I1(prev_tptr),
        .I2(\buf_q1[1]__0 [31]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [31]),
        .I5(appearances_t_q1[30]),
        .O(\icmp_ln49_253_reg_8769[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_8 
       (.I0(ram_reg_0[29]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [29]),
        .I2(ram_reg_0[28]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [28]),
        .O(\icmp_ln49_253_reg_8769[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln49_253_reg_8769[0]_i_9 
       (.I0(ram_reg_0[27]),
        .I1(\icmp_ln49_253_reg_8769_reg[0] [27]),
        .I2(ram_reg_0[26]),
        .I3(\icmp_ln49_253_reg_8769_reg[0]_0 ),
        .I4(\icmp_ln49_253_reg_8769_reg[0] [26]),
        .O(\icmp_ln49_253_reg_8769[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8769_reg[0]_i_1 
       (.CI(\icmp_ln49_253_reg_8769_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln49_253_reg_8769_reg[0]_i_1_n_1 ,\icmp_ln49_253_reg_8769_reg[0]_i_1_n_2 ,\icmp_ln49_253_reg_8769_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8769[0]_i_3_n_0 ,\icmp_ln49_253_reg_8769[0]_i_4_n_0 ,\icmp_ln49_253_reg_8769[0]_i_5_n_0 ,\icmp_ln49_253_reg_8769[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8769_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8769[0]_i_7_n_0 ,\icmp_ln49_253_reg_8769[0]_i_8_n_0 ,\icmp_ln49_253_reg_8769[0]_i_9_n_0 ,\icmp_ln49_253_reg_8769[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8769_reg[0]_i_11 
       (.CI(\icmp_ln49_253_reg_8769_reg[0]_i_22_n_0 ),
        .CO({\icmp_ln49_253_reg_8769_reg[0]_i_11_n_0 ,\icmp_ln49_253_reg_8769_reg[0]_i_11_n_1 ,\icmp_ln49_253_reg_8769_reg[0]_i_11_n_2 ,\icmp_ln49_253_reg_8769_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8769[0]_i_23_n_0 ,\icmp_ln49_253_reg_8769[0]_i_24_n_0 ,\icmp_ln49_253_reg_8769[0]_i_25_n_0 ,\icmp_ln49_253_reg_8769[0]_i_26_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8769_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8769[0]_i_27_n_0 ,\icmp_ln49_253_reg_8769[0]_i_28_n_0 ,\icmp_ln49_253_reg_8769[0]_i_29_n_0 ,\icmp_ln49_253_reg_8769[0]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8769_reg[0]_i_2 
       (.CI(\icmp_ln49_253_reg_8769_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln49_253_reg_8769_reg[0]_i_2_n_0 ,\icmp_ln49_253_reg_8769_reg[0]_i_2_n_1 ,\icmp_ln49_253_reg_8769_reg[0]_i_2_n_2 ,\icmp_ln49_253_reg_8769_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8769[0]_i_12_n_0 ,\icmp_ln49_253_reg_8769[0]_i_13_n_0 ,\icmp_ln49_253_reg_8769[0]_i_14_n_0 ,\icmp_ln49_253_reg_8769[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8769_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8769[0]_i_16_n_0 ,\icmp_ln49_253_reg_8769[0]_i_17_n_0 ,\icmp_ln49_253_reg_8769[0]_i_18_n_0 ,\icmp_ln49_253_reg_8769[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln49_253_reg_8769_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\icmp_ln49_253_reg_8769_reg[0]_i_22_n_0 ,\icmp_ln49_253_reg_8769_reg[0]_i_22_n_1 ,\icmp_ln49_253_reg_8769_reg[0]_i_22_n_2 ,\icmp_ln49_253_reg_8769_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln49_253_reg_8769[0]_i_31_n_0 ,\icmp_ln49_253_reg_8769[0]_i_32_n_0 ,appearances_t_q1[3],\icmp_ln49_253_reg_8769[0]_i_34_n_0 }),
        .O(\NLW_icmp_ln49_253_reg_8769_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\icmp_ln49_253_reg_8769[0]_i_35_n_0 ,\icmp_ln49_253_reg_8769[0]_i_36_n_0 ,\icmp_ln49_253_reg_8769[0]_i_37_n_0 ,\icmp_ln49_253_reg_8769[0]_i_38_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/appearances_U/gen_buffer[1].byte_count_appearances_RAM_AUTO_1R1W_memcore_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ram_reg_3[2:1],\buf_a1[1]_6 [5:3],ram_reg_3[0],\buf_a1[1]_6 [1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ram_reg_4[3],\buf_a0[1]_8 ,ram_reg_4[2:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(ram_reg_5),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\buf_q1[1]__0 ),
        .DOBDO(\buf_q0[1]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\buf_ce1[1]_11 ),
        .ENBWREN(\buf_ce0[1]_2 ),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({\buf_we1[1]_4 ,\buf_we1[1]_4 ,\buf_we1[1]_4 ,\buf_we1[1]_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\buf_we0[1]_0 ,\buf_we0[1]_0 ,\buf_we0[1]_0 ,\buf_we0[1]_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(ram_reg_9),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[0]),
        .O(\buf_a1[1]_6 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_100
       (.CI(ram_reg_i_101_n_0),
        .CO({ram_reg_i_100_n_0,ram_reg_i_100_n_1,ram_reg_i_100_n_2,ram_reg_i_100_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[19:16]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_101
       (.CI(ram_reg_i_102_n_0),
        .CO({ram_reg_i_101_n_0,ram_reg_i_101_n_1,ram_reg_i_101_n_2,ram_reg_i_101_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[15:12]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_102
       (.CI(ram_reg_i_103_n_0),
        .CO({ram_reg_i_102_n_0,ram_reg_i_102_n_1,ram_reg_i_102_n_2,ram_reg_i_102_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[11:8]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_103
       (.CI(ram_reg_i_104_n_0),
        .CO({ram_reg_i_103_n_0,ram_reg_i_103_n_1,ram_reg_i_103_n_2,ram_reg_i_103_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[7:4]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_104
       (.CI(1'b0),
        .CO({ram_reg_i_104_n_0,ram_reg_i_104_n_1,ram_reg_i_104_n_2,ram_reg_i_104_n_3}),
        .CYINIT(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[3:0]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [4:1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12
       (.I0(count_threshold_U0_appearances_address0[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[3]),
        .O(\buf_a0[1]_8 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13
       (.I0(count_threshold_U0_appearances_address0[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[2]),
        .O(\buf_a0[1]_8 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14
       (.I0(count_threshold_U0_appearances_address0[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[1]),
        .O(\buf_a0[1]_8 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15
       (.I0(count_threshold_U0_appearances_address0[0]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address0[0]),
        .O(\buf_a0[1]_8 [3]));
  LUT6 #(
    .INIT(64'hEEEEF000F000F000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_9),
        .I1(ram_reg_10),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(iptr),
        .I4(ram_reg_7),
        .I5(ram_reg_6),
        .O(\buf_ce1[1]_11 ));
  LUT6 #(
    .INIT(64'hAAAAFC00FC00FC00)) 
    ram_reg_i_2
       (.I0(count_threshold_U0_appearances_ce0),
        .I1(ram_reg_8),
        .I2(count_appearances_U0_appearances_ce1),
        .I3(iptr),
        .I4(ram_reg_7),
        .I5(ram_reg_6),
        .O(\buf_ce0[1]_2 ));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_239
       (.I0(\buf_q1[1]__0 [31]),
        .I1(prev_iptr),
        .I2(DOADO[31]),
        .I3(Q[31]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [31]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_240
       (.I0(\buf_q1[1]__0 [30]),
        .I1(prev_iptr),
        .I2(DOADO[30]),
        .I3(Q[30]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [30]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_241
       (.I0(\buf_q1[1]__0 [29]),
        .I1(prev_iptr),
        .I2(DOADO[29]),
        .I3(Q[29]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [29]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_242
       (.I0(\buf_q1[1]__0 [28]),
        .I1(prev_iptr),
        .I2(DOADO[28]),
        .I3(Q[28]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [28]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_243
       (.I0(\buf_q1[1]__0 [27]),
        .I1(prev_iptr),
        .I2(DOADO[27]),
        .I3(Q[27]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [27]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_244
       (.I0(\buf_q1[1]__0 [26]),
        .I1(prev_iptr),
        .I2(DOADO[26]),
        .I3(Q[26]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [26]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_245
       (.I0(\buf_q1[1]__0 [25]),
        .I1(prev_iptr),
        .I2(DOADO[25]),
        .I3(Q[25]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [25]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_246
       (.I0(\buf_q1[1]__0 [24]),
        .I1(prev_iptr),
        .I2(DOADO[24]),
        .I3(Q[24]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [24]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_247
       (.I0(\buf_q1[1]__0 [23]),
        .I1(prev_iptr),
        .I2(DOADO[23]),
        .I3(Q[23]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [23]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_248
       (.I0(\buf_q1[1]__0 [22]),
        .I1(prev_iptr),
        .I2(DOADO[22]),
        .I3(Q[22]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [22]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_249
       (.I0(\buf_q1[1]__0 [21]),
        .I1(prev_iptr),
        .I2(DOADO[21]),
        .I3(Q[21]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [21]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_250
       (.I0(\buf_q1[1]__0 [20]),
        .I1(prev_iptr),
        .I2(DOADO[20]),
        .I3(Q[20]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [20]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_251
       (.I0(\buf_q1[1]__0 [19]),
        .I1(prev_iptr),
        .I2(DOADO[19]),
        .I3(Q[19]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [19]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_252
       (.I0(\buf_q1[1]__0 [18]),
        .I1(prev_iptr),
        .I2(DOADO[18]),
        .I3(Q[18]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [18]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_253
       (.I0(\buf_q1[1]__0 [17]),
        .I1(prev_iptr),
        .I2(DOADO[17]),
        .I3(Q[17]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [17]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_254
       (.I0(\buf_q1[1]__0 [16]),
        .I1(prev_iptr),
        .I2(DOADO[16]),
        .I3(Q[16]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [16]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_255
       (.I0(\buf_q1[1]__0 [15]),
        .I1(prev_iptr),
        .I2(DOADO[15]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_256
       (.I0(\buf_q1[1]__0 [14]),
        .I1(prev_iptr),
        .I2(DOADO[14]),
        .I3(Q[14]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [14]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_257
       (.I0(\buf_q1[1]__0 [13]),
        .I1(prev_iptr),
        .I2(DOADO[13]),
        .I3(Q[13]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [13]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_258
       (.I0(\buf_q1[1]__0 [12]),
        .I1(prev_iptr),
        .I2(DOADO[12]),
        .I3(Q[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [12]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_259
       (.I0(\buf_q1[1]__0 [11]),
        .I1(prev_iptr),
        .I2(DOADO[11]),
        .I3(Q[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [11]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_260
       (.I0(\buf_q1[1]__0 [10]),
        .I1(prev_iptr),
        .I2(DOADO[10]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [10]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_261
       (.I0(\buf_q1[1]__0 [9]),
        .I1(prev_iptr),
        .I2(DOADO[9]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [9]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_262
       (.I0(\buf_q1[1]__0 [8]),
        .I1(prev_iptr),
        .I2(DOADO[8]),
        .I3(Q[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [8]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_263
       (.I0(\buf_q1[1]__0 [7]),
        .I1(prev_iptr),
        .I2(DOADO[7]),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [7]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_264
       (.I0(\buf_q1[1]__0 [6]),
        .I1(prev_iptr),
        .I2(DOADO[6]),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [6]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_265
       (.I0(\buf_q1[1]__0 [5]),
        .I1(prev_iptr),
        .I2(DOADO[5]),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [5]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_266
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_iptr),
        .I2(DOADO[0]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [0]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_267
       (.I0(\buf_q1[1]__0 [4]),
        .I1(prev_iptr),
        .I2(DOADO[4]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [4]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_268
       (.I0(\buf_q1[1]__0 [3]),
        .I1(prev_iptr),
        .I2(DOADO[3]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [3]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_269
       (.I0(\buf_q1[1]__0 [2]),
        .I1(prev_iptr),
        .I2(DOADO[2]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [2]));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    ram_reg_i_270
       (.I0(\buf_q1[1]__0 [1]),
        .I1(prev_iptr),
        .I2(DOADO[1]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln32_reg_260),
        .O(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(count_threshold_U0_appearances_address1[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[4]),
        .O(\buf_a1[1]_6 [5]));
  LUT4 #(
    .INIT(16'h7000)) 
    ram_reg_i_51
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(iptr),
        .I3(count_appearances_U0_appearances_we1),
        .O(\buf_we1[1]_4 ));
  LUT4 #(
    .INIT(16'h7000)) 
    ram_reg_i_52
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(iptr),
        .I3(count_appearances_U0_appearances_we0),
        .O(\buf_we0[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_53__0
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .O(p_0_in__0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(count_threshold_U0_appearances_address1[2]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[3]),
        .O(\buf_a1[1]_6 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(count_threshold_U0_appearances_address1[1]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[2]),
        .O(\buf_a1[1]_6 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(count_appearances_U0_appearances_address1[1]),
        .O(\buf_a1[1]_6 [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_97
       (.CI(ram_reg_i_98_n_0),
        .CO({NLW_ram_reg_i_97_CO_UNCONNECTED[3:2],ram_reg_i_97_n_2,ram_reg_i_97_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_97_O_UNCONNECTED[3],count_1_fu_200_p2[30:28]}),
        .S({1'b0,\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_98
       (.CI(ram_reg_i_99_n_0),
        .CO({ram_reg_i_98_n_0,ram_reg_i_98_n_1,ram_reg_i_98_n_2,ram_reg_i_98_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[27:24]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_99
       (.CI(ram_reg_i_100_n_0),
        .CO({ram_reg_i_99_n_0,ram_reg_i_99_n_1,ram_reg_i_99_n_2,ram_reg_i_99_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(count_1_fu_200_p2[23:20]),
        .S(\count_appearances_U0/grp_count_appearances_Pipeline_APPEARANCES_fu_2899/ap_sig_allocacmp_count_load_2 [24:21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[0]_i_1 
       (.I0(\buf_q0[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOBDO[0]),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[10]_i_1 
       (.I0(\buf_q0[1]__0 [10]),
        .I1(prev_tptr),
        .I2(DOBDO[10]),
        .O(ram_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[11]_i_1 
       (.I0(\buf_q0[1]__0 [11]),
        .I1(prev_tptr),
        .I2(DOBDO[11]),
        .O(ram_reg_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[12]_i_1 
       (.I0(\buf_q0[1]__0 [12]),
        .I1(prev_tptr),
        .I2(DOBDO[12]),
        .O(ram_reg_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[13]_i_1 
       (.I0(\buf_q0[1]__0 [13]),
        .I1(prev_tptr),
        .I2(DOBDO[13]),
        .O(ram_reg_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[14]_i_1 
       (.I0(\buf_q0[1]__0 [14]),
        .I1(prev_tptr),
        .I2(DOBDO[14]),
        .O(ram_reg_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[15]_i_1 
       (.I0(\buf_q0[1]__0 [15]),
        .I1(prev_tptr),
        .I2(DOBDO[15]),
        .O(ram_reg_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[16]_i_1 
       (.I0(\buf_q0[1]__0 [16]),
        .I1(prev_tptr),
        .I2(DOBDO[16]),
        .O(ram_reg_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[17]_i_1 
       (.I0(\buf_q0[1]__0 [17]),
        .I1(prev_tptr),
        .I2(DOBDO[17]),
        .O(ram_reg_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[18]_i_1 
       (.I0(\buf_q0[1]__0 [18]),
        .I1(prev_tptr),
        .I2(DOBDO[18]),
        .O(ram_reg_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[19]_i_1 
       (.I0(\buf_q0[1]__0 [19]),
        .I1(prev_tptr),
        .I2(DOBDO[19]),
        .O(ram_reg_2[19]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[1]_i_1 
       (.I0(\buf_q0[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOBDO[1]),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[20]_i_1 
       (.I0(\buf_q0[1]__0 [20]),
        .I1(prev_tptr),
        .I2(DOBDO[20]),
        .O(ram_reg_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[21]_i_1 
       (.I0(\buf_q0[1]__0 [21]),
        .I1(prev_tptr),
        .I2(DOBDO[21]),
        .O(ram_reg_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[22]_i_1 
       (.I0(\buf_q0[1]__0 [22]),
        .I1(prev_tptr),
        .I2(DOBDO[22]),
        .O(ram_reg_2[22]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[23]_i_1 
       (.I0(\buf_q0[1]__0 [23]),
        .I1(prev_tptr),
        .I2(DOBDO[23]),
        .O(ram_reg_2[23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[24]_i_1 
       (.I0(\buf_q0[1]__0 [24]),
        .I1(prev_tptr),
        .I2(DOBDO[24]),
        .O(ram_reg_2[24]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[25]_i_1 
       (.I0(\buf_q0[1]__0 [25]),
        .I1(prev_tptr),
        .I2(DOBDO[25]),
        .O(ram_reg_2[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[26]_i_1 
       (.I0(\buf_q0[1]__0 [26]),
        .I1(prev_tptr),
        .I2(DOBDO[26]),
        .O(ram_reg_2[26]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[27]_i_1 
       (.I0(\buf_q0[1]__0 [27]),
        .I1(prev_tptr),
        .I2(DOBDO[27]),
        .O(ram_reg_2[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[28]_i_1 
       (.I0(\buf_q0[1]__0 [28]),
        .I1(prev_tptr),
        .I2(DOBDO[28]),
        .O(ram_reg_2[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[29]_i_1 
       (.I0(\buf_q0[1]__0 [29]),
        .I1(prev_tptr),
        .I2(DOBDO[29]),
        .O(ram_reg_2[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[2]_i_1 
       (.I0(\buf_q0[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOBDO[2]),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[30]_i_1 
       (.I0(\buf_q0[1]__0 [30]),
        .I1(prev_tptr),
        .I2(DOBDO[30]),
        .O(ram_reg_2[30]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[31]_i_2 
       (.I0(\buf_q0[1]__0 [31]),
        .I1(prev_tptr),
        .I2(DOBDO[31]),
        .O(ram_reg_2[31]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[3]_i_1 
       (.I0(\buf_q0[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOBDO[3]),
        .O(ram_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[4]_i_1 
       (.I0(\buf_q0[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOBDO[4]),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[5]_i_1 
       (.I0(\buf_q0[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOBDO[5]),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[6]_i_1 
       (.I0(\buf_q0[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOBDO[6]),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[7]_i_1 
       (.I0(\buf_q0[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOBDO[7]),
        .O(ram_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[8]_i_1 
       (.I0(\buf_q0[1]__0 [8]),
        .I1(prev_tptr),
        .I2(DOBDO[8]),
        .O(ram_reg_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[9]_i_1 
       (.I0(\buf_q0[1]__0 [9]),
        .I1(prev_tptr),
        .I2(DOBDO[9]),
        .O(ram_reg_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[0]_i_1 
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOADO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[10]_i_1 
       (.I0(\buf_q1[1]__0 [10]),
        .I1(prev_tptr),
        .I2(DOADO[10]),
        .O(ram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[11]_i_1 
       (.I0(\buf_q1[1]__0 [11]),
        .I1(prev_tptr),
        .I2(DOADO[11]),
        .O(ram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[12]_i_1 
       (.I0(\buf_q1[1]__0 [12]),
        .I1(prev_tptr),
        .I2(DOADO[12]),
        .O(ram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[13]_i_1 
       (.I0(\buf_q1[1]__0 [13]),
        .I1(prev_tptr),
        .I2(DOADO[13]),
        .O(ram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[14]_i_1 
       (.I0(\buf_q1[1]__0 [14]),
        .I1(prev_tptr),
        .I2(DOADO[14]),
        .O(ram_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[15]_i_1 
       (.I0(\buf_q1[1]__0 [15]),
        .I1(prev_tptr),
        .I2(DOADO[15]),
        .O(ram_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[16]_i_1 
       (.I0(\buf_q1[1]__0 [16]),
        .I1(prev_tptr),
        .I2(DOADO[16]),
        .O(ram_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[17]_i_1 
       (.I0(\buf_q1[1]__0 [17]),
        .I1(prev_tptr),
        .I2(DOADO[17]),
        .O(ram_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[18]_i_1 
       (.I0(\buf_q1[1]__0 [18]),
        .I1(prev_tptr),
        .I2(DOADO[18]),
        .O(ram_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[19]_i_1 
       (.I0(\buf_q1[1]__0 [19]),
        .I1(prev_tptr),
        .I2(DOADO[19]),
        .O(ram_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[1]_i_1 
       (.I0(\buf_q1[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOADO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[20]_i_1 
       (.I0(\buf_q1[1]__0 [20]),
        .I1(prev_tptr),
        .I2(DOADO[20]),
        .O(ram_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[21]_i_1 
       (.I0(\buf_q1[1]__0 [21]),
        .I1(prev_tptr),
        .I2(DOADO[21]),
        .O(ram_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[22]_i_1 
       (.I0(\buf_q1[1]__0 [22]),
        .I1(prev_tptr),
        .I2(DOADO[22]),
        .O(ram_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[23]_i_1 
       (.I0(\buf_q1[1]__0 [23]),
        .I1(prev_tptr),
        .I2(DOADO[23]),
        .O(ram_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[24]_i_1 
       (.I0(\buf_q1[1]__0 [24]),
        .I1(prev_tptr),
        .I2(DOADO[24]),
        .O(ram_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[25]_i_1 
       (.I0(\buf_q1[1]__0 [25]),
        .I1(prev_tptr),
        .I2(DOADO[25]),
        .O(ram_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[26]_i_1 
       (.I0(\buf_q1[1]__0 [26]),
        .I1(prev_tptr),
        .I2(DOADO[26]),
        .O(ram_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[27]_i_1 
       (.I0(\buf_q1[1]__0 [27]),
        .I1(prev_tptr),
        .I2(DOADO[27]),
        .O(ram_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[28]_i_1 
       (.I0(\buf_q1[1]__0 [28]),
        .I1(prev_tptr),
        .I2(DOADO[28]),
        .O(ram_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[29]_i_1 
       (.I0(\buf_q1[1]__0 [29]),
        .I1(prev_tptr),
        .I2(DOADO[29]),
        .O(ram_reg_0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[2]_i_1 
       (.I0(\buf_q1[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOADO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[30]_i_1 
       (.I0(\buf_q1[1]__0 [30]),
        .I1(prev_tptr),
        .I2(DOADO[30]),
        .O(ram_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[31]_i_2 
       (.I0(\buf_q1[1]__0 [31]),
        .I1(prev_tptr),
        .I2(DOADO[31]),
        .O(ram_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[3]_i_1 
       (.I0(\buf_q1[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOADO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[4]_i_1 
       (.I0(\buf_q1[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOADO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[5]_i_1 
       (.I0(\buf_q1[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOADO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[6]_i_1 
       (.I0(\buf_q1[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOADO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[7]_i_1 
       (.I0(\buf_q1[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOADO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[8]_i_1 
       (.I0(\buf_q1[1]__0 [8]),
        .I1(prev_tptr),
        .I2(DOADO[8]),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[9]_i_1 
       (.I0(\buf_q1[1]__0 [9]),
        .I1(prev_tptr),
        .I2(DOADO[9]),
        .O(ram_reg_0[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_control_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    input_r,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    count_appearances_U0_ap_start,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    Q,
    \int_output_r_reg[0]_0 ,
    count_threshold_U0_ap_start,
    s_axi_control_AWADDR,
    D);
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [63:0]input_r;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output count_appearances_U0_ap_start;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_clk;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input [1:0]Q;
  input [1:0]\int_output_r_reg[0]_0 ;
  input count_threshold_U0_ap_start;
  input [5:0]s_axi_control_AWADDR;
  input [8:0]D;

  wire [8:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire count_appearances_U0_ap_start;
  wire count_threshold_U0_ap_start;
  wire [1:0]data3;
  wire [63:0]input_r;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire \int_input_r[31]_i_1_n_0 ;
  wire \int_input_r[31]_i_3_n_0 ;
  wire \int_input_r[63]_i_1_n_0 ;
  wire [31:0]int_input_r_reg0;
  wire [31:0]int_input_r_reg02_out;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [8:0]int_output_r;
  wire int_output_r_ap_vld;
  wire int_output_r_ap_vld_i_1_n_0;
  wire [1:0]\int_output_r_reg[0]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire [7:2]p_4_in;
  wire [31:1]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(Q[0]),
        .I2(count_appearances_U0_ap_start),
        .I3(\int_output_r_reg[0]_0 [0]),
        .I4(count_threshold_U0_ap_start),
        .I5(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF4FF44444444)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(Q[1]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(int_ap_ready_i_2_n_0),
        .I4(s_axi_control_ARADDR[5]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(Q[1]),
        .I2(int_ap_start5_out),
        .I3(count_appearances_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_input_r[31]_i_3_n_0 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(count_appearances_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_r[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_input_r[31]_i_3_n_0 ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_input_r[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[0]),
        .O(int_input_r_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[10]),
        .O(int_input_r_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[11]),
        .O(int_input_r_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[12]),
        .O(int_input_r_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[13]),
        .O(int_input_r_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[14]),
        .O(int_input_r_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[15]),
        .O(int_input_r_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[16]),
        .O(int_input_r_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[17]),
        .O(int_input_r_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[18]),
        .O(int_input_r_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[19]),
        .O(int_input_r_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[1]),
        .O(int_input_r_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[20]),
        .O(int_input_r_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[21]),
        .O(int_input_r_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[22]),
        .O(int_input_r_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[23]),
        .O(int_input_r_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[24]),
        .O(int_input_r_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[25]),
        .O(int_input_r_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[26]),
        .O(int_input_r_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[27]),
        .O(int_input_r_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[28]),
        .O(int_input_r_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[29]),
        .O(int_input_r_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[2]),
        .O(int_input_r_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[30]),
        .O(int_input_r_reg02_out[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_input_r[31]_i_1 
       (.I0(\int_input_r[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_input_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[31]),
        .O(int_input_r_reg02_out[31]));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_input_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_input_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[32]),
        .O(int_input_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[33]),
        .O(int_input_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[34]),
        .O(int_input_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[35]),
        .O(int_input_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[36]),
        .O(int_input_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[37]),
        .O(int_input_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[38]),
        .O(int_input_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[39]),
        .O(int_input_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[3]),
        .O(int_input_r_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[40]),
        .O(int_input_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[41]),
        .O(int_input_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[42]),
        .O(int_input_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[43]),
        .O(int_input_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[44]),
        .O(int_input_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[45]),
        .O(int_input_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[46]),
        .O(int_input_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[47]),
        .O(int_input_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[48]),
        .O(int_input_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[49]),
        .O(int_input_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[4]),
        .O(int_input_r_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[50]),
        .O(int_input_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[51]),
        .O(int_input_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[52]),
        .O(int_input_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[53]),
        .O(int_input_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[54]),
        .O(int_input_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[55]),
        .O(int_input_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[56]),
        .O(int_input_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[57]),
        .O(int_input_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[58]),
        .O(int_input_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[59]),
        .O(int_input_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[5]),
        .O(int_input_r_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[60]),
        .O(int_input_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[61]),
        .O(int_input_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[62]),
        .O(int_input_r_reg0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_input_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_input_r[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_input_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[63]),
        .O(int_input_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[6]),
        .O(int_input_r_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[7]),
        .O(int_input_r_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[8]),
        .O(int_input_r_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[9]),
        .O(int_input_r_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[0]),
        .Q(input_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[10]),
        .Q(input_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[11]),
        .Q(input_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[12]),
        .Q(input_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[13]),
        .Q(input_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[14]),
        .Q(input_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[15]),
        .Q(input_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[16]),
        .Q(input_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[17]),
        .Q(input_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[18]),
        .Q(input_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[19]),
        .Q(input_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[1]),
        .Q(input_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[20]),
        .Q(input_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[21]),
        .Q(input_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[22]),
        .Q(input_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[23]),
        .Q(input_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[24]),
        .Q(input_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[25]),
        .Q(input_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[26]),
        .Q(input_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[27]),
        .Q(input_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[28]),
        .Q(input_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[29]),
        .Q(input_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[2]),
        .Q(input_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[30]),
        .Q(input_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[31]),
        .Q(input_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[0]),
        .Q(input_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[1]),
        .Q(input_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[2]),
        .Q(input_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[3]),
        .Q(input_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[4]),
        .Q(input_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[5]),
        .Q(input_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[6]),
        .Q(input_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[7]),
        .Q(input_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[3]),
        .Q(input_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[8]),
        .Q(input_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[9]),
        .Q(input_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[10]),
        .Q(input_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[11]),
        .Q(input_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[12]),
        .Q(input_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[13]),
        .Q(input_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[14]),
        .Q(input_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[15]),
        .Q(input_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[16]),
        .Q(input_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[17]),
        .Q(input_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[4]),
        .Q(input_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[18]),
        .Q(input_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[19]),
        .Q(input_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[20]),
        .Q(input_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[21]),
        .Q(input_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[22]),
        .Q(input_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[23]),
        .Q(input_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[24]),
        .Q(input_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[25]),
        .Q(input_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[26]),
        .Q(input_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[27]),
        .Q(input_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[5]),
        .Q(input_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[28]),
        .Q(input_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[29]),
        .Q(input_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[30]),
        .Q(input_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[31]),
        .Q(input_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[6]),
        .Q(input_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[7]),
        .Q(input_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[8]),
        .Q(input_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg02_out[9]),
        .Q(input_r[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_output_r_reg[0]_0 [1]),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(\int_isr[0]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\int_isr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \int_isr[1]_i_1 
       (.I0(\int_ier_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(\int_isr[0]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    int_output_r_ap_vld_i_1
       (.I0(\int_isr[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_output_r_reg[0]_0 [1]),
        .I5(int_output_r_ap_vld),
        .O(int_output_r_ap_vld_i_1_n_0));
  FDRE int_output_r_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_output_r_ap_vld_i_1_n_0),
        .Q(int_output_r_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[0]),
        .Q(int_output_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[1]),
        .Q(int_output_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[2]),
        .Q(int_output_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[3]),
        .Q(int_output_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[4]),
        .Q(int_output_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[5]),
        .Q(int_output_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[6]),
        .Q(int_output_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[7]),
        .Q(int_output_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r_reg[0]_0 [1]),
        .D(D[8]),
        .Q(int_output_r[8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(\int_output_r_reg[0]_0 [1]),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_4_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(int_ap_ready_i_2_n_0),
        .I2(ar_hs),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \rdata[0]_i_2 
       (.I0(input_r[32]),
        .I1(int_output_r[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000001010FF00)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[0]_i_4 
       (.I0(count_appearances_U0_ap_start),
        .I1(input_r[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_output_r_ap_vld),
        .O(\rdata[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[10]_i_1 
       (.I0(input_r[42]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[10]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[11]_i_1 
       (.I0(input_r[43]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[11]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[12]_i_1 
       (.I0(input_r[44]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[12]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[13]_i_1 
       (.I0(input_r[45]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[13]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[14]_i_1 
       (.I0(input_r[46]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[14]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[15]_i_1 
       (.I0(input_r[47]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[15]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[16]_i_1 
       (.I0(input_r[48]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[16]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[17]_i_1 
       (.I0(input_r[49]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[17]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[18]_i_1 
       (.I0(input_r[50]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[18]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[19]_i_1 
       (.I0(input_r[51]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[19]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(\rdata[1]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \rdata[1]_i_2 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_r[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCA00CA0)) 
    \rdata[1]_i_3 
       (.I0(data3[1]),
        .I1(input_r[33]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(int_output_r[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[20]_i_1 
       (.I0(input_r[52]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[20]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[21]_i_1 
       (.I0(input_r[53]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[21]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[22]_i_1 
       (.I0(input_r[54]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[22]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[23]_i_1 
       (.I0(input_r[55]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[23]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[24]_i_1 
       (.I0(input_r[56]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[24]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[25]_i_1 
       (.I0(input_r[57]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[25]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[26]_i_1 
       (.I0(input_r[58]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[26]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[27]_i_1 
       (.I0(input_r[59]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[27]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[28]_i_1 
       (.I0(input_r[60]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[28]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[29]_i_1 
       (.I0(input_r[61]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[29]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[34]),
        .I4(int_output_r[2]),
        .I5(\rdata[2]_i_2_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[2]_i_2 
       (.I0(input_r[2]),
        .I1(p_4_in[2]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[30]_i_1 
       (.I0(input_r[62]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[30]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_2 
       (.I0(input_r[63]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(input_r[31]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[35]),
        .I4(int_output_r[3]),
        .I5(\rdata[3]_i_2_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[3]_i_2 
       (.I0(input_r[3]),
        .I1(int_ap_ready),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[4]_i_1 
       (.I0(input_r[4]),
        .I1(input_r[36]),
        .I2(int_output_r[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_1 
       (.I0(input_r[5]),
        .I1(input_r[37]),
        .I2(int_output_r[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_1 
       (.I0(input_r[6]),
        .I1(input_r[38]),
        .I2(int_output_r[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[39]),
        .I4(int_output_r[7]),
        .I5(\rdata[7]_i_2_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[7]_i_2 
       (.I0(input_r[7]),
        .I1(p_4_in[7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888808888)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_2 
       (.I0(input_r[8]),
        .I1(input_r[40]),
        .I2(int_output_r[8]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(input_r[9]),
        .I2(input_r[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[8]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[8]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[8]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[8]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances
   (icmp_ln32_reg_260,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ap_done_reg,
    \bus_wide_gen.data_valid_reg ,
    Q,
    push,
    \count_fu_66_reg[31] ,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_we1,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_ap_done,
    in,
    count_appearances_U0_appearances_address1,
    count_appearances_U0_appearances_address0,
    \prev_1_fu_58_reg[1] ,
    \ap_CS_fsm_reg[130]_0 ,
    \count_fu_66_reg[31]_0 ,
    DIBDI,
    E,
    ap_clk,
    ap_rst_n_inv,
    gmem_RVALID,
    gmem_ARREADY,
    ap_rst_n,
    D,
    count_1_fu_200_p2,
    \ap_CS_fsm_reg[128]_0 ,
    count_appearances_U0_ap_continue,
    \gmem_addr_reg_2947_reg[63]_0 ,
    count_appearances_U0_ap_start,
    count_threshold_U0_ap_start,
    tptr,
    p_0_in__0,
    ram_reg,
    \prev_2_reg_253_reg[7] );
  output icmp_ln32_reg_260;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output ap_done_reg;
  output \bus_wide_gen.data_valid_reg ;
  output [4:0]Q;
  output push;
  output [31:0]\count_fu_66_reg[31] ;
  output count_appearances_U0_appearances_we0;
  output count_appearances_U0_appearances_we1;
  output count_appearances_U0_appearances_ce1;
  output count_appearances_U0_ap_done;
  output [64:0]in;
  output [7:0]count_appearances_U0_appearances_address1;
  output [6:0]count_appearances_U0_appearances_address0;
  output \prev_1_fu_58_reg[1] ;
  output \ap_CS_fsm_reg[130]_0 ;
  output [31:0]\count_fu_66_reg[31]_0 ;
  output [31:0]DIBDI;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem_RVALID;
  input gmem_ARREADY;
  input ap_rst_n;
  input [0:0]D;
  input [30:0]count_1_fu_200_p2;
  input [1:0]\ap_CS_fsm_reg[128]_0 ;
  input count_appearances_U0_ap_continue;
  input [63:0]\gmem_addr_reg_2947_reg[63]_0 ;
  input count_appearances_U0_ap_start;
  input count_threshold_U0_ap_start;
  input tptr;
  input p_0_in__0;
  input ram_reg;
  input [7:0]\prev_2_reg_253_reg[7] ;

  wire [0:0]D;
  wire [31:0]DIBDI;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[118]_i_10_n_0 ;
  wire \ap_CS_fsm[118]_i_11_n_0 ;
  wire \ap_CS_fsm[118]_i_12_n_0 ;
  wire \ap_CS_fsm[118]_i_13_n_0 ;
  wire \ap_CS_fsm[118]_i_14_n_0 ;
  wire \ap_CS_fsm[118]_i_15_n_0 ;
  wire \ap_CS_fsm[118]_i_16_n_0 ;
  wire \ap_CS_fsm[118]_i_17_n_0 ;
  wire \ap_CS_fsm[118]_i_18_n_0 ;
  wire \ap_CS_fsm[118]_i_19_n_0 ;
  wire \ap_CS_fsm[118]_i_20_n_0 ;
  wire \ap_CS_fsm[118]_i_21_n_0 ;
  wire \ap_CS_fsm[118]_i_22_n_0 ;
  wire \ap_CS_fsm[118]_i_23_n_0 ;
  wire \ap_CS_fsm[118]_i_24_n_0 ;
  wire \ap_CS_fsm[118]_i_25_n_0 ;
  wire \ap_CS_fsm[118]_i_26_n_0 ;
  wire \ap_CS_fsm[118]_i_27_n_0 ;
  wire \ap_CS_fsm[118]_i_28_n_0 ;
  wire \ap_CS_fsm[118]_i_29_n_0 ;
  wire \ap_CS_fsm[118]_i_2_n_0 ;
  wire \ap_CS_fsm[118]_i_30_n_0 ;
  wire \ap_CS_fsm[118]_i_31_n_0 ;
  wire \ap_CS_fsm[118]_i_32_n_0 ;
  wire \ap_CS_fsm[118]_i_33_n_0 ;
  wire \ap_CS_fsm[118]_i_3_n_0 ;
  wire \ap_CS_fsm[118]_i_4_n_0 ;
  wire \ap_CS_fsm[118]_i_5_n_0 ;
  wire \ap_CS_fsm[118]_i_6_n_0 ;
  wire \ap_CS_fsm[118]_i_7_n_0 ;
  wire \ap_CS_fsm[118]_i_8_n_0 ;
  wire \ap_CS_fsm[118]_i_9_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[128]_0 ;
  wire \ap_CS_fsm_reg[130]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [130:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.data_valid_reg ;
  wire [30:0]count_1_fu_200_p2;
  wire count_appearances_U0_ap_continue;
  wire count_appearances_U0_ap_done;
  wire count_appearances_U0_ap_start;
  wire [6:0]count_appearances_U0_appearances_address0;
  wire [7:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire [31:0]\count_fu_66_reg[31] ;
  wire [31:0]\count_fu_66_reg[31]_0 ;
  wire count_threshold_U0_ap_start;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [63:0]gmem_addr_reg_2947;
  wire [63:0]\gmem_addr_reg_2947_reg[63]_0 ;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_n_121;
  wire icmp_ln32_reg_260;
  wire [64:0]in;
  wire p_0_in__0;
  wire \prev_1_fu_58_reg[1] ;
  wire [7:0]\prev_2_reg_253_reg[7] ;
  wire [7:0]prev_reg_2953;
  wire push;
  wire ram_reg;
  wire ram_reg_i_116_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_128_n_0;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_137_n_0;
  wire ram_reg_i_139_n_0;
  wire ram_reg_i_140_n_0;
  wire ram_reg_i_141_n_0;
  wire ram_reg_i_148_n_0;
  wire ram_reg_i_149_n_0;
  wire ram_reg_i_151_n_0;
  wire ram_reg_i_152_n_0;
  wire ram_reg_i_166_n_0;
  wire ram_reg_i_167_n_0;
  wire ram_reg_i_169_n_0;
  wire ram_reg_i_170_n_0;
  wire ram_reg_i_177_n_0;
  wire ram_reg_i_178_n_0;
  wire ram_reg_i_180_n_0;
  wire ram_reg_i_184_n_0;
  wire ram_reg_i_201_n_0;
  wire ram_reg_i_202_n_0;
  wire ram_reg_i_232_n_0;
  wire ram_reg_i_233_n_0;
  wire ram_reg_i_234_n_0;
  wire ram_reg_i_236_n_0;
  wire ram_reg_i_237_n_0;
  wire ram_reg_i_238_n_0;
  wire ram_reg_i_271_n_0;
  wire ram_reg_i_285_n_0;
  wire ram_reg_i_286_n_0;
  wire ram_reg_i_287_n_0;
  wire ram_reg_i_292_n_0;
  wire ram_reg_i_293_n_0;
  wire ram_reg_i_294_n_0;
  wire ram_reg_i_295_n_0;
  wire ram_reg_i_296_n_0;
  wire ram_reg_i_300_n_0;
  wire ram_reg_i_301_n_0;
  wire ram_reg_i_302_n_0;
  wire ram_reg_i_303_n_0;
  wire ram_reg_i_304_n_0;
  wire ram_reg_i_305_n_0;
  wire ram_reg_i_306_n_0;
  wire ram_reg_i_310_n_0;
  wire ram_reg_i_311_n_0;
  wire ram_reg_i_312_n_0;
  wire ram_reg_i_313_n_0;
  wire ram_reg_i_314_n_0;
  wire ram_reg_i_315_n_0;
  wire ram_reg_i_316_n_0;
  wire ram_reg_i_317_n_0;
  wire ram_reg_i_329_n_0;
  wire ram_reg_i_330_n_0;
  wire ram_reg_i_331_n_0;
  wire ram_reg_i_332_n_0;
  wire ram_reg_i_333_n_0;
  wire ram_reg_i_334_n_0;
  wire ram_reg_i_335_n_0;
  wire ram_reg_i_336_n_0;
  wire ram_reg_i_337_n_0;
  wire ram_reg_i_352_n_0;
  wire ram_reg_i_353_n_0;
  wire ram_reg_i_354_n_0;
  wire ram_reg_i_355_n_0;
  wire ram_reg_i_356_n_0;
  wire ram_reg_i_357_n_0;
  wire ram_reg_i_358_n_0;
  wire ram_reg_i_359_n_0;
  wire ram_reg_i_360_n_0;
  wire ram_reg_i_361_n_0;
  wire ram_reg_i_362_n_0;
  wire ram_reg_i_363_n_0;
  wire ram_reg_i_372_n_0;
  wire ram_reg_i_373_n_0;
  wire ram_reg_i_374_n_0;
  wire ram_reg_i_375_n_0;
  wire ram_reg_i_376_n_0;
  wire ram_reg_i_377_n_0;
  wire ram_reg_i_378_n_0;
  wire ram_reg_i_379_n_0;
  wire ram_reg_i_380_n_0;
  wire ram_reg_i_388_n_0;
  wire ram_reg_i_401_n_0;
  wire ram_reg_i_419_n_0;
  wire ram_reg_i_437_n_0;
  wire ram_reg_i_438_n_0;
  wire ram_reg_i_439_n_0;
  wire ram_reg_i_440_n_0;
  wire ram_reg_i_441_n_0;
  wire ram_reg_i_442_n_0;
  wire ram_reg_i_443_n_0;
  wire ram_reg_i_444_n_0;
  wire ram_reg_i_445_n_0;
  wire ram_reg_i_446_n_0;
  wire ram_reg_i_447_n_0;
  wire ram_reg_i_448_n_0;
  wire ram_reg_i_449_n_0;
  wire ram_reg_i_455_n_0;
  wire ram_reg_i_456_n_0;
  wire ram_reg_i_457_n_0;
  wire ram_reg_i_458_n_0;
  wire ram_reg_i_459_n_0;
  wire ram_reg_i_461_n_0;
  wire ram_reg_i_470_n_0;
  wire ram_reg_i_471_n_0;
  wire ram_reg_i_472_n_0;
  wire ram_reg_i_473_n_0;
  wire ram_reg_i_474_n_0;
  wire ram_reg_i_475_n_0;
  wire ram_reg_i_476_n_0;
  wire ram_reg_i_477_n_0;
  wire ram_reg_i_483_n_0;
  wire ram_reg_i_484_n_0;
  wire ram_reg_i_485_n_0;
  wire ram_reg_i_486_n_0;
  wire ram_reg_i_487_n_0;
  wire ram_reg_i_488_n_0;
  wire ram_reg_i_489_n_0;
  wire ram_reg_i_490_n_0;
  wire ram_reg_i_491_n_0;
  wire ram_reg_i_492_n_0;
  wire ram_reg_i_493_n_0;
  wire ram_reg_i_494_n_0;
  wire ram_reg_i_495_n_0;
  wire ram_reg_i_496_n_0;
  wire ram_reg_i_497_n_0;
  wire ram_reg_i_507_n_0;
  wire ram_reg_i_508_n_0;
  wire ram_reg_i_509_n_0;
  wire ram_reg_i_510_n_0;
  wire ram_reg_i_511_n_0;
  wire ram_reg_i_512_n_0;
  wire ram_reg_i_516_n_0;
  wire ram_reg_i_528_n_0;
  wire ram_reg_i_529_n_0;
  wire ram_reg_i_530_n_0;
  wire ram_reg_i_531_n_0;
  wire ram_reg_i_532_n_0;
  wire ram_reg_i_533_n_0;
  wire ram_reg_i_534_n_0;
  wire ram_reg_i_535_n_0;
  wire ram_reg_i_536_n_0;
  wire ram_reg_i_537_n_0;
  wire ram_reg_i_538_n_0;
  wire ram_reg_i_539_n_0;
  wire ram_reg_i_540_n_0;
  wire ram_reg_i_541_n_0;
  wire ram_reg_i_542_n_0;
  wire ram_reg_i_543_n_0;
  wire ram_reg_i_544_n_0;
  wire ram_reg_i_546_n_0;
  wire ram_reg_i_550_n_0;
  wire ram_reg_i_551_n_0;
  wire ram_reg_i_552_n_0;
  wire ram_reg_i_563_n_0;
  wire ram_reg_i_564_n_0;
  wire ram_reg_i_565_n_0;
  wire ram_reg_i_566_n_0;
  wire ram_reg_i_567_n_0;
  wire ram_reg_i_568_n_0;
  wire ram_reg_i_569_n_0;
  wire ram_reg_i_570_n_0;
  wire ram_reg_i_571_n_0;
  wire ram_reg_i_572_n_0;
  wire ram_reg_i_573_n_0;
  wire ram_reg_i_589_n_0;
  wire ram_reg_i_590_n_0;
  wire ram_reg_i_591_n_0;
  wire ram_reg_i_96_n_0;
  wire tptr;

  LUT4 #(
    .INIT(16'hEFAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[4]),
        .I1(ap_done_reg),
        .I2(count_appearances_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[118]_i_1 
       (.I0(\ap_CS_fsm[118]_i_2_n_0 ),
        .I1(\ap_CS_fsm[118]_i_3_n_0 ),
        .I2(\ap_CS_fsm[118]_i_4_n_0 ),
        .I3(\ap_CS_fsm[118]_i_5_n_0 ),
        .I4(\ap_CS_fsm[118]_i_6_n_0 ),
        .I5(\ap_CS_fsm[118]_i_7_n_0 ),
        .O(ap_NS_fsm[118]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_10 
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .O(\ap_CS_fsm[118]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_11 
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state31),
        .O(\ap_CS_fsm[118]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_12 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .O(\ap_CS_fsm[118]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_13 
       (.I0(\ap_CS_fsm[118]_i_26_n_0 ),
        .I1(\ap_CS_fsm[118]_i_27_n_0 ),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state54),
        .O(\ap_CS_fsm[118]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_14 
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .I2(ram_reg_i_238_n_0),
        .I3(ap_CS_fsm_state97),
        .I4(ap_CS_fsm_state98),
        .I5(\ap_CS_fsm[118]_i_28_n_0 ),
        .O(\ap_CS_fsm[118]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_15 
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[118]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_16 
       (.I0(\ap_CS_fsm[118]_i_29_n_0 ),
        .I1(ap_CS_fsm_state119),
        .I2(Q[4]),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state114),
        .I5(\ap_CS_fsm[118]_i_30_n_0 ),
        .O(\ap_CS_fsm[118]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[118]_i_17 
       (.I0(\ap_CS_fsm[118]_i_31_n_0 ),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_358_n_0),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state75),
        .O(\ap_CS_fsm[118]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[118]_i_18 
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .O(\ap_CS_fsm[118]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_19 
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .O(\ap_CS_fsm[118]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[118]_i_2 
       (.I0(\ap_CS_fsm[118]_i_8_n_0 ),
        .I1(\ap_CS_fsm[118]_i_9_n_0 ),
        .I2(\ap_CS_fsm[118]_i_10_n_0 ),
        .I3(\ap_CS_fsm[118]_i_11_n_0 ),
        .I4(\ap_CS_fsm[118]_i_12_n_0 ),
        .I5(\ap_CS_fsm[118]_i_13_n_0 ),
        .O(\ap_CS_fsm[118]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_20 
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state81),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state74),
        .O(\ap_CS_fsm[118]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_21 
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .O(\ap_CS_fsm[118]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_22 
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state108),
        .I3(\ap_CS_fsm[118]_i_32_n_0 ),
        .I4(ap_CS_fsm_state72),
        .I5(ap_CS_fsm_state71),
        .O(\ap_CS_fsm[118]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[118]_i_23 
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state124),
        .O(\ap_CS_fsm[118]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_24 
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[118]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_25 
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[118]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[118]_i_26 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .O(\ap_CS_fsm[118]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[118]_i_27 
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .O(\ap_CS_fsm[118]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_28 
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state99),
        .O(\ap_CS_fsm[118]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_29 
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state117),
        .I2(\ap_CS_fsm[118]_i_33_n_0 ),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state116),
        .I5(ram_reg_i_456_n_0),
        .O(\ap_CS_fsm[118]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[118]_i_3 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[118]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_30 
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .O(\ap_CS_fsm[118]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[118]_i_31 
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .O(\ap_CS_fsm[118]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_32 
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .O(\ap_CS_fsm[118]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[118]_i_33 
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .O(\ap_CS_fsm[118]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[118]_i_4 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[118]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_5 
       (.I0(\ap_CS_fsm[118]_i_14_n_0 ),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(\ap_CS_fsm[118]_i_15_n_0 ),
        .O(\ap_CS_fsm[118]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ap_CS_fsm[118]_i_6 
       (.I0(\ap_CS_fsm[118]_i_16_n_0 ),
        .I1(\ap_CS_fsm[118]_i_17_n_0 ),
        .I2(\ap_CS_fsm[118]_i_18_n_0 ),
        .I3(\ap_CS_fsm[118]_i_19_n_0 ),
        .I4(ap_CS_fsm_state130),
        .I5(ap_CS_fsm_state129),
        .O(\ap_CS_fsm[118]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[118]_i_7 
       (.I0(\ap_CS_fsm[118]_i_20_n_0 ),
        .I1(\ap_CS_fsm[118]_i_21_n_0 ),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state89),
        .I5(\ap_CS_fsm[118]_i_22_n_0 ),
        .O(\ap_CS_fsm[118]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[118]_i_8 
       (.I0(\ap_CS_fsm[118]_i_23_n_0 ),
        .I1(ram_reg_i_311_n_0),
        .I2(\ap_CS_fsm[118]_i_24_n_0 ),
        .I3(ram_reg_i_317_n_0),
        .I4(\ap_CS_fsm[118]_i_25_n_0 ),
        .I5(ram_reg_i_448_n_0),
        .O(\ap_CS_fsm[118]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[118]_i_9 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[118]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(ap_CS_fsm_state120),
        .I1(gmem_ARREADY),
        .I2(Q[1]),
        .O(ap_NS_fsm[120]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hC2)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(gmem_ARREADY),
        .O(ap_NS_fsm[121]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[127]_i_1 
       (.I0(gmem_RVALID),
        .I1(ap_CS_fsm_state127),
        .I2(Q[3]),
        .O(ap_NS_fsm[127]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(count_appearances_U0_ap_start),
        .I2(ap_done_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[118]),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[128]_0 [0]),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[127]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[128]_0 [1]),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[129]),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[130]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(Q[4]),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(count_appearances_U0_ap_continue),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__4
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .O(count_appearances_U0_ap_done));
  FDRE \gmem_addr_reg_2947_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [0]),
        .Q(gmem_addr_reg_2947[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [10]),
        .Q(gmem_addr_reg_2947[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [11]),
        .Q(gmem_addr_reg_2947[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [12]),
        .Q(gmem_addr_reg_2947[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [13]),
        .Q(gmem_addr_reg_2947[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [14]),
        .Q(gmem_addr_reg_2947[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [15]),
        .Q(gmem_addr_reg_2947[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [16]),
        .Q(gmem_addr_reg_2947[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [17]),
        .Q(gmem_addr_reg_2947[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [18]),
        .Q(gmem_addr_reg_2947[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [19]),
        .Q(gmem_addr_reg_2947[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [1]),
        .Q(gmem_addr_reg_2947[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [20]),
        .Q(gmem_addr_reg_2947[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [21]),
        .Q(gmem_addr_reg_2947[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [22]),
        .Q(gmem_addr_reg_2947[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [23]),
        .Q(gmem_addr_reg_2947[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [24]),
        .Q(gmem_addr_reg_2947[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [25]),
        .Q(gmem_addr_reg_2947[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [26]),
        .Q(gmem_addr_reg_2947[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [27]),
        .Q(gmem_addr_reg_2947[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [28]),
        .Q(gmem_addr_reg_2947[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [29]),
        .Q(gmem_addr_reg_2947[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [2]),
        .Q(gmem_addr_reg_2947[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [30]),
        .Q(gmem_addr_reg_2947[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [31]),
        .Q(gmem_addr_reg_2947[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[32] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [32]),
        .Q(gmem_addr_reg_2947[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[33] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [33]),
        .Q(gmem_addr_reg_2947[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[34] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [34]),
        .Q(gmem_addr_reg_2947[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[35] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [35]),
        .Q(gmem_addr_reg_2947[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[36] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [36]),
        .Q(gmem_addr_reg_2947[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[37] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [37]),
        .Q(gmem_addr_reg_2947[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[38] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [38]),
        .Q(gmem_addr_reg_2947[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[39] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [39]),
        .Q(gmem_addr_reg_2947[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [3]),
        .Q(gmem_addr_reg_2947[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[40] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [40]),
        .Q(gmem_addr_reg_2947[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[41] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [41]),
        .Q(gmem_addr_reg_2947[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[42] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [42]),
        .Q(gmem_addr_reg_2947[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[43] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [43]),
        .Q(gmem_addr_reg_2947[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[44] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [44]),
        .Q(gmem_addr_reg_2947[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[45] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [45]),
        .Q(gmem_addr_reg_2947[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[46] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [46]),
        .Q(gmem_addr_reg_2947[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[47] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [47]),
        .Q(gmem_addr_reg_2947[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[48] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [48]),
        .Q(gmem_addr_reg_2947[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[49] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [49]),
        .Q(gmem_addr_reg_2947[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [4]),
        .Q(gmem_addr_reg_2947[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[50] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [50]),
        .Q(gmem_addr_reg_2947[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[51] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [51]),
        .Q(gmem_addr_reg_2947[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[52] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [52]),
        .Q(gmem_addr_reg_2947[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[53] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [53]),
        .Q(gmem_addr_reg_2947[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[54] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [54]),
        .Q(gmem_addr_reg_2947[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[55] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [55]),
        .Q(gmem_addr_reg_2947[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[56] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [56]),
        .Q(gmem_addr_reg_2947[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[57] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [57]),
        .Q(gmem_addr_reg_2947[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[58] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [58]),
        .Q(gmem_addr_reg_2947[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[59] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [59]),
        .Q(gmem_addr_reg_2947[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [5]),
        .Q(gmem_addr_reg_2947[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[60] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [60]),
        .Q(gmem_addr_reg_2947[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[61] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [61]),
        .Q(gmem_addr_reg_2947[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[62] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [62]),
        .Q(gmem_addr_reg_2947[62]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[63] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [63]),
        .Q(gmem_addr_reg_2947[63]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [6]),
        .Q(gmem_addr_reg_2947[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [7]),
        .Q(gmem_addr_reg_2947[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [8]),
        .Q(gmem_addr_reg_2947[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2947_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\gmem_addr_reg_2947_reg[63]_0 [9]),
        .Q(gmem_addr_reg_2947[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances_Pipeline_APPEARANCES grp_count_appearances_Pipeline_APPEARANCES_fu_2899
       (.D(ap_NS_fsm[130:129]),
        .DIBDI(DIBDI),
        .E(E),
        .Q({Q[4],ap_CS_fsm_state130,ap_CS_fsm_state129,Q[3],ap_CS_fsm_state127,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state5,ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[130] (\ap_CS_fsm_reg[130]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_loop_init_int_reg(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_n_121),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .count_1_fu_200_p2(count_1_fu_200_p2),
        .count_appearances_U0_appearances_address0(count_appearances_U0_appearances_address0),
        .count_appearances_U0_appearances_address1(count_appearances_U0_appearances_address1),
        .count_appearances_U0_appearances_ce1(count_appearances_U0_appearances_ce1),
        .count_appearances_U0_appearances_we0(count_appearances_U0_appearances_we0),
        .count_appearances_U0_appearances_we1(count_appearances_U0_appearances_we1),
        .\count_fu_66_reg[0]_0 (D),
        .\count_fu_66_reg[31]_0 (\count_fu_66_reg[31] ),
        .\count_fu_66_reg[31]_1 (\count_fu_66_reg[31]_0 ),
        .count_threshold_U0_ap_start(count_threshold_U0_ap_start),
        .gmem_RVALID(gmem_RVALID),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .icmp_ln32_reg_260(icmp_ln32_reg_260),
        .p_0_in__0(p_0_in__0),
        .\prev_1_fu_58_reg[1]_0 (\prev_1_fu_58_reg[1] ),
        .\prev_1_fu_58_reg[7]_0 (prev_reg_2953),
        .\prev_2_reg_253_reg[7]_0 (\prev_2_reg_253_reg[7] ),
        .ram_reg(ram_reg_i_166_n_0),
        .ram_reg_0(ram_reg_i_167_n_0),
        .ram_reg_1(ram_reg_i_169_n_0),
        .ram_reg_10(ram_reg_i_233_n_0),
        .ram_reg_11(ram_reg_i_148_n_0),
        .ram_reg_12(ram_reg_i_149_n_0),
        .ram_reg_13(ram_reg_i_151_n_0),
        .ram_reg_14(ram_reg_i_152_n_0),
        .ram_reg_15(ram_reg_i_202_n_0),
        .ram_reg_16(ram_reg_i_137_n_0),
        .ram_reg_17(ram_reg_i_139_n_0),
        .ram_reg_18(ram_reg_i_140_n_0),
        .ram_reg_19(ram_reg_i_141_n_0),
        .ram_reg_2(ram_reg_i_116_n_0),
        .ram_reg_20(ram_reg_i_122_n_0),
        .ram_reg_21(ram_reg_i_123_n_0),
        .ram_reg_22(ram_reg_i_118_n_0),
        .ram_reg_23(ram_reg_i_119_n_0),
        .ram_reg_24(ram_reg_i_124_n_0),
        .ram_reg_25(ram_reg_i_128_n_0),
        .ram_reg_26(ram_reg_i_129_n_0),
        .ram_reg_27(ram_reg_i_130_n_0),
        .ram_reg_28(ram_reg_i_184_n_0),
        .ram_reg_29(ram_reg_i_234_n_0),
        .ram_reg_3(ram_reg_i_170_n_0),
        .ram_reg_30(ram_reg_i_236_n_0),
        .ram_reg_31(ram_reg_i_117_n_0),
        .ram_reg_32(ram_reg_i_96_n_0),
        .ram_reg_33(ram_reg),
        .ram_reg_4(ram_reg_i_201_n_0),
        .ram_reg_5(ram_reg_i_131_n_0),
        .ram_reg_6(ram_reg_i_177_n_0),
        .ram_reg_7(ram_reg_i_178_n_0),
        .ram_reg_8(ram_reg_i_180_n_0),
        .ram_reg_9(ram_reg_i_232_n_0),
        .ram_reg_i_194_0(ram_reg_i_313_n_0),
        .ram_reg_i_194_1(ram_reg_i_287_n_0),
        .ram_reg_i_64_0(ram_reg_i_300_n_0),
        .ram_reg_i_80_0(ram_reg_i_292_n_0),
        .ram_reg_i_82_0(ram_reg_i_301_n_0),
        .ram_reg_i_84_0(ram_reg_i_316_n_0),
        .ram_reg_i_84_1(ram_reg_i_388_n_0),
        .ram_reg_i_86_0(ram_reg_i_333_n_0),
        .ram_reg_i_86_1(ram_reg_i_334_n_0),
        .ram_reg_i_86_2(ram_reg_i_337_n_0),
        .ram_reg_i_90_0(ram_reg_i_419_n_0),
        .ram_reg_i_90_1(ram_reg_i_363_n_0),
        .ram_reg_i_90_2(ram_reg_i_362_n_0),
        .ram_reg_i_90_3(\ap_CS_fsm[118]_i_3_n_0 ),
        .ram_reg_i_90_4(ram_reg_i_358_n_0),
        .ram_reg_i_90_5(ram_reg_i_360_n_0),
        .ram_reg_i_93_0(ram_reg_i_379_n_0),
        .ram_reg_i_93_1(ram_reg_i_380_n_0),
        .ram_reg_i_95_0(ram_reg_i_359_n_0),
        .ram_reg_i_95_1(ram_reg_i_443_n_0),
        .tptr(tptr));
  FDRE #(
    .INIT(1'b0)) 
    grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_n_121),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(gmem_ARREADY),
        .O(push));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(gmem_addr_reg_2947[0]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [0]),
        .I4(Q[1]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[10]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [10]),
        .I4(Q[1]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[11]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [11]),
        .I4(Q[1]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[12]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [12]),
        .I4(Q[1]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[13]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [13]),
        .I4(Q[1]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[14]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [14]),
        .I4(Q[1]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[15]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [15]),
        .I4(Q[1]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[16]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [16]),
        .I4(Q[1]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[17]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [17]),
        .I4(Q[1]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[18]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [18]),
        .I4(Q[1]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[19]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [19]),
        .I4(Q[1]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[1]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [1]),
        .I4(Q[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[20]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [20]),
        .I4(Q[1]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[21]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [21]),
        .I4(Q[1]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[22]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [22]),
        .I4(Q[1]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[23]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [23]),
        .I4(Q[1]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[24]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [24]),
        .I4(Q[1]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[25]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [25]),
        .I4(Q[1]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[26]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [26]),
        .I4(Q[1]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[27]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [27]),
        .I4(Q[1]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[28]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [28]),
        .I4(Q[1]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[29]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [29]),
        .I4(Q[1]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[2]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [2]),
        .I4(Q[1]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[30]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [30]),
        .I4(Q[1]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[31]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [31]),
        .I4(Q[1]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[32]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [32]),
        .I4(Q[1]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[33]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [33]),
        .I4(Q[1]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[34]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [34]),
        .I4(Q[1]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[35]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [35]),
        .I4(Q[1]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[36]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [36]),
        .I4(Q[1]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[37]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [37]),
        .I4(Q[1]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[38]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [38]),
        .I4(Q[1]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[39]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [39]),
        .I4(Q[1]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[3]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [3]),
        .I4(Q[1]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[40]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [40]),
        .I4(Q[1]),
        .O(in[40]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[41]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [41]),
        .I4(Q[1]),
        .O(in[41]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[42]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [42]),
        .I4(Q[1]),
        .O(in[42]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[43]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [43]),
        .I4(Q[1]),
        .O(in[43]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[44]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [44]),
        .I4(Q[1]),
        .O(in[44]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[45]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [45]),
        .I4(Q[1]),
        .O(in[45]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[46]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [46]),
        .I4(Q[1]),
        .O(in[46]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[47]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [47]),
        .I4(Q[1]),
        .O(in[47]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[48]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [48]),
        .I4(Q[1]),
        .O(in[48]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[49]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [49]),
        .I4(Q[1]),
        .O(in[49]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[4]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [4]),
        .I4(Q[1]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[50]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [50]),
        .I4(Q[1]),
        .O(in[50]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[51]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [51]),
        .I4(Q[1]),
        .O(in[51]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[52]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [52]),
        .I4(Q[1]),
        .O(in[52]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[53]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [53]),
        .I4(Q[1]),
        .O(in[53]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[54]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [54]),
        .I4(Q[1]),
        .O(in[54]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[55]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [55]),
        .I4(Q[1]),
        .O(in[55]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[56]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [56]),
        .I4(Q[1]),
        .O(in[56]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[57]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [57]),
        .I4(Q[1]),
        .O(in[57]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[58]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [58]),
        .I4(Q[1]),
        .O(in[58]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[59]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [59]),
        .I4(Q[1]),
        .O(in[59]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[5]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [5]),
        .I4(Q[1]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[60]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [60]),
        .I4(Q[1]),
        .O(in[60]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][61]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[61]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [61]),
        .I4(Q[1]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][62]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[62]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [62]),
        .I4(Q[1]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][63]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[63]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [63]),
        .I4(Q[1]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[3][64]_srl4_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(gmem_ARREADY),
        .O(in[64]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[6]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [6]),
        .I4(Q[1]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[7]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [7]),
        .I4(Q[1]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[8]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [8]),
        .I4(Q[1]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(gmem_addr_reg_2947[9]),
        .I1(gmem_ARREADY),
        .I2(Q[2]),
        .I3(\gmem_addr_reg_2947_reg[63]_0 [9]),
        .I4(Q[1]),
        .O(in[9]));
  FDRE \prev_reg_2953_reg[0] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [0]),
        .Q(prev_reg_2953[0]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[1] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [1]),
        .Q(prev_reg_2953[1]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[2] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [2]),
        .Q(prev_reg_2953[2]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[3] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [3]),
        .Q(prev_reg_2953[3]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[4] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [4]),
        .Q(prev_reg_2953[4]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[5] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [5]),
        .Q(prev_reg_2953[5]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[6] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [6]),
        .Q(prev_reg_2953[6]),
        .R(1'b0));
  FDRE \prev_reg_2953_reg[7] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(\prev_2_reg_253_reg[7] [7]),
        .Q(prev_reg_2953[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    ram_reg_i_105
       (.I0(ram_reg_i_237_n_0),
        .I1(ram_reg_i_271_n_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(gmem_ARREADY),
        .O(count_appearances_U0_appearances_we1));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_116
       (.I0(ram_reg_i_131_n_0),
        .I1(ram_reg_i_123_n_0),
        .O(ram_reg_i_116_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_117
       (.I0(ram_reg_i_285_n_0),
        .I1(ram_reg_i_286_n_0),
        .O(ram_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_118
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .I5(\ap_CS_fsm[118]_i_9_n_0 ),
        .O(ram_reg_i_118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_119
       (.I0(ram_reg_i_169_n_0),
        .I1(ram_reg_i_287_n_0),
        .O(ram_reg_i_119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_122
       (.I0(ram_reg_i_292_n_0),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state98),
        .I3(ram_reg_i_131_n_0),
        .O(ram_reg_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_123
       (.I0(ram_reg_i_293_n_0),
        .I1(ram_reg_i_294_n_0),
        .O(ram_reg_i_123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    ram_reg_i_124
       (.I0(ram_reg_i_295_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .I3(ram_reg_i_296_n_0),
        .I4(ram_reg_i_117_n_0),
        .O(ram_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A88)) 
    ram_reg_i_128
       (.I0(ram_reg_i_117_n_0),
        .I1(ram_reg_i_302_n_0),
        .I2(ram_reg_i_303_n_0),
        .I3(ram_reg_i_296_n_0),
        .I4(ap_CS_fsm_state53),
        .I5(\ap_CS_fsm[118]_i_21_n_0 ),
        .O(ram_reg_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_129
       (.I0(ram_reg_i_304_n_0),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .O(ram_reg_i_129_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_130
       (.I0(ram_reg_i_305_n_0),
        .I1(ram_reg_i_306_n_0),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_131
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state108),
        .I5(ram_reg_i_129_n_0),
        .O(ram_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'hAA2AFF3F0000FF3F)) 
    ram_reg_i_137
       (.I0(ram_reg_i_310_n_0),
        .I1(ram_reg_i_304_n_0),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_312_n_0),
        .I4(ram_reg_i_131_n_0),
        .I5(ram_reg_i_123_n_0),
        .O(ram_reg_i_137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    ram_reg_i_139
       (.I0(ram_reg_i_169_n_0),
        .I1(ram_reg_i_313_n_0),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .O(ram_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF03030301)) 
    ram_reg_i_140
       (.I0(ram_reg_i_314_n_0),
        .I1(ap_CS_fsm_state72),
        .I2(ram_reg_i_286_n_0),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ram_reg_i_315_n_0),
        .O(ram_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h888888AA888888A8)) 
    ram_reg_i_141
       (.I0(ram_reg_i_316_n_0),
        .I1(ram_reg_i_296_n_0),
        .I2(ram_reg_i_317_n_0),
        .I3(\ap_CS_fsm[118]_i_21_n_0 ),
        .I4(ap_CS_fsm_state53),
        .I5(\ap_CS_fsm[118]_i_12_n_0 ),
        .O(ram_reg_i_141_n_0));
  MUXF7 ram_reg_i_148
       (.I0(ram_reg_i_329_n_0),
        .I1(ram_reg_i_330_n_0),
        .O(ram_reg_i_148_n_0),
        .S(ram_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h00020202FFFFFFFF)) 
    ram_reg_i_149
       (.I0(ram_reg_i_331_n_0),
        .I1(ap_CS_fsm_state53),
        .I2(ram_reg_i_332_n_0),
        .I3(\ap_CS_fsm[118]_i_11_n_0 ),
        .I4(ram_reg_i_296_n_0),
        .I5(ram_reg_i_316_n_0),
        .O(ram_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAAAAA8)) 
    ram_reg_i_151
       (.I0(ram_reg_i_131_n_0),
        .I1(ram_reg_i_335_n_0),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(\ap_CS_fsm[118]_i_19_n_0 ),
        .I5(ram_reg_i_336_n_0),
        .O(ram_reg_i_151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_152
       (.I0(ram_reg_i_337_n_0),
        .I1(ap_CS_fsm_state127),
        .I2(Q[3]),
        .O(ram_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h08080800AAAAAAAA)) 
    ram_reg_i_166
       (.I0(ram_reg_i_352_n_0),
        .I1(ram_reg_i_353_n_0),
        .I2(ram_reg_i_354_n_0),
        .I3(ap_CS_fsm_state53),
        .I4(ram_reg_i_355_n_0),
        .I5(ram_reg_i_316_n_0),
        .O(ram_reg_i_166_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    ram_reg_i_167
       (.I0(ram_reg_i_356_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_357_n_0),
        .I4(ram_reg_i_313_n_0),
        .O(ram_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ram_reg_i_169
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_314_n_0),
        .I4(ram_reg_i_361_n_0),
        .I5(ram_reg_i_303_n_0),
        .O(ram_reg_i_169_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_170
       (.I0(ram_reg_i_362_n_0),
        .I1(ram_reg_i_131_n_0),
        .I2(Q[3]),
        .I3(ap_CS_fsm_state127),
        .I4(ram_reg_i_363_n_0),
        .O(ram_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h00000000FB007300)) 
    ram_reg_i_177
       (.I0(ram_reg_i_372_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(ram_reg_i_373_n_0),
        .I3(ram_reg_i_374_n_0),
        .I4(ram_reg_i_375_n_0),
        .I5(ram_reg_i_376_n_0),
        .O(ram_reg_i_177_n_0));
  LUT4 #(
    .INIT(16'h08AA)) 
    ram_reg_i_178
       (.I0(ram_reg_i_377_n_0),
        .I1(ram_reg_i_378_n_0),
        .I2(ap_CS_fsm_state16),
        .I3(ram_reg_i_313_n_0),
        .O(ram_reg_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_180
       (.I0(ram_reg_i_232_n_0),
        .I1(ram_reg_i_233_n_0),
        .I2(ram_reg_i_131_n_0),
        .O(ram_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    ram_reg_i_184
       (.I0(ram_reg_i_234_n_0),
        .I1(ram_reg_i_236_n_0),
        .I2(ram_reg_i_359_n_0),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm[118]_i_3_n_0 ),
        .O(ram_reg_i_184_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_201
       (.I0(ram_reg_i_123_n_0),
        .I1(ram_reg_i_131_n_0),
        .I2(Q[4]),
        .O(ram_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAAAAA8)) 
    ram_reg_i_202
       (.I0(ram_reg_i_401_n_0),
        .I1(ram_reg_i_335_n_0),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(\ap_CS_fsm[118]_i_19_n_0 ),
        .I5(ram_reg_i_336_n_0),
        .O(ram_reg_i_202_n_0));
  LUT5 #(
    .INIT(32'hD0D0D0DD)) 
    ram_reg_i_232
       (.I0(ap_CS_fsm_state127),
        .I1(Q[3]),
        .I2(ram_reg_i_437_n_0),
        .I3(ram_reg_i_438_n_0),
        .I4(ram_reg_i_439_n_0),
        .O(ram_reg_i_232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h0000FFF2)) 
    ram_reg_i_233
       (.I0(ram_reg_i_440_n_0),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state89),
        .I3(ram_reg_i_305_n_0),
        .I4(ram_reg_i_441_n_0),
        .O(ram_reg_i_233_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_234
       (.I0(ram_reg_i_442_n_0),
        .I1(ram_reg_i_303_n_0),
        .O(ram_reg_i_234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_236
       (.I0(ram_reg_i_444_n_0),
        .I1(ram_reg_i_118_n_0),
        .O(ram_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_237
       (.I0(ram_reg_i_445_n_0),
        .I1(ram_reg_i_446_n_0),
        .I2(ram_reg_i_447_n_0),
        .I3(ap_CS_fsm_state24),
        .I4(ram_reg_i_448_n_0),
        .I5(ram_reg_i_449_n_0),
        .O(ram_reg_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_238
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(ram_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    ram_reg_i_271
       (.I0(ap_done_reg),
        .I1(count_appearances_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state127),
        .I4(ap_CS_fsm_state126),
        .I5(\ap_CS_fsm_reg[128]_0 [1]),
        .O(ram_reg_i_271_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_285
       (.I0(ap_CS_fsm_state72),
        .I1(ram_reg_i_455_n_0),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state74),
        .O(ram_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_286
       (.I0(ram_reg_i_456_n_0),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_287
       (.I0(ram_reg_i_444_n_0),
        .I1(\ap_CS_fsm[118]_i_3_n_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_292
       (.I0(\ap_CS_fsm[118]_i_15_n_0 ),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_292_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_293
       (.I0(ram_reg_i_457_n_0),
        .I1(ram_reg_i_292_n_0),
        .O(ram_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_294
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state81),
        .I5(ram_reg_i_458_n_0),
        .O(ram_reg_i_294_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_295
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_314_n_0),
        .O(ram_reg_i_295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_296
       (.I0(ram_reg_i_459_n_0),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state35),
        .O(ram_reg_i_296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_300
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm[118]_i_3_n_0 ),
        .O(ram_reg_i_300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_301
       (.I0(ap_CS_fsm_state17),
        .I1(ram_reg_i_444_n_0),
        .O(ram_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_302
       (.I0(ram_reg_i_314_n_0),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state64),
        .O(ram_reg_i_302_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_303
       (.I0(ram_reg_i_459_n_0),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state28),
        .I3(\ap_CS_fsm[118]_i_26_n_0 ),
        .I4(\ap_CS_fsm[118]_i_11_n_0 ),
        .O(ram_reg_i_303_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_304
       (.I0(ram_reg_i_461_n_0),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state114),
        .I4(ap_CS_fsm_state113),
        .O(ram_reg_i_304_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_305
       (.I0(ram_reg_i_294_n_0),
        .I1(ram_reg_i_293_n_0),
        .O(ram_reg_i_305_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_306
       (.I0(ram_reg_i_457_n_0),
        .I1(ram_reg_i_292_n_0),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state98),
        .O(ram_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    ram_reg_i_310
       (.I0(ram_reg_i_306_n_0),
        .I1(ap_CS_fsm_state89),
        .I2(ram_reg_i_293_n_0),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state105),
        .I5(ap_CS_fsm_state106),
        .O(ram_reg_i_310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_311
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state126),
        .I2(Q[3]),
        .O(ram_reg_i_311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_312
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state125),
        .O(ram_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    ram_reg_i_313
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(\ap_CS_fsm[118]_i_9_n_0 ),
        .I5(ram_reg_i_301_n_0),
        .O(ram_reg_i_313_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_314
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_314_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_315
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ram_reg_i_455_n_0),
        .O(ram_reg_i_315_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_316
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ram_reg_i_314_n_0),
        .I4(ram_reg_i_361_n_0),
        .I5(ram_reg_i_303_n_0),
        .O(ram_reg_i_316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_317
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_317_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_329
       (.I0(ram_reg_i_470_n_0),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_329_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFEFEF)) 
    ram_reg_i_330
       (.I0(ram_reg_i_471_n_0),
        .I1(ram_reg_i_472_n_0),
        .I2(ram_reg_i_473_n_0),
        .I3(ram_reg_i_474_n_0),
        .I4(ram_reg_i_475_n_0),
        .I5(\ap_CS_fsm[118]_i_10_n_0 ),
        .O(ram_reg_i_330_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_331
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(\ap_CS_fsm[118]_i_12_n_0 ),
        .O(ram_reg_i_331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    ram_reg_i_332
       (.I0(ram_reg_i_476_n_0),
        .I1(\ap_CS_fsm[118]_i_31_n_0 ),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state37),
        .I4(ram_reg_i_317_n_0),
        .O(ram_reg_i_332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_333
       (.I0(ap_CS_fsm_state2),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .O(ram_reg_i_333_n_0));
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    ram_reg_i_334
       (.I0(\ap_CS_fsm[118]_i_4_n_0 ),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_301_n_0),
        .I4(\ap_CS_fsm[118]_i_9_n_0 ),
        .O(ram_reg_i_334_n_0));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    ram_reg_i_335
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(\ap_CS_fsm[118]_i_15_n_0 ),
        .I4(\ap_CS_fsm[118]_i_18_n_0 ),
        .I5(ram_reg_i_306_n_0),
        .O(ram_reg_i_335_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_336
       (.I0(ap_CS_fsm_state89),
        .I1(ram_reg_i_305_n_0),
        .O(ram_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    ram_reg_i_337
       (.I0(ram_reg_i_304_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state109),
        .I5(ram_reg_i_477_n_0),
        .O(ram_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'hF000E0E0F0F0F0F0)) 
    ram_reg_i_352
       (.I0(ram_reg_i_483_n_0),
        .I1(ram_reg_i_472_n_0),
        .I2(ram_reg_i_484_n_0),
        .I3(ram_reg_i_485_n_0),
        .I4(ram_reg_i_372_n_0),
        .I5(ram_reg_i_285_n_0),
        .O(ram_reg_i_352_n_0));
  LUT6 #(
    .INIT(64'h0F040F05FFFFFFFF)) 
    ram_reg_i_353
       (.I0(ram_reg_i_486_n_0),
        .I1(ram_reg_i_487_n_0),
        .I2(ap_CS_fsm_state35),
        .I3(ram_reg_i_488_n_0),
        .I4(ram_reg_i_489_n_0),
        .I5(ram_reg_i_459_n_0),
        .O(ram_reg_i_353_n_0));
  LUT6 #(
    .INIT(64'h88888A888A8A8A8A)) 
    ram_reg_i_354
       (.I0(ram_reg_i_476_n_0),
        .I1(ram_reg_i_490_n_0),
        .I2(ram_reg_i_491_n_0),
        .I3(ap_CS_fsm_state36),
        .I4(ram_reg_i_492_n_0),
        .I5(\ap_CS_fsm[118]_i_31_n_0 ),
        .O(ram_reg_i_354_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_355
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state49),
        .I5(ap_CS_fsm_state50),
        .O(ram_reg_i_355_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_356
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state20),
        .O(ram_reg_i_356_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_357
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_357_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_358
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .O(ram_reg_i_358_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_359
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .O(ram_reg_i_359_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_360
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_360_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_i_361
       (.I0(ram_reg_i_285_n_0),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .I3(ram_reg_i_286_n_0),
        .O(ram_reg_i_361_n_0));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    ram_reg_i_362
       (.I0(ap_CS_fsm_state107),
        .I1(ram_reg_i_493_n_0),
        .I2(ram_reg_i_494_n_0),
        .I3(ap_CS_fsm_state89),
        .I4(ram_reg_i_305_n_0),
        .I5(ram_reg_i_495_n_0),
        .O(ram_reg_i_362_n_0));
  LUT6 #(
    .INIT(64'h22222220AAAAAAAA)) 
    ram_reg_i_363
       (.I0(ram_reg_i_311_n_0),
        .I1(ram_reg_i_438_n_0),
        .I2(ram_reg_i_496_n_0),
        .I3(ap_CS_fsm_state115),
        .I4(ap_CS_fsm_state116),
        .I5(ram_reg_i_497_n_0),
        .O(ram_reg_i_363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_372
       (.I0(ram_reg_i_286_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .O(ram_reg_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h000051FF)) 
    ram_reg_i_373
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_314_n_0),
        .I4(ram_reg_i_507_n_0),
        .O(ram_reg_i_373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0000FF23)) 
    ram_reg_i_374
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state72),
        .I3(ram_reg_i_455_n_0),
        .I4(ram_reg_i_508_n_0),
        .O(ram_reg_i_374_n_0));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    ram_reg_i_375
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ram_reg_i_509_n_0),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_i_286_n_0),
        .O(ram_reg_i_375_n_0));
  LUT6 #(
    .INIT(64'h00000000A2A2AAA2)) 
    ram_reg_i_376
       (.I0(ram_reg_i_510_n_0),
        .I1(ram_reg_i_459_n_0),
        .I2(ram_reg_i_511_n_0),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state35),
        .I5(ram_reg_i_442_n_0),
        .O(ram_reg_i_376_n_0));
  LUT6 #(
    .INIT(64'h4444554544444444)) 
    ram_reg_i_377
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state24),
        .I5(ram_reg_i_512_n_0),
        .O(ram_reg_i_377_n_0));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_i_378
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_378_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_379
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_379_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h23222323)) 
    ram_reg_i_380
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state4),
        .O(ram_reg_i_380_n_0));
  LUT5 #(
    .INIT(32'h0000FCFD)) 
    ram_reg_i_388
       (.I0(\ap_CS_fsm[118]_i_12_n_0 ),
        .I1(ap_CS_fsm_state53),
        .I2(\ap_CS_fsm[118]_i_21_n_0 ),
        .I3(ram_reg_i_317_n_0),
        .I4(ram_reg_i_296_n_0),
        .O(ram_reg_i_388_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_401
       (.I0(ram_reg_i_129_n_0),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state110),
        .I4(ram_reg_i_516_n_0),
        .I5(Q[4]),
        .O(ram_reg_i_401_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_419
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state127),
        .O(ram_reg_i_419_n_0));
  LUT6 #(
    .INIT(64'hEEEEFEFEEEEEFEFF)) 
    ram_reg_i_437
       (.I0(ap_CS_fsm_state126),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state125),
        .I5(ram_reg_i_528_n_0),
        .O(ram_reg_i_437_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_i_438
       (.I0(ram_reg_i_461_n_0),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state115),
        .I5(ram_reg_i_529_n_0),
        .O(ram_reg_i_438_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF000000D0)) 
    ram_reg_i_439
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state113),
        .I2(ram_reg_i_530_n_0),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_i_439_n_0));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_i_440
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_440_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    ram_reg_i_441
       (.I0(ram_reg_i_531_n_0),
        .I1(ram_reg_i_532_n_0),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_442
       (.I0(ram_reg_i_295_n_0),
        .I1(ram_reg_i_286_n_0),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .I4(ram_reg_i_285_n_0),
        .O(ram_reg_i_442_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_443
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .O(ram_reg_i_443_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_444
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state18),
        .I3(ram_reg_i_533_n_0),
        .I4(ap_CS_fsm_state24),
        .I5(ram_reg_i_447_n_0),
        .O(ram_reg_i_444_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_445
       (.I0(\ap_CS_fsm[118]_i_30_n_0 ),
        .I1(ram_reg_i_534_n_0),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state112),
        .I5(ram_reg_i_458_n_0),
        .O(ram_reg_i_445_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_446
       (.I0(ram_reg_i_535_n_0),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state114),
        .I5(ram_reg_i_536_n_0),
        .O(ram_reg_i_446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_447
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .O(ram_reg_i_447_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_448
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ram_reg_i_475_n_0),
        .O(ram_reg_i_448_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_449
       (.I0(\ap_CS_fsm[118]_i_7_n_0 ),
        .I1(ram_reg_i_537_n_0),
        .I2(ram_reg_i_538_n_0),
        .I3(ram_reg_i_539_n_0),
        .I4(ram_reg_i_540_n_0),
        .I5(ram_reg_i_541_n_0),
        .O(ram_reg_i_449_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_455
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state76),
        .I5(ap_CS_fsm_state75),
        .O(ram_reg_i_455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_456
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .O(ram_reg_i_456_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_457
       (.I0(ram_reg_i_542_n_0),
        .I1(ram_reg_i_543_n_0),
        .I2(ram_reg_i_544_n_0),
        .I3(ap_CS_fsm_state97),
        .I4(ap_CS_fsm_state90),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_458
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .O(ram_reg_i_458_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_459
       (.I0(ram_reg_i_476_n_0),
        .I1(ram_reg_i_317_n_0),
        .I2(\ap_CS_fsm[118]_i_31_n_0 ),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_459_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_461
       (.I0(\ap_CS_fsm[118]_i_23_n_0 ),
        .I1(ram_reg_i_238_n_0),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state118),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_461_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_470
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .O(ram_reg_i_470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_471
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state70),
        .O(ram_reg_i_471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_472
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .O(ram_reg_i_472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_473
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .O(ram_reg_i_473_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_474
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state55),
        .O(ram_reg_i_474_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_475
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state57),
        .I3(ap_CS_fsm_state58),
        .O(ram_reg_i_475_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_476
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state53),
        .I5(\ap_CS_fsm[118]_i_12_n_0 ),
        .O(ram_reg_i_476_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    ram_reg_i_477
       (.I0(ram_reg_i_238_n_0),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state124),
        .I3(ram_reg_i_546_n_0),
        .I4(ap_CS_fsm_state125),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_477_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_483
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_483_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_484
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ram_reg_i_550_n_0),
        .I3(ram_reg_i_551_n_0),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_484_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FE)) 
    ram_reg_i_485
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ram_reg_i_456_n_0),
        .I3(ap_CS_fsm_state68),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_485_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_486
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .O(ram_reg_i_486_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_487
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .O(ram_reg_i_487_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_488
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_i_488_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_489
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_i_489_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_490
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .O(ram_reg_i_490_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_491
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_i_491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_492
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .O(ram_reg_i_492_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF02)) 
    ram_reg_i_493
       (.I0(\ap_CS_fsm[118]_i_28_n_0 ),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .I5(\ap_CS_fsm[118]_i_33_n_0 ),
        .O(ram_reg_i_493_n_0));
  LUT6 #(
    .INIT(64'h5757575757575557)) 
    ram_reg_i_494
       (.I0(ram_reg_i_306_n_0),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state95),
        .I3(ram_reg_i_544_n_0),
        .I4(ap_CS_fsm_state93),
        .I5(ap_CS_fsm_state94),
        .O(ram_reg_i_494_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_495
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .I4(ap_CS_fsm_state84),
        .I5(ap_CS_fsm_state83),
        .O(ram_reg_i_495_n_0));
  LUT6 #(
    .INIT(64'h5555555555550010)) 
    ram_reg_i_496
       (.I0(ram_reg_i_552_n_0),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_496_n_0));
  LUT6 #(
    .INIT(64'hABAAABAAABAAABAB)) 
    ram_reg_i_497
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state123),
        .I3(ram_reg_i_238_n_0),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hBABABBBA)) 
    ram_reg_i_507
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state58),
        .I4(ap_CS_fsm_state59),
        .O(ram_reg_i_507_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_i_508
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state80),
        .O(ram_reg_i_508_n_0));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    ram_reg_i_509
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state71),
        .O(ram_reg_i_509_n_0));
  LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
    ram_reg_i_510
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state52),
        .I2(ram_reg_i_563_n_0),
        .I3(ram_reg_i_476_n_0),
        .I4(ram_reg_i_564_n_0),
        .I5(ram_reg_i_565_n_0),
        .O(ram_reg_i_510_n_0));
  LUT6 #(
    .INIT(64'h00000000DCDDDCDC)) 
    ram_reg_i_511
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm[118]_i_26_n_0 ),
        .O(ram_reg_i_511_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    ram_reg_i_512
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_516
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .O(ram_reg_i_516_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_528
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state120),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(ram_reg_i_528_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_529
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_i_529_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    ram_reg_i_530
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state109),
        .I5(ap_CS_fsm_state108),
        .O(ram_reg_i_530_n_0));
  LUT6 #(
    .INIT(64'h00000000F000F0E0)) 
    ram_reg_i_531
       (.I0(ram_reg_i_566_n_0),
        .I1(ap_CS_fsm_state96),
        .I2(ram_reg_i_457_n_0),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state97),
        .I5(ram_reg_i_292_n_0),
        .O(ram_reg_i_531_n_0));
  LUT6 #(
    .INIT(64'h00000000DCDDDCDC)) 
    ram_reg_i_532
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state100),
        .I5(ram_reg_i_567_n_0),
        .O(ram_reg_i_532_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_533
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_i_533_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_534
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .O(ram_reg_i_534_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_535
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state22),
        .O(ram_reg_i_535_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_536
       (.I0(ram_reg_i_359_n_0),
        .I1(ram_reg_i_472_n_0),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_536_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_537
       (.I0(ram_reg_i_568_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state123),
        .I5(ram_reg_i_569_n_0),
        .O(ram_reg_i_537_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_538
       (.I0(ram_reg_i_570_n_0),
        .I1(ram_reg_i_571_n_0),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state67),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_538_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_539
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(ram_reg_i_489_n_0),
        .I5(ram_reg_i_572_n_0),
        .O(ram_reg_i_539_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_540
       (.I0(\ap_CS_fsm[118]_i_31_n_0 ),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state44),
        .I3(ram_reg_i_360_n_0),
        .I4(ap_CS_fsm_state42),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_540_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_541
       (.I0(ram_reg_i_573_n_0),
        .I1(ram_reg_i_456_n_0),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state37),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_541_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_542
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state95),
        .O(ram_reg_i_542_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_543
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state98),
        .O(ram_reg_i_543_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_544
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state92),
        .O(ram_reg_i_544_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_546
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state120),
        .O(ram_reg_i_546_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_550
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state73),
        .O(ram_reg_i_550_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_551
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .O(ram_reg_i_551_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_552
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state115),
        .O(ram_reg_i_552_n_0));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_i_563
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state47),
        .I5(ap_CS_fsm_state46),
        .O(ram_reg_i_563_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEFEFEE)) 
    ram_reg_i_564
       (.I0(ram_reg_i_589_n_0),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state40),
        .I5(ap_CS_fsm_state41),
        .O(ram_reg_i_564_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    ram_reg_i_565
       (.I0(ram_reg_i_476_n_0),
        .I1(ram_reg_i_317_n_0),
        .I2(\ap_CS_fsm[118]_i_31_n_0 ),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_565_n_0));
  LUT6 #(
    .INIT(64'h0B0A0B0B0B0A0B0A)) 
    ram_reg_i_566
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state92),
        .I4(ap_CS_fsm_state91),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_566_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_567
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .O(ram_reg_i_567_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_568
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state66),
        .O(ram_reg_i_568_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_569
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state35),
        .I4(ram_reg_i_590_n_0),
        .O(ram_reg_i_569_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_570
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(ram_reg_i_591_n_0),
        .I5(ram_reg_i_543_n_0),
        .O(ram_reg_i_570_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_571
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_571_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_572
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .O(ram_reg_i_572_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_573
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state102),
        .I5(ap_CS_fsm_state101),
        .O(ram_reg_i_573_n_0));
  LUT6 #(
    .INIT(64'h0101000001010100)) 
    ram_reg_i_589
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ram_reg_i_317_n_0),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state38),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_589_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_590
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state75),
        .O(ram_reg_i_590_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_591
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .O(ram_reg_i_591_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_96
       (.I0(ram_reg_i_237_n_0),
        .I1(Q[0]),
        .I2(ram_reg_i_238_n_0),
        .I3(ap_CS_fsm_state127),
        .I4(ap_CS_fsm_state126),
        .I5(Q[3]),
        .O(ram_reg_i_96_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_appearances_Pipeline_APPEARANCES
   (icmp_ln32_reg_260,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \bus_wide_gen.data_valid_reg ,
    \count_fu_66_reg[31]_0 ,
    D,
    count_appearances_U0_appearances_we0,
    count_appearances_U0_appearances_ce1,
    count_appearances_U0_appearances_address1,
    count_appearances_U0_appearances_address0,
    \prev_1_fu_58_reg[1]_0 ,
    \ap_CS_fsm_reg[130] ,
    \count_fu_66_reg[31]_1 ,
    DIBDI,
    ap_loop_init_int_reg,
    E,
    ap_clk,
    ap_rst_n_inv,
    gmem_RVALID,
    Q,
    ap_rst_n,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg,
    \prev_1_fu_58_reg[7]_0 ,
    count_1_fu_200_p2,
    count_appearances_U0_appearances_we1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_i_90_0,
    ram_reg_i_90_1,
    ram_reg_i_90_2,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_i_80_0,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_i_86_0,
    ram_reg_i_90_3,
    ram_reg_i_86_1,
    ram_reg_i_84_0,
    ram_reg_i_84_1,
    ram_reg_i_194_0,
    ram_reg_i_194_1,
    ram_reg_i_64_0,
    ram_reg_i_82_0,
    ram_reg_i_93_0,
    ram_reg_i_93_1,
    ram_reg_i_90_4,
    ram_reg_i_95_0,
    ram_reg_i_90_5,
    ram_reg_i_86_2,
    ram_reg_i_95_1,
    ram_reg_32,
    \count_fu_66_reg[0]_0 ,
    count_threshold_U0_ap_start,
    tptr,
    p_0_in__0,
    ram_reg_33,
    \prev_2_reg_253_reg[7]_0 );
  output icmp_ln32_reg_260;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \bus_wide_gen.data_valid_reg ;
  output [31:0]\count_fu_66_reg[31]_0 ;
  output [1:0]D;
  output count_appearances_U0_appearances_we0;
  output count_appearances_U0_appearances_ce1;
  output [7:0]count_appearances_U0_appearances_address1;
  output [6:0]count_appearances_U0_appearances_address0;
  output \prev_1_fu_58_reg[1]_0 ;
  output \ap_CS_fsm_reg[130] ;
  output [31:0]\count_fu_66_reg[31]_1 ;
  output [31:0]DIBDI;
  output ap_loop_init_int_reg;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem_RVALID;
  input [11:0]Q;
  input ap_rst_n;
  input grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg;
  input [7:0]\prev_1_fu_58_reg[7]_0 ;
  input [30:0]count_1_fu_200_p2;
  input count_appearances_U0_appearances_we1;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_i_90_0;
  input ram_reg_i_90_1;
  input ram_reg_i_90_2;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_i_80_0;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_i_86_0;
  input ram_reg_i_90_3;
  input ram_reg_i_86_1;
  input ram_reg_i_84_0;
  input ram_reg_i_84_1;
  input ram_reg_i_194_0;
  input ram_reg_i_194_1;
  input ram_reg_i_64_0;
  input ram_reg_i_82_0;
  input ram_reg_i_93_0;
  input ram_reg_i_93_1;
  input ram_reg_i_90_4;
  input ram_reg_i_95_0;
  input ram_reg_i_90_5;
  input ram_reg_i_86_2;
  input ram_reg_i_95_1;
  input ram_reg_32;
  input [0:0]\count_fu_66_reg[0]_0 ;
  input count_threshold_U0_ap_start;
  input tptr;
  input p_0_in__0;
  input ram_reg_33;
  input [7:0]\prev_2_reg_253_reg[7]_0 ;

  wire [1:0]D;
  wire [31:0]DIBDI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [10:0]add_ln28_fu_156_p2;
  wire \ap_CS_fsm_reg[130] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.data_valid_reg ;
  wire [30:0]count_1_fu_200_p2;
  wire [6:0]count_appearances_U0_appearances_address0;
  wire [7:0]count_appearances_U0_appearances_address1;
  wire count_appearances_U0_appearances_ce1;
  wire count_appearances_U0_appearances_we0;
  wire count_appearances_U0_appearances_we1;
  wire count_fu_66;
  wire [0:0]\count_fu_66_reg[0]_0 ;
  wire [31:0]\count_fu_66_reg[31]_0 ;
  wire [31:0]\count_fu_66_reg[31]_1 ;
  wire count_threshold_U0_ap_start;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire gmem_RVALID;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg;
  wire [7:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_ce1;
  wire [31:1]grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0;
  wire [7:0]grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out;
  wire i_fu_62;
  wire \i_fu_62[10]_i_3_n_0 ;
  wire \i_fu_62[10]_i_6_n_0 ;
  wire \i_fu_62[10]_i_7_n_0 ;
  wire \i_fu_62_reg_n_0_[0] ;
  wire \i_fu_62_reg_n_0_[10] ;
  wire \i_fu_62_reg_n_0_[1] ;
  wire \i_fu_62_reg_n_0_[2] ;
  wire \i_fu_62_reg_n_0_[3] ;
  wire \i_fu_62_reg_n_0_[4] ;
  wire \i_fu_62_reg_n_0_[5] ;
  wire \i_fu_62_reg_n_0_[6] ;
  wire \i_fu_62_reg_n_0_[7] ;
  wire \i_fu_62_reg_n_0_[8] ;
  wire \i_fu_62_reg_n_0_[9] ;
  wire icmp_ln32_fu_170_p2;
  wire icmp_ln32_reg_260;
  wire \icmp_ln32_reg_260[0]_i_2_n_0 ;
  wire \icmp_ln32_reg_260[0]_i_3_n_0 ;
  wire \icmp_ln32_reg_260[0]_i_4_n_0 ;
  wire \icmp_ln32_reg_260[0]_i_5_n_0 ;
  wire [7:0]p_0_in;
  wire p_0_in__0;
  wire prev_1_fu_58;
  wire \prev_1_fu_58_reg[1]_0 ;
  wire [7:0]\prev_1_fu_58_reg[7]_0 ;
  wire [7:0]\prev_2_reg_253_reg[7]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_127_n_0;
  wire ram_reg_i_138_n_0;
  wire ram_reg_i_150_n_0;
  wire ram_reg_i_168_n_0;
  wire ram_reg_i_179_n_0;
  wire ram_reg_i_185_n_0;
  wire ram_reg_i_189_n_0;
  wire ram_reg_i_190_n_0;
  wire ram_reg_i_194_0;
  wire ram_reg_i_194_1;
  wire ram_reg_i_194_n_0;
  wire ram_reg_i_200_n_0;
  wire ram_reg_i_203_n_0;
  wire ram_reg_i_220_n_0;
  wire ram_reg_i_221_n_0;
  wire ram_reg_i_231_n_0;
  wire ram_reg_i_235_n_0;
  wire ram_reg_i_387_n_0;
  wire ram_reg_i_64_0;
  wire ram_reg_i_80_0;
  wire ram_reg_i_82_0;
  wire ram_reg_i_84_0;
  wire ram_reg_i_84_1;
  wire ram_reg_i_86_0;
  wire ram_reg_i_86_1;
  wire ram_reg_i_86_2;
  wire ram_reg_i_90_0;
  wire ram_reg_i_90_1;
  wire ram_reg_i_90_2;
  wire ram_reg_i_90_3;
  wire ram_reg_i_90_4;
  wire ram_reg_i_90_5;
  wire ram_reg_i_93_0;
  wire ram_reg_i_93_1;
  wire ram_reg_i_95_0;
  wire ram_reg_i_95_1;
  wire tptr;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02020222)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(gmem_RVALID),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[10]_i_1 
       (.I0(count_1_fu_200_p2[9]),
        .I1(\count_fu_66_reg[31]_0 [10]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[11]_i_1 
       (.I0(count_1_fu_200_p2[10]),
        .I1(\count_fu_66_reg[31]_0 [11]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[12]_i_1 
       (.I0(count_1_fu_200_p2[11]),
        .I1(\count_fu_66_reg[31]_0 [12]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[13]_i_1 
       (.I0(count_1_fu_200_p2[12]),
        .I1(\count_fu_66_reg[31]_0 [13]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[14]_i_1 
       (.I0(count_1_fu_200_p2[13]),
        .I1(\count_fu_66_reg[31]_0 [14]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[15]_i_1 
       (.I0(count_1_fu_200_p2[14]),
        .I1(\count_fu_66_reg[31]_0 [15]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[16]_i_1 
       (.I0(count_1_fu_200_p2[15]),
        .I1(\count_fu_66_reg[31]_0 [16]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[17]_i_1 
       (.I0(count_1_fu_200_p2[16]),
        .I1(\count_fu_66_reg[31]_0 [17]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[18]_i_1 
       (.I0(count_1_fu_200_p2[17]),
        .I1(\count_fu_66_reg[31]_0 [18]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[19]_i_1 
       (.I0(count_1_fu_200_p2[18]),
        .I1(\count_fu_66_reg[31]_0 [19]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[1]_i_1 
       (.I0(count_1_fu_200_p2[0]),
        .I1(\count_fu_66_reg[31]_0 [1]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[20]_i_1 
       (.I0(count_1_fu_200_p2[19]),
        .I1(\count_fu_66_reg[31]_0 [20]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[21]_i_1 
       (.I0(count_1_fu_200_p2[20]),
        .I1(\count_fu_66_reg[31]_0 [21]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[22]_i_1 
       (.I0(count_1_fu_200_p2[21]),
        .I1(\count_fu_66_reg[31]_0 [22]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[23]_i_1 
       (.I0(count_1_fu_200_p2[22]),
        .I1(\count_fu_66_reg[31]_0 [23]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[24]_i_1 
       (.I0(count_1_fu_200_p2[23]),
        .I1(\count_fu_66_reg[31]_0 [24]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[25]_i_1 
       (.I0(count_1_fu_200_p2[24]),
        .I1(\count_fu_66_reg[31]_0 [25]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[26]_i_1 
       (.I0(count_1_fu_200_p2[25]),
        .I1(\count_fu_66_reg[31]_0 [26]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[27]_i_1 
       (.I0(count_1_fu_200_p2[26]),
        .I1(\count_fu_66_reg[31]_0 [27]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[28]_i_1 
       (.I0(count_1_fu_200_p2[27]),
        .I1(\count_fu_66_reg[31]_0 [28]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[29]_i_1 
       (.I0(count_1_fu_200_p2[28]),
        .I1(\count_fu_66_reg[31]_0 [29]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[2]_i_1 
       (.I0(count_1_fu_200_p2[1]),
        .I1(\count_fu_66_reg[31]_0 [2]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[30]_i_1 
       (.I0(count_1_fu_200_p2[29]),
        .I1(\count_fu_66_reg[31]_0 [30]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[31]_i_2 
       (.I0(count_1_fu_200_p2[30]),
        .I1(\count_fu_66_reg[31]_0 [31]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[3]_i_1 
       (.I0(count_1_fu_200_p2[2]),
        .I1(\count_fu_66_reg[31]_0 [3]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[4]_i_1 
       (.I0(count_1_fu_200_p2[3]),
        .I1(\count_fu_66_reg[31]_0 [4]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[5]_i_1 
       (.I0(count_1_fu_200_p2[4]),
        .I1(\count_fu_66_reg[31]_0 [5]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[6]_i_1 
       (.I0(count_1_fu_200_p2[5]),
        .I1(\count_fu_66_reg[31]_0 [6]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[7]_i_1 
       (.I0(count_1_fu_200_p2[6]),
        .I1(\count_fu_66_reg[31]_0 [7]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[8]_i_1 
       (.I0(count_1_fu_200_p2[7]),
        .I1(\count_fu_66_reg[31]_0 [8]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \count_fu_66[9]_i_1 
       (.I0(count_1_fu_200_p2[8]),
        .I1(\count_fu_66_reg[31]_0 [9]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[9]));
  FDRE \count_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_fu_66_reg[0]_0 ),
        .Q(\count_fu_66_reg[31]_0 [0]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[10]),
        .Q(\count_fu_66_reg[31]_0 [10]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[11]),
        .Q(\count_fu_66_reg[31]_0 [11]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[12]),
        .Q(\count_fu_66_reg[31]_0 [12]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[13]),
        .Q(\count_fu_66_reg[31]_0 [13]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[14]),
        .Q(\count_fu_66_reg[31]_0 [14]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[15]),
        .Q(\count_fu_66_reg[31]_0 [15]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[16]),
        .Q(\count_fu_66_reg[31]_0 [16]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[17]),
        .Q(\count_fu_66_reg[31]_0 [17]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[18]),
        .Q(\count_fu_66_reg[31]_0 [18]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[19]),
        .Q(\count_fu_66_reg[31]_0 [19]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[1]),
        .Q(\count_fu_66_reg[31]_0 [1]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[20]),
        .Q(\count_fu_66_reg[31]_0 [20]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[21]),
        .Q(\count_fu_66_reg[31]_0 [21]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[22]),
        .Q(\count_fu_66_reg[31]_0 [22]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[23]),
        .Q(\count_fu_66_reg[31]_0 [23]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[24]),
        .Q(\count_fu_66_reg[31]_0 [24]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[25]),
        .Q(\count_fu_66_reg[31]_0 [25]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[26]),
        .Q(\count_fu_66_reg[31]_0 [26]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[27]),
        .Q(\count_fu_66_reg[31]_0 [27]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[28]),
        .Q(\count_fu_66_reg[31]_0 [28]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[29]),
        .Q(\count_fu_66_reg[31]_0 [29]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[2]),
        .Q(\count_fu_66_reg[31]_0 [2]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[30]),
        .Q(\count_fu_66_reg[31]_0 [30]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[31]),
        .Q(\count_fu_66_reg[31]_0 [31]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[3]),
        .Q(\count_fu_66_reg[31]_0 [3]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[4]),
        .Q(\count_fu_66_reg[31]_0 [4]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[5]),
        .Q(\count_fu_66_reg[31]_0 [5]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[6]),
        .Q(\count_fu_66_reg[31]_0 [6]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[7]),
        .Q(\count_fu_66_reg[31]_0 [7]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[8]),
        .Q(\count_fu_66_reg[31]_0 [8]),
        .R(count_fu_66));
  FDRE \count_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_d0[9]),
        .Q(\count_fu_66_reg[31]_0 [9]),
        .R(count_fu_66));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(p_0_in),
        .E(prev_1_fu_58),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1),
        .SR(count_fu_66),
        .add_ln28_fu_156_p2({add_ln28_fu_156_p2[10:2],add_ln28_fu_156_p2[0]}),
        .\ap_CS_fsm_reg[129] (D),
        .\ap_CS_fsm_reg[129]_0 (Q[10:9]),
        .\ap_CS_fsm_reg[129]_1 (E),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_26),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_RVALID(gmem_RVALID),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready),
        .grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .i_fu_62(i_fu_62),
        .\i_fu_62_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\i_fu_62_reg[0]_0 (\i_fu_62[10]_i_3_n_0 ),
        .\i_fu_62_reg[10] (\i_fu_62_reg_n_0_[9] ),
        .\i_fu_62_reg[10]_0 (\i_fu_62_reg_n_0_[8] ),
        .\i_fu_62_reg[10]_1 (\i_fu_62_reg_n_0_[7] ),
        .\i_fu_62_reg[10]_2 (\i_fu_62_reg_n_0_[10] ),
        .\i_fu_62_reg[4] (\i_fu_62_reg_n_0_[3] ),
        .\i_fu_62_reg[4]_0 (\i_fu_62_reg_n_0_[0] ),
        .\i_fu_62_reg[4]_1 (\i_fu_62_reg_n_0_[1] ),
        .\i_fu_62_reg[4]_2 (\i_fu_62_reg_n_0_[2] ),
        .\i_fu_62_reg[4]_3 (\i_fu_62_reg_n_0_[4] ),
        .\i_fu_62_reg[6] (\i_fu_62_reg_n_0_[5] ),
        .\i_fu_62_reg[6]_0 (\i_fu_62_reg_n_0_[6] ),
        .\prev_1_fu_58_reg[7] (\prev_1_fu_58_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \i_fu_62[10]_i_3 
       (.I0(\i_fu_62_reg_n_0_[10] ),
        .I1(\i_fu_62_reg_n_0_[9] ),
        .I2(\i_fu_62_reg_n_0_[0] ),
        .I3(\i_fu_62[10]_i_6_n_0 ),
        .I4(\i_fu_62[10]_i_7_n_0 ),
        .O(\i_fu_62[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_62[10]_i_6 
       (.I0(\i_fu_62_reg_n_0_[6] ),
        .I1(\i_fu_62_reg_n_0_[5] ),
        .I2(\i_fu_62_reg_n_0_[8] ),
        .I3(\i_fu_62_reg_n_0_[7] ),
        .O(\i_fu_62[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_62[10]_i_7 
       (.I0(\i_fu_62_reg_n_0_[2] ),
        .I1(\i_fu_62_reg_n_0_[1] ),
        .I2(\i_fu_62_reg_n_0_[4] ),
        .I3(\i_fu_62_reg_n_0_[3] ),
        .O(\i_fu_62[10]_i_7_n_0 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[0]),
        .Q(\i_fu_62_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[10]),
        .Q(\i_fu_62_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\i_fu_62_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[2]),
        .Q(\i_fu_62_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[3]),
        .Q(\i_fu_62_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[4]),
        .Q(\i_fu_62_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[5]),
        .Q(\i_fu_62_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[6]),
        .Q(\i_fu_62_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[7]),
        .Q(\i_fu_62_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[8]),
        .Q(\i_fu_62_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_62),
        .D(add_ln28_fu_156_p2[9]),
        .Q(\i_fu_62_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln32_reg_260[0]_i_1 
       (.I0(\icmp_ln32_reg_260[0]_i_2_n_0 ),
        .I1(\icmp_ln32_reg_260[0]_i_3_n_0 ),
        .O(icmp_ln32_fu_170_p2));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \icmp_ln32_reg_260[0]_i_2 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[1]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[1]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[0]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[0]),
        .I4(\icmp_ln32_reg_260[0]_i_4_n_0 ),
        .O(\icmp_ln32_reg_260[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \icmp_ln32_reg_260[0]_i_3 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[5]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[5]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[4]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[4]),
        .I4(\icmp_ln32_reg_260[0]_i_5_n_0 ),
        .O(\icmp_ln32_reg_260[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln32_reg_260[0]_i_4 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[2]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[2]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[3]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[3]),
        .O(\icmp_ln32_reg_260[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln32_reg_260[0]_i_5 
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[6]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[6]),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[7]),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[7]),
        .O(\icmp_ln32_reg_260[0]_i_5_n_0 ));
  FDRE \icmp_ln32_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln32_fu_170_p2),
        .Q(icmp_ln32_reg_260),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[0]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[0]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[1]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[1]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[2]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[2]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[3]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[3]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[4]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[4]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[5]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[5]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[6]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[6]),
        .R(1'b0));
  FDRE \prev_1_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(prev_1_fu_58),
        .D(p_0_in[7]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[7]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [0]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[0]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [1]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[1]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [2]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[2]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [3]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[3]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [4]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[4]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [5]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[5]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [6]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[6]),
        .R(1'b0));
  FDRE \prev_2_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\prev_2_reg_253_reg[7]_0 [7]),
        .Q(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAEAAA)) 
    ram_reg_i_106
       (.I0(count_appearances_U0_appearances_we1),
        .I1(Q[10]),
        .I2(\icmp_ln32_reg_260[0]_i_2_n_0 ),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_ce1),
        .I4(\icmp_ln32_reg_260[0]_i_3_n_0 ),
        .I5(Q[11]),
        .O(count_appearances_U0_appearances_we0));
  LUT5 #(
    .INIT(32'hAAAA0008)) 
    ram_reg_i_127
       (.I0(ram_reg_1),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[5]),
        .I2(ram_reg_i_64_0),
        .I3(ram_reg_22),
        .I4(ram_reg_i_82_0),
        .O(ram_reg_i_127_n_0));
  LUT4 #(
    .INIT(16'hFBFF)) 
    ram_reg_i_138
       (.I0(ram_reg_i_64_0),
        .I1(ram_reg_30),
        .I2(ram_reg_29),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[4]),
        .O(ram_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    ram_reg_i_150
       (.I0(ram_reg_1),
        .I1(ram_reg_30),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[3]),
        .I3(ram_reg_i_86_0),
        .I4(ram_reg_i_90_3),
        .I5(ram_reg_i_86_1),
        .O(ram_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00808888)) 
    ram_reg_i_168
       (.I0(ram_reg_30),
        .I1(ram_reg_i_90_3),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[2]),
        .I3(ram_reg_i_90_4),
        .I4(ram_reg_i_95_0),
        .I5(ram_reg_i_90_5),
        .O(ram_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    ram_reg_i_179
       (.I0(ram_reg_30),
        .I1(ram_reg_i_93_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[1]),
        .I5(ram_reg_i_93_1),
        .O(ram_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFCFFFF)) 
    ram_reg_i_185
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[6]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(ram_reg_i_80_0),
        .I4(ram_reg_5),
        .I5(Q[11]),
        .O(ram_reg_i_185_n_0));
  LUT5 #(
    .INIT(32'hCCCCAFAA)) 
    ram_reg_i_189
       (.I0(ram_reg_26),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[5]),
        .I2(ram_reg_27),
        .I3(ram_reg_5),
        .I4(Q[11]),
        .O(ram_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_19
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[30]),
        .I2(\count_fu_66_reg[31]_0 [31]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [31]));
  LUT6 #(
    .INIT(64'h00000000FFFF5455)) 
    ram_reg_i_190
       (.I0(ram_reg_i_82_0),
        .I1(ram_reg_22),
        .I2(ram_reg_i_64_0),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[5]),
        .I4(ram_reg_29),
        .I5(ram_reg_25),
        .O(ram_reg_i_190_n_0));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    ram_reg_i_194
       (.I0(ram_reg_i_387_n_0),
        .I1(ram_reg_29),
        .I2(ram_reg_i_84_0),
        .I3(ram_reg_i_84_1),
        .I4(ram_reg_18),
        .O(ram_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_19__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[30]),
        .I2(\count_fu_66_reg[31]_0 [31]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[31]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_20
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[29]),
        .I2(\count_fu_66_reg[31]_0 [30]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [30]));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    ram_reg_i_200
       (.I0(ram_reg_1),
        .I1(ram_reg_30),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[3]),
        .I3(ram_reg_i_86_0),
        .I4(ram_reg_i_90_3),
        .I5(ram_reg_i_86_1),
        .O(ram_reg_i_200_n_0));
  LUT5 #(
    .INIT(32'hAFAFAFAC)) 
    ram_reg_i_203
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[3]),
        .I1(ram_reg_i_86_2),
        .I2(Q[11]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(ram_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_20__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[29]),
        .I2(\count_fu_66_reg[31]_0 [30]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[30]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_21
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[28]),
        .I2(\count_fu_66_reg[31]_0 [29]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [29]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_21__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[28]),
        .I2(\count_fu_66_reg[31]_0 [29]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[29]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_22
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[27]),
        .I2(\count_fu_66_reg[31]_0 [28]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [28]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00808888)) 
    ram_reg_i_220
       (.I0(ram_reg_30),
        .I1(ram_reg_i_90_3),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[2]),
        .I3(ram_reg_i_90_4),
        .I4(ram_reg_i_95_0),
        .I5(ram_reg_i_90_5),
        .O(ram_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00FFF3F3)) 
    ram_reg_i_221
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[2]),
        .I1(ram_reg_i_90_0),
        .I2(ram_reg_i_90_1),
        .I3(ram_reg_i_90_2),
        .I4(ram_reg_5),
        .I5(Q[11]),
        .O(ram_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_22__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[27]),
        .I2(\count_fu_66_reg[31]_0 [28]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[28]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_23
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[26]),
        .I2(\count_fu_66_reg[31]_0 [27]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [27]));
  LUT6 #(
    .INIT(64'hAA080000AAAAAAAA)) 
    ram_reg_i_231
       (.I0(ram_reg_30),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_reg_i_93_0),
        .I5(ram_reg_i_93_1),
        .O(ram_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_235
       (.I0(ram_reg_i_95_1),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[0]),
        .I2(ram_reg_i_95_0),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_23__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[26]),
        .I2(\count_fu_66_reg[31]_0 [27]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[27]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_24
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[25]),
        .I2(\count_fu_66_reg[31]_0 [26]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [26]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_24__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[25]),
        .I2(\count_fu_66_reg[31]_0 [26]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[26]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_25
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[24]),
        .I2(\count_fu_66_reg[31]_0 [25]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [25]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_25__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[24]),
        .I2(\count_fu_66_reg[31]_0 [25]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[25]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_26
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[23]),
        .I2(\count_fu_66_reg[31]_0 [24]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [24]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_26__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[23]),
        .I2(\count_fu_66_reg[31]_0 [24]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[24]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_27
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[22]),
        .I2(\count_fu_66_reg[31]_0 [23]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_i_272
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter2),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_ce1));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_27__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[22]),
        .I2(\count_fu_66_reg[31]_0 [23]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[23]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_28
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[21]),
        .I2(\count_fu_66_reg[31]_0 [22]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [22]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_28__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[21]),
        .I2(\count_fu_66_reg[31]_0 [22]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[22]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_29
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[20]),
        .I2(\count_fu_66_reg[31]_0 [21]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [21]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_29__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[20]),
        .I2(\count_fu_66_reg[31]_0 [21]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[21]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_30
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[19]),
        .I2(\count_fu_66_reg[31]_0 [20]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [20]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_30__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[19]),
        .I2(\count_fu_66_reg[31]_0 [20]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[20]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_31
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[18]),
        .I2(\count_fu_66_reg[31]_0 [19]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [19]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_31__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[18]),
        .I2(\count_fu_66_reg[31]_0 [19]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[19]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_32
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[17]),
        .I2(\count_fu_66_reg[31]_0 [18]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [18]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_32__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[17]),
        .I2(\count_fu_66_reg[31]_0 [18]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[18]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_33
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[16]),
        .I2(\count_fu_66_reg[31]_0 [17]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [17]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_33__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[16]),
        .I2(\count_fu_66_reg[31]_0 [17]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[17]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_34
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[15]),
        .I2(\count_fu_66_reg[31]_0 [16]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [16]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_34__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[15]),
        .I2(\count_fu_66_reg[31]_0 [16]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[16]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_35
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[14]),
        .I2(\count_fu_66_reg[31]_0 [15]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [15]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_35__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[14]),
        .I2(\count_fu_66_reg[31]_0 [15]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[15]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_36
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[13]),
        .I2(\count_fu_66_reg[31]_0 [14]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [14]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_36__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[13]),
        .I2(\count_fu_66_reg[31]_0 [14]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[14]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_37
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[12]),
        .I2(\count_fu_66_reg[31]_0 [13]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [13]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_37__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[12]),
        .I2(\count_fu_66_reg[31]_0 [13]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[13]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_38
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[11]),
        .I2(\count_fu_66_reg[31]_0 [12]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [12]));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    ram_reg_i_387
       (.I0(ram_reg_i_194_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(ram_reg_i_194_1),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[4]),
        .I5(ram_reg_22),
        .O(ram_reg_i_387_n_0));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_38__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[11]),
        .I2(\count_fu_66_reg[31]_0 [12]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[12]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_39
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[10]),
        .I2(\count_fu_66_reg[31]_0 [11]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [11]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_39__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[10]),
        .I2(\count_fu_66_reg[31]_0 [11]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[11]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_40
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[9]),
        .I2(\count_fu_66_reg[31]_0 [10]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [10]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_40__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[9]),
        .I2(\count_fu_66_reg[31]_0 [10]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[10]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_41
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[8]),
        .I2(\count_fu_66_reg[31]_0 [9]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [9]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_41__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[8]),
        .I2(\count_fu_66_reg[31]_0 [9]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[9]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_42
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[7]),
        .I2(\count_fu_66_reg[31]_0 [8]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [8]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_42__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[7]),
        .I2(\count_fu_66_reg[31]_0 [8]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[8]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_43
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[6]),
        .I2(\count_fu_66_reg[31]_0 [7]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_43__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[6]),
        .I2(\count_fu_66_reg[31]_0 [7]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_44
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[5]),
        .I2(\count_fu_66_reg[31]_0 [6]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_44__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[5]),
        .I2(\count_fu_66_reg[31]_0 [6]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_45
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[4]),
        .I2(\count_fu_66_reg[31]_0 [5]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_45__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[4]),
        .I2(\count_fu_66_reg[31]_0 [5]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_46
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[3]),
        .I2(\count_fu_66_reg[31]_0 [4]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_46__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[3]),
        .I2(\count_fu_66_reg[31]_0 [4]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_47
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[2]),
        .I2(\count_fu_66_reg[31]_0 [3]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_47__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[2]),
        .I2(\count_fu_66_reg[31]_0 [3]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_48
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[1]),
        .I2(\count_fu_66_reg[31]_0 [2]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_48__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[1]),
        .I2(\count_fu_66_reg[31]_0 [2]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_49
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[0]),
        .I2(\count_fu_66_reg[31]_0 [1]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(p_0_in__0),
        .O(\count_fu_66_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h00000000F0F04450)) 
    ram_reg_i_49__0
       (.I0(ram_reg_32),
        .I1(count_1_fu_200_p2[0]),
        .I2(\count_fu_66_reg[31]_0 [1]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(Q[11]),
        .I5(ram_reg_33),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'h0000F404F404F404)) 
    ram_reg_i_50
       (.I0(ram_reg_32),
        .I1(\count_fu_66_reg[0]_0 ),
        .I2(Q[11]),
        .I3(\count_fu_66_reg[31]_0 [0]),
        .I4(count_threshold_U0_ap_start),
        .I5(tptr),
        .O(\count_fu_66_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hF4040000F404F404)) 
    ram_reg_i_50__0
       (.I0(ram_reg_32),
        .I1(\count_fu_66_reg[0]_0 ),
        .I2(Q[11]),
        .I3(\count_fu_66_reg[31]_0 [0]),
        .I4(tptr),
        .I5(count_threshold_U0_ap_start),
        .O(DIBDI[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    ram_reg_i_54
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[10]),
        .I4(count_appearances_U0_appearances_we1),
        .O(count_appearances_U0_appearances_ce1));
  LUT5 #(
    .INIT(32'h7F777777)) 
    ram_reg_i_58
       (.I0(ram_reg_2),
        .I1(ram_reg_31),
        .I2(ram_reg_22),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[7]),
        .I4(ram_reg_23),
        .O(count_appearances_U0_appearances_address1[7]));
  LUT6 #(
    .INIT(64'hABAAAAAABBBBBBBB)) 
    ram_reg_i_60
       (.I0(ram_reg_20),
        .I1(ram_reg_21),
        .I2(ram_reg_22),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[6]),
        .I4(ram_reg_23),
        .I5(ram_reg_24),
        .O(count_appearances_U0_appearances_address1[6]));
  LUT6 #(
    .INIT(64'hEEEEEEEEF0FFF0F0)) 
    ram_reg_i_62
       (.I0(ram_reg_i_127_n_0),
        .I1(ram_reg_25),
        .I2(ram_reg_26),
        .I3(ram_reg_27),
        .I4(ram_reg_5),
        .I5(ram_reg_2),
        .O(count_appearances_U0_appearances_address1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    ram_reg_i_64
       (.I0(ram_reg_16),
        .I1(ram_reg_i_138_n_0),
        .I2(ram_reg_17),
        .I3(ram_reg_18),
        .I4(ram_reg_19),
        .I5(ram_reg_2),
        .O(count_appearances_U0_appearances_address1[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB00)) 
    ram_reg_i_66
       (.I0(ram_reg_11),
        .I1(ram_reg_12),
        .I2(ram_reg_i_150_n_0),
        .I3(ram_reg_2),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(count_appearances_U0_appearances_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_i_72
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_i_168_n_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(count_appearances_U0_appearances_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_i_74
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(ram_reg_i_179_n_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_8),
        .O(count_appearances_U0_appearances_address1[1]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_75
       (.I0(ram_reg_23),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_appearances_address1[0]),
        .I2(ram_reg_22),
        .I3(ram_reg_2),
        .O(count_appearances_U0_appearances_address1[0]));
  LUT5 #(
    .INIT(32'hC4CFCFCF)) 
    ram_reg_i_78
       (.I0(ram_reg_28),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[7]),
        .I2(Q[11]),
        .I3(ram_reg_31),
        .I4(ram_reg_2),
        .O(count_appearances_U0_appearances_address0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBAAAA)) 
    ram_reg_i_80
       (.I0(ram_reg_i_185_n_0),
        .I1(ram_reg_24),
        .I2(ram_reg_28),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[6]),
        .I4(ram_reg_2),
        .I5(Q[11]),
        .O(count_appearances_U0_appearances_address0[5]));
  LUT4 #(
    .INIT(16'hAABA)) 
    ram_reg_i_82
       (.I0(ram_reg_i_189_n_0),
        .I1(ram_reg_i_190_n_0),
        .I2(ram_reg_2),
        .I3(Q[11]),
        .O(count_appearances_U0_appearances_address0[4]));
  LUT5 #(
    .INIT(32'hFFF400F4)) 
    ram_reg_i_84
       (.I0(ram_reg_i_194_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg_16),
        .I3(Q[11]),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[4]),
        .O(count_appearances_U0_appearances_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB00)) 
    ram_reg_i_86
       (.I0(ram_reg_11),
        .I1(ram_reg_12),
        .I2(ram_reg_i_200_n_0),
        .I3(ram_reg_4),
        .I4(ram_reg_15),
        .I5(ram_reg_i_203_n_0),
        .O(count_appearances_U0_appearances_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    ram_reg_i_90
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_i_220_n_0),
        .I3(ram_reg_1),
        .I4(ram_reg_4),
        .I5(ram_reg_i_221_n_0),
        .O(count_appearances_U0_appearances_address0[1]));
  LUT6 #(
    .INIT(64'h4000404044444444)) 
    ram_reg_i_93
       (.I0(Q[11]),
        .I1(ram_reg_2),
        .I2(ram_reg_1),
        .I3(ram_reg_i_231_n_0),
        .I4(ram_reg_7),
        .I5(ram_reg_6),
        .O(\ap_CS_fsm_reg[130] ));
  LUT5 #(
    .INIT(32'hAAAA0FCC)) 
    ram_reg_i_94
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[1]),
        .I1(ram_reg_9),
        .I2(ram_reg_10),
        .I3(ram_reg_5),
        .I4(Q[11]),
        .O(\prev_1_fu_58_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFFFFF)) 
    ram_reg_i_95
       (.I0(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_prev_1_out[0]),
        .I1(ram_reg_29),
        .I2(ram_reg_i_235_n_0),
        .I3(ram_reg_30),
        .I4(ram_reg_2),
        .I5(Q[11]),
        .O(count_appearances_U0_appearances_address0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_count_threshold
   (count_threshold_U0_appearances_address1,
    Q,
    count_threshold_U0_appearances_address0,
    count_threshold_U0_appearances_ce0,
    \ap_CS_fsm_reg[48]_0 ,
    \over_thresh_379_reg_8763_reg[7]_0 ,
    \tptr_reg[0] ,
    ADDRARDADDR,
    \tptr_reg[0]_0 ,
    ADDRBWRADDR,
    E,
    \ap_CS_fsm_reg[125]_0 ,
    \ap_CS_fsm_reg[128]_0 ,
    \ap_CS_fsm_reg[128]_1 ,
    CO,
    ap_clk,
    \icmp_ln49_6_reg_6179_reg[0]_0 ,
    D,
    count_threshold_U0_ap_start,
    p_0_in__0,
    count_appearances_U0_appearances_address1,
    ram_reg,
    count_appearances_U0_appearances_address0,
    ram_reg_0,
    ram_reg_1,
    tptr,
    reg_valid0,
    reg_valid1,
    ap_rst_n_inv);
  output [4:0]count_threshold_U0_appearances_address1;
  output [1:0]Q;
  output [3:0]count_threshold_U0_appearances_address0;
  output count_threshold_U0_appearances_ce0;
  output \ap_CS_fsm_reg[48]_0 ;
  output [8:0]\over_thresh_379_reg_8763_reg[7]_0 ;
  output [2:0]\tptr_reg[0] ;
  output [2:0]ADDRARDADDR;
  output [3:0]\tptr_reg[0]_0 ;
  output [3:0]ADDRBWRADDR;
  output [0:0]E;
  output \ap_CS_fsm_reg[125]_0 ;
  output \ap_CS_fsm_reg[128]_0 ;
  output [0:0]\ap_CS_fsm_reg[128]_1 ;
  input [0:0]CO;
  input ap_clk;
  input [0:0]\icmp_ln49_6_reg_6179_reg[0]_0 ;
  input [0:0]D;
  input count_threshold_U0_ap_start;
  input p_0_in__0;
  input [2:0]count_appearances_U0_appearances_address1;
  input ram_reg;
  input [2:0]count_appearances_U0_appearances_address0;
  input ram_reg_0;
  input ram_reg_1;
  input tptr;
  input reg_valid0;
  input reg_valid1;
  input ap_rst_n_inv;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[120]_i_10_n_0 ;
  wire \ap_CS_fsm[120]_i_11_n_0 ;
  wire \ap_CS_fsm[120]_i_12_n_0 ;
  wire \ap_CS_fsm[120]_i_13_n_0 ;
  wire \ap_CS_fsm[120]_i_14_n_0 ;
  wire \ap_CS_fsm[120]_i_15_n_0 ;
  wire \ap_CS_fsm[120]_i_16_n_0 ;
  wire \ap_CS_fsm[120]_i_17_n_0 ;
  wire \ap_CS_fsm[120]_i_18_n_0 ;
  wire \ap_CS_fsm[120]_i_19_n_0 ;
  wire \ap_CS_fsm[120]_i_20_n_0 ;
  wire \ap_CS_fsm[120]_i_21_n_0 ;
  wire \ap_CS_fsm[120]_i_22_n_0 ;
  wire \ap_CS_fsm[120]_i_23_n_0 ;
  wire \ap_CS_fsm[120]_i_24_n_0 ;
  wire \ap_CS_fsm[120]_i_25_n_0 ;
  wire \ap_CS_fsm[120]_i_26_n_0 ;
  wire \ap_CS_fsm[120]_i_27_n_0 ;
  wire \ap_CS_fsm[120]_i_28_n_0 ;
  wire \ap_CS_fsm[120]_i_2_n_0 ;
  wire \ap_CS_fsm[120]_i_3_n_0 ;
  wire \ap_CS_fsm[120]_i_4_n_0 ;
  wire \ap_CS_fsm[120]_i_5_n_0 ;
  wire \ap_CS_fsm[120]_i_6_n_0 ;
  wire \ap_CS_fsm[120]_i_7_n_0 ;
  wire \ap_CS_fsm[120]_i_8_n_0 ;
  wire \ap_CS_fsm[120]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[125]_0 ;
  wire \ap_CS_fsm_reg[128]_0 ;
  wire [0:0]\ap_CS_fsm_reg[128]_1 ;
  wire \ap_CS_fsm_reg[48]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [120:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [2:0]count_appearances_U0_appearances_address0;
  wire [2:0]count_appearances_U0_appearances_address1;
  wire count_threshold_U0_ap_start;
  wire [3:0]count_threshold_U0_appearances_address0;
  wire [4:0]count_threshold_U0_appearances_address1;
  wire count_threshold_U0_appearances_ce0;
  wire icmp_ln49_100_reg_7163;
  wire icmp_ln49_102_reg_7184;
  wire icmp_ln49_104_reg_7205;
  wire icmp_ln49_106_reg_7226;
  wire icmp_ln49_108_reg_7247;
  wire icmp_ln49_10_reg_6221;
  wire icmp_ln49_110_reg_7268;
  wire icmp_ln49_112_reg_7289;
  wire icmp_ln49_114_reg_7310;
  wire icmp_ln49_116_reg_7331;
  wire icmp_ln49_118_reg_7352;
  wire icmp_ln49_120_reg_7373;
  wire icmp_ln49_122_reg_7394;
  wire icmp_ln49_124_reg_7415;
  wire icmp_ln49_126_reg_7435;
  wire icmp_ln49_128_reg_7456;
  wire icmp_ln49_12_reg_6242;
  wire icmp_ln49_130_reg_7477;
  wire icmp_ln49_132_reg_7498;
  wire icmp_ln49_134_reg_7519;
  wire icmp_ln49_136_reg_7540;
  wire icmp_ln49_138_reg_7561;
  wire icmp_ln49_140_reg_7582;
  wire icmp_ln49_142_reg_7603;
  wire icmp_ln49_144_reg_7624;
  wire icmp_ln49_146_reg_7645;
  wire icmp_ln49_148_reg_7666;
  wire icmp_ln49_14_reg_6262;
  wire icmp_ln49_150_reg_7687;
  wire icmp_ln49_152_reg_7708;
  wire icmp_ln49_154_reg_7729;
  wire icmp_ln49_156_reg_7750;
  wire icmp_ln49_158_reg_7771;
  wire icmp_ln49_160_reg_7792;
  wire icmp_ln49_162_reg_7813;
  wire icmp_ln49_164_reg_7834;
  wire icmp_ln49_166_reg_7855;
  wire icmp_ln49_168_reg_7876;
  wire icmp_ln49_16_reg_6283;
  wire icmp_ln49_170_reg_7897;
  wire icmp_ln49_172_reg_7918;
  wire icmp_ln49_174_reg_7939;
  wire icmp_ln49_176_reg_7960;
  wire icmp_ln49_178_reg_7981;
  wire icmp_ln49_180_reg_8002;
  wire icmp_ln49_182_reg_8023;
  wire icmp_ln49_184_reg_8044;
  wire icmp_ln49_186_reg_8065;
  wire icmp_ln49_188_reg_8086;
  wire icmp_ln49_18_reg_6304;
  wire icmp_ln49_190_reg_8107;
  wire icmp_ln49_192_reg_8128;
  wire icmp_ln49_194_reg_8149;
  wire icmp_ln49_196_reg_8170;
  wire icmp_ln49_198_reg_8191;
  wire icmp_ln49_200_reg_8212;
  wire icmp_ln49_202_reg_8233;
  wire icmp_ln49_204_reg_8254;
  wire icmp_ln49_206_reg_8275;
  wire icmp_ln49_208_reg_8296;
  wire icmp_ln49_20_reg_6325;
  wire icmp_ln49_210_reg_8317;
  wire icmp_ln49_212_reg_8338;
  wire icmp_ln49_214_reg_8359;
  wire icmp_ln49_216_reg_8380;
  wire icmp_ln49_218_reg_8401;
  wire icmp_ln49_220_reg_8422;
  wire icmp_ln49_222_reg_8443;
  wire icmp_ln49_224_reg_8464;
  wire icmp_ln49_226_reg_8485;
  wire icmp_ln49_228_reg_8506;
  wire icmp_ln49_22_reg_6346;
  wire icmp_ln49_230_reg_8527;
  wire icmp_ln49_232_reg_8548;
  wire icmp_ln49_234_reg_8569;
  wire icmp_ln49_236_reg_8590;
  wire icmp_ln49_238_reg_8611;
  wire icmp_ln49_240_reg_8632;
  wire icmp_ln49_242_reg_8653;
  wire icmp_ln49_244_reg_8674;
  wire icmp_ln49_246_reg_8695;
  wire icmp_ln49_248_reg_8716;
  wire icmp_ln49_24_reg_6367;
  wire icmp_ln49_251_reg_8748;
  wire icmp_ln49_253_reg_8769;
  wire icmp_ln49_26_reg_6388;
  wire icmp_ln49_28_reg_6409;
  wire icmp_ln49_2_reg_6138;
  wire \icmp_ln49_2_reg_6138[0]_i_1_n_0 ;
  wire icmp_ln49_30_reg_6429;
  wire icmp_ln49_32_reg_6450;
  wire icmp_ln49_34_reg_6471;
  wire icmp_ln49_36_reg_6492;
  wire icmp_ln49_38_reg_6513;
  wire icmp_ln49_40_reg_6534;
  wire icmp_ln49_42_reg_6555;
  wire icmp_ln49_44_reg_6576;
  wire icmp_ln49_46_reg_6597;
  wire icmp_ln49_48_reg_6618;
  wire icmp_ln49_4_reg_6159;
  wire icmp_ln49_50_reg_6639;
  wire icmp_ln49_52_reg_6660;
  wire icmp_ln49_54_reg_6681;
  wire icmp_ln49_56_reg_6702;
  wire icmp_ln49_58_reg_6723;
  wire icmp_ln49_60_reg_6744;
  wire icmp_ln49_62_reg_6764;
  wire icmp_ln49_64_reg_6785;
  wire icmp_ln49_66_reg_6806;
  wire icmp_ln49_68_reg_6827;
  wire icmp_ln49_6_reg_6179;
  wire [0:0]\icmp_ln49_6_reg_6179_reg[0]_0 ;
  wire icmp_ln49_70_reg_6848;
  wire icmp_ln49_72_reg_6869;
  wire icmp_ln49_74_reg_6890;
  wire icmp_ln49_76_reg_6911;
  wire icmp_ln49_78_reg_6932;
  wire icmp_ln49_80_reg_6953;
  wire icmp_ln49_82_reg_6974;
  wire icmp_ln49_84_reg_6995;
  wire icmp_ln49_86_reg_7016;
  wire icmp_ln49_88_reg_7037;
  wire icmp_ln49_8_reg_6200;
  wire icmp_ln49_90_reg_7058;
  wire icmp_ln49_92_reg_7079;
  wire icmp_ln49_94_reg_7100;
  wire icmp_ln49_96_reg_7121;
  wire icmp_ln49_98_reg_7142;
  wire icmp_ln49_reg_6118;
  wire \icmp_ln49_reg_6118[0]_i_1_n_0 ;
  wire \int_output_r[4]_i_2_n_0 ;
  wire \int_output_r[8]_i_2_n_0 ;
  wire \int_output_r[8]_i_3_n_0 ;
  wire [6:0]over_thresh_102_fu_3743_p3;
  wire [6:0]over_thresh_102_reg_6821;
  wire \over_thresh_102_reg_6821[6]_i_2_n_0 ;
  wire [6:0]over_thresh_105_fu_3768_p3;
  wire [6:0]over_thresh_105_reg_6842;
  wire \over_thresh_105_reg_6842[6]_i_2_n_0 ;
  wire [6:0]over_thresh_108_fu_3793_p3;
  wire [6:0]over_thresh_108_reg_6863;
  wire \over_thresh_108_reg_6863[6]_i_2_n_0 ;
  wire [6:0]over_thresh_111_fu_3818_p3;
  wire [6:0]over_thresh_111_reg_6884;
  wire \over_thresh_111_reg_6884[6]_i_2_n_0 ;
  wire [6:0]over_thresh_114_fu_3843_p3;
  wire [6:0]over_thresh_114_reg_6905;
  wire \over_thresh_114_reg_6905[6]_i_2_n_0 ;
  wire [6:0]over_thresh_117_fu_3868_p3;
  wire [6:0]over_thresh_117_reg_6926;
  wire \over_thresh_117_reg_6926[6]_i_2_n_0 ;
  wire [6:0]over_thresh_120_fu_3893_p3;
  wire [6:0]over_thresh_120_reg_6947;
  wire \over_thresh_120_reg_6947[6]_i_2_n_0 ;
  wire [6:0]over_thresh_123_fu_3918_p3;
  wire [6:0]over_thresh_123_reg_6968;
  wire \over_thresh_123_reg_6968[6]_i_2_n_0 ;
  wire [6:0]over_thresh_126_fu_3943_p3;
  wire [6:0]over_thresh_126_reg_6989;
  wire \over_thresh_126_reg_6989[6]_i_2_n_0 ;
  wire [6:0]over_thresh_129_fu_3968_p3;
  wire [6:0]over_thresh_129_reg_7010;
  wire \over_thresh_129_reg_7010[6]_i_2_n_0 ;
  wire [3:0]over_thresh_12_fu_2978_p3;
  wire [3:0]over_thresh_12_reg_6194;
  wire [6:0]over_thresh_132_fu_3993_p3;
  wire [6:0]over_thresh_132_reg_7031;
  wire \over_thresh_132_reg_7031[6]_i_2_n_0 ;
  wire [6:0]over_thresh_135_fu_4018_p3;
  wire [6:0]over_thresh_135_reg_7052;
  wire \over_thresh_135_reg_7052[6]_i_2_n_0 ;
  wire [6:0]over_thresh_138_fu_4043_p3;
  wire [6:0]over_thresh_138_reg_7073;
  wire \over_thresh_138_reg_7073[6]_i_2_n_0 ;
  wire [6:0]over_thresh_141_fu_4068_p3;
  wire [6:0]over_thresh_141_reg_7094;
  wire \over_thresh_141_reg_7094[6]_i_2_n_0 ;
  wire [6:0]over_thresh_144_fu_4093_p3;
  wire [6:0]over_thresh_144_reg_7115;
  wire \over_thresh_144_reg_7115[6]_i_2_n_0 ;
  wire [6:0]over_thresh_147_fu_4118_p3;
  wire [6:0]over_thresh_147_reg_7136;
  wire \over_thresh_147_reg_7136[6]_i_2_n_0 ;
  wire [6:0]over_thresh_150_fu_4143_p3;
  wire [6:0]over_thresh_150_reg_7157;
  wire \over_thresh_150_reg_7157[6]_i_2_n_0 ;
  wire [6:0]over_thresh_153_fu_4168_p3;
  wire [6:0]over_thresh_153_reg_7178;
  wire \over_thresh_153_reg_7178[6]_i_2_n_0 ;
  wire [6:0]over_thresh_156_fu_4193_p3;
  wire [6:0]over_thresh_156_reg_7199;
  wire \over_thresh_156_reg_7199[6]_i_2_n_0 ;
  wire [6:0]over_thresh_159_fu_4218_p3;
  wire [6:0]over_thresh_159_reg_7220;
  wire \over_thresh_159_reg_7220[6]_i_2_n_0 ;
  wire [3:0]over_thresh_15_fu_3003_p3;
  wire [3:0]over_thresh_15_reg_6215;
  wire [6:0]over_thresh_162_fu_4243_p3;
  wire [6:0]over_thresh_162_reg_7241;
  wire \over_thresh_162_reg_7241[6]_i_2_n_0 ;
  wire [6:0]over_thresh_165_fu_4268_p3;
  wire [6:0]over_thresh_165_reg_7262;
  wire \over_thresh_165_reg_7262[6]_i_2_n_0 ;
  wire [6:0]over_thresh_168_fu_4293_p3;
  wire [6:0]over_thresh_168_reg_7283;
  wire \over_thresh_168_reg_7283[6]_i_2_n_0 ;
  wire [6:0]over_thresh_171_fu_4318_p3;
  wire [6:0]over_thresh_171_reg_7304;
  wire \over_thresh_171_reg_7304[6]_i_2_n_0 ;
  wire [6:0]over_thresh_174_fu_4343_p3;
  wire [6:0]over_thresh_174_reg_7325;
  wire \over_thresh_174_reg_7325[6]_i_2_n_0 ;
  wire [6:0]over_thresh_177_fu_4368_p3;
  wire [6:0]over_thresh_177_reg_7346;
  wire \over_thresh_177_reg_7346[6]_i_2_n_0 ;
  wire [6:0]over_thresh_180_fu_4393_p3;
  wire [6:0]over_thresh_180_reg_7367;
  wire \over_thresh_180_reg_7367[6]_i_2_n_0 ;
  wire [6:0]over_thresh_183_fu_4418_p3;
  wire [6:0]over_thresh_183_reg_7388;
  wire \over_thresh_183_reg_7388[6]_i_2_n_0 ;
  wire [6:0]over_thresh_186_fu_4443_p3;
  wire [6:0]over_thresh_186_reg_7409;
  wire \over_thresh_186_reg_7409[6]_i_2_n_0 ;
  wire [6:0]over_thresh_189_fu_4468_p3;
  wire [6:0]over_thresh_189_reg_7430;
  wire \over_thresh_189_reg_7430[6]_i_2_n_0 ;
  wire [3:0]over_thresh_18_fu_3028_p3;
  wire [3:0]over_thresh_18_reg_6236;
  wire [7:0]over_thresh_192_fu_4498_p3;
  wire [7:0]over_thresh_192_reg_7450;
  wire \over_thresh_192_reg_7450[7]_i_2_n_0 ;
  wire [7:0]over_thresh_195_fu_4523_p3;
  wire [7:0]over_thresh_195_reg_7471;
  wire \over_thresh_195_reg_7471[7]_i_2_n_0 ;
  wire [7:0]over_thresh_198_fu_4548_p3;
  wire [7:0]over_thresh_198_reg_7492;
  wire \over_thresh_198_reg_7492[7]_i_2_n_0 ;
  wire [7:0]over_thresh_201_fu_4573_p3;
  wire [7:0]over_thresh_201_reg_7513;
  wire \over_thresh_201_reg_7513[7]_i_2_n_0 ;
  wire [7:0]over_thresh_204_fu_4598_p3;
  wire [7:0]over_thresh_204_reg_7534;
  wire \over_thresh_204_reg_7534[7]_i_2_n_0 ;
  wire [7:0]over_thresh_207_fu_4623_p3;
  wire [7:0]over_thresh_207_reg_7555;
  wire \over_thresh_207_reg_7555[7]_i_2_n_0 ;
  wire [7:0]over_thresh_210_fu_4648_p3;
  wire [7:0]over_thresh_210_reg_7576;
  wire \over_thresh_210_reg_7576[7]_i_2_n_0 ;
  wire [7:0]over_thresh_213_fu_4673_p3;
  wire [7:0]over_thresh_213_reg_7597;
  wire \over_thresh_213_reg_7597[7]_i_2_n_0 ;
  wire [7:0]over_thresh_216_fu_4698_p3;
  wire [7:0]over_thresh_216_reg_7618;
  wire \over_thresh_216_reg_7618[7]_i_2_n_0 ;
  wire [7:0]over_thresh_219_fu_4723_p3;
  wire [7:0]over_thresh_219_reg_7639;
  wire \over_thresh_219_reg_7639[7]_i_2_n_0 ;
  wire [3:0]over_thresh_21_fu_3053_p3;
  wire [3:0]over_thresh_21_reg_6257;
  wire [7:0]over_thresh_222_fu_4748_p3;
  wire [7:0]over_thresh_222_reg_7660;
  wire \over_thresh_222_reg_7660[7]_i_2_n_0 ;
  wire [7:0]over_thresh_225_fu_4773_p3;
  wire [7:0]over_thresh_225_reg_7681;
  wire \over_thresh_225_reg_7681[7]_i_2_n_0 ;
  wire [7:0]over_thresh_228_fu_4798_p3;
  wire [7:0]over_thresh_228_reg_7702;
  wire \over_thresh_228_reg_7702[7]_i_2_n_0 ;
  wire [7:0]over_thresh_231_fu_4823_p3;
  wire [7:0]over_thresh_231_reg_7723;
  wire \over_thresh_231_reg_7723[7]_i_2_n_0 ;
  wire [7:0]over_thresh_234_fu_4848_p3;
  wire [7:0]over_thresh_234_reg_7744;
  wire \over_thresh_234_reg_7744[7]_i_2_n_0 ;
  wire [7:0]over_thresh_237_fu_4873_p3;
  wire [7:0]over_thresh_237_reg_7765;
  wire \over_thresh_237_reg_7765[7]_i_2_n_0 ;
  wire [7:0]over_thresh_240_fu_4898_p3;
  wire [7:0]over_thresh_240_reg_7786;
  wire \over_thresh_240_reg_7786[7]_i_2_n_0 ;
  wire [7:0]over_thresh_243_fu_4923_p3;
  wire [7:0]over_thresh_243_reg_7807;
  wire \over_thresh_243_reg_7807[7]_i_2_n_0 ;
  wire [7:0]over_thresh_246_fu_4948_p3;
  wire [7:0]over_thresh_246_reg_7828;
  wire \over_thresh_246_reg_7828[7]_i_2_n_0 ;
  wire [7:0]over_thresh_249_fu_4973_p3;
  wire [7:0]over_thresh_249_reg_7849;
  wire \over_thresh_249_reg_7849[7]_i_2_n_0 ;
  wire [4:0]over_thresh_24_fu_3083_p3;
  wire [4:0]over_thresh_24_reg_6277;
  wire [7:0]over_thresh_252_fu_4998_p3;
  wire [7:0]over_thresh_252_reg_7870;
  wire \over_thresh_252_reg_7870[7]_i_2_n_0 ;
  wire [7:0]over_thresh_255_fu_5023_p3;
  wire [7:0]over_thresh_255_reg_7891;
  wire \over_thresh_255_reg_7891[7]_i_2_n_0 ;
  wire [7:0]over_thresh_258_fu_5048_p3;
  wire [7:0]over_thresh_258_reg_7912;
  wire \over_thresh_258_reg_7912[7]_i_2_n_0 ;
  wire [7:0]over_thresh_261_fu_5073_p3;
  wire [7:0]over_thresh_261_reg_7933;
  wire \over_thresh_261_reg_7933[7]_i_2_n_0 ;
  wire [7:0]over_thresh_264_fu_5098_p3;
  wire [7:0]over_thresh_264_reg_7954;
  wire \over_thresh_264_reg_7954[7]_i_2_n_0 ;
  wire [7:0]over_thresh_267_fu_5123_p3;
  wire [7:0]over_thresh_267_reg_7975;
  wire \over_thresh_267_reg_7975[7]_i_2_n_0 ;
  wire [7:0]over_thresh_270_fu_5148_p3;
  wire [7:0]over_thresh_270_reg_7996;
  wire \over_thresh_270_reg_7996[7]_i_2_n_0 ;
  wire [7:0]over_thresh_273_fu_5173_p3;
  wire [7:0]over_thresh_273_reg_8017;
  wire \over_thresh_273_reg_8017[7]_i_2_n_0 ;
  wire [7:0]over_thresh_276_fu_5198_p3;
  wire [7:0]over_thresh_276_reg_8038;
  wire \over_thresh_276_reg_8038[7]_i_2_n_0 ;
  wire [7:0]over_thresh_279_fu_5223_p3;
  wire [7:0]over_thresh_279_reg_8059;
  wire \over_thresh_279_reg_8059[7]_i_2_n_0 ;
  wire [4:0]over_thresh_27_fu_3108_p3;
  wire [4:0]over_thresh_27_reg_6298;
  wire \over_thresh_27_reg_6298[4]_i_2_n_0 ;
  wire [7:0]over_thresh_282_fu_5248_p3;
  wire [7:0]over_thresh_282_reg_8080;
  wire \over_thresh_282_reg_8080[7]_i_2_n_0 ;
  wire [7:0]over_thresh_285_fu_5273_p3;
  wire [7:0]over_thresh_285_reg_8101;
  wire \over_thresh_285_reg_8101[7]_i_2_n_0 ;
  wire [7:0]over_thresh_288_fu_5298_p3;
  wire [7:0]over_thresh_288_reg_8122;
  wire \over_thresh_288_reg_8122[7]_i_2_n_0 ;
  wire [7:0]over_thresh_291_fu_5323_p3;
  wire [7:0]over_thresh_291_reg_8143;
  wire \over_thresh_291_reg_8143[7]_i_2_n_0 ;
  wire [7:0]over_thresh_294_fu_5348_p3;
  wire [7:0]over_thresh_294_reg_8164;
  wire \over_thresh_294_reg_8164[7]_i_2_n_0 ;
  wire [7:0]over_thresh_297_fu_5373_p3;
  wire [7:0]over_thresh_297_reg_8185;
  wire \over_thresh_297_reg_8185[7]_i_2_n_0 ;
  wire [7:0]over_thresh_300_fu_5398_p3;
  wire [7:0]over_thresh_300_reg_8206;
  wire \over_thresh_300_reg_8206[7]_i_2_n_0 ;
  wire [7:0]over_thresh_303_fu_5423_p3;
  wire [7:0]over_thresh_303_reg_8227;
  wire \over_thresh_303_reg_8227[7]_i_2_n_0 ;
  wire [7:0]over_thresh_306_fu_5448_p3;
  wire [7:0]over_thresh_306_reg_8248;
  wire \over_thresh_306_reg_8248[7]_i_2_n_0 ;
  wire [7:0]over_thresh_309_fu_5473_p3;
  wire [7:0]over_thresh_309_reg_8269;
  wire \over_thresh_309_reg_8269[7]_i_2_n_0 ;
  wire [4:0]over_thresh_30_fu_3133_p3;
  wire [4:0]over_thresh_30_reg_6319;
  wire \over_thresh_30_reg_6319[4]_i_2_n_0 ;
  wire [7:0]over_thresh_312_fu_5498_p3;
  wire [7:0]over_thresh_312_reg_8290;
  wire \over_thresh_312_reg_8290[7]_i_2_n_0 ;
  wire [7:0]over_thresh_315_fu_5523_p3;
  wire [7:0]over_thresh_315_reg_8311;
  wire \over_thresh_315_reg_8311[7]_i_2_n_0 ;
  wire [7:0]over_thresh_318_fu_5548_p3;
  wire [7:0]over_thresh_318_reg_8332;
  wire \over_thresh_318_reg_8332[7]_i_2_n_0 ;
  wire [7:0]over_thresh_321_fu_5573_p3;
  wire [7:0]over_thresh_321_reg_8353;
  wire \over_thresh_321_reg_8353[7]_i_2_n_0 ;
  wire [7:0]over_thresh_324_fu_5598_p3;
  wire [7:0]over_thresh_324_reg_8374;
  wire \over_thresh_324_reg_8374[7]_i_2_n_0 ;
  wire [7:0]over_thresh_327_fu_5623_p3;
  wire [7:0]over_thresh_327_reg_8395;
  wire \over_thresh_327_reg_8395[7]_i_2_n_0 ;
  wire [7:0]over_thresh_330_fu_5648_p3;
  wire [7:0]over_thresh_330_reg_8416;
  wire \over_thresh_330_reg_8416[7]_i_2_n_0 ;
  wire [7:0]over_thresh_333_fu_5673_p3;
  wire [7:0]over_thresh_333_reg_8437;
  wire \over_thresh_333_reg_8437[7]_i_2_n_0 ;
  wire [7:0]over_thresh_336_fu_5698_p3;
  wire [7:0]over_thresh_336_reg_8458;
  wire \over_thresh_336_reg_8458[7]_i_2_n_0 ;
  wire [7:0]over_thresh_339_fu_5723_p3;
  wire [7:0]over_thresh_339_reg_8479;
  wire \over_thresh_339_reg_8479[7]_i_2_n_0 ;
  wire [4:0]over_thresh_33_fu_3158_p3;
  wire [4:0]over_thresh_33_reg_6340;
  wire \over_thresh_33_reg_6340[4]_i_2_n_0 ;
  wire [7:0]over_thresh_342_fu_5748_p3;
  wire [7:0]over_thresh_342_reg_8500;
  wire \over_thresh_342_reg_8500[7]_i_2_n_0 ;
  wire [7:0]over_thresh_345_fu_5773_p3;
  wire [7:0]over_thresh_345_reg_8521;
  wire \over_thresh_345_reg_8521[7]_i_2_n_0 ;
  wire [7:0]over_thresh_348_fu_5798_p3;
  wire [7:0]over_thresh_348_reg_8542;
  wire \over_thresh_348_reg_8542[7]_i_2_n_0 ;
  wire [7:0]over_thresh_351_fu_5823_p3;
  wire [7:0]over_thresh_351_reg_8563;
  wire \over_thresh_351_reg_8563[7]_i_2_n_0 ;
  wire [7:0]over_thresh_354_fu_5848_p3;
  wire [7:0]over_thresh_354_reg_8584;
  wire \over_thresh_354_reg_8584[7]_i_2_n_0 ;
  wire [7:0]over_thresh_357_fu_5873_p3;
  wire [7:0]over_thresh_357_reg_8605;
  wire \over_thresh_357_reg_8605[7]_i_2_n_0 ;
  wire [7:0]over_thresh_360_fu_5898_p3;
  wire [7:0]over_thresh_360_reg_8626;
  wire \over_thresh_360_reg_8626[7]_i_2_n_0 ;
  wire [7:0]over_thresh_363_fu_5923_p3;
  wire [7:0]over_thresh_363_reg_8647;
  wire \over_thresh_363_reg_8647[7]_i_2_n_0 ;
  wire [7:0]over_thresh_366_fu_5948_p3;
  wire [7:0]over_thresh_366_reg_8668;
  wire \over_thresh_366_reg_8668[7]_i_2_n_0 ;
  wire [7:0]over_thresh_369_fu_5973_p3;
  wire [7:0]over_thresh_369_reg_8689;
  wire \over_thresh_369_reg_8689[7]_i_2_n_0 ;
  wire [4:0]over_thresh_36_fu_3183_p3;
  wire [4:0]over_thresh_36_reg_6361;
  wire \over_thresh_36_reg_6361[4]_i_2_n_0 ;
  wire [7:0]over_thresh_372_fu_5998_p3;
  wire [7:0]over_thresh_372_reg_8710;
  wire \over_thresh_372_reg_8710[7]_i_2_n_0 ;
  wire [7:0]over_thresh_375_fu_6023_p3;
  wire [7:0]over_thresh_375_reg_8726;
  wire \over_thresh_375_reg_8726[7]_i_2_n_0 ;
  wire [7:0]over_thresh_376_fu_6036_p3;
  wire [7:0]over_thresh_376_reg_8742;
  wire \over_thresh_376_reg_8742[7]_i_2_n_0 ;
  wire [7:0]over_thresh_379_fu_6060_p3;
  wire [7:0]over_thresh_379_reg_8763;
  wire \over_thresh_379_reg_8763[7]_i_2_n_0 ;
  wire [8:0]\over_thresh_379_reg_8763_reg[7]_0 ;
  wire [4:0]over_thresh_39_fu_3208_p3;
  wire [4:0]over_thresh_39_reg_6382;
  wire \over_thresh_39_reg_6382[4]_i_2_n_0 ;
  wire [1:0]over_thresh_3_reg_6133;
  wire \over_thresh_3_reg_6133[0]_i_1_n_0 ;
  wire \over_thresh_3_reg_6133[1]_i_1_n_0 ;
  wire [4:0]over_thresh_42_fu_3233_p3;
  wire [4:0]over_thresh_42_reg_6403;
  wire \over_thresh_42_reg_6403[4]_i_2_n_0 ;
  wire [4:0]over_thresh_45_fu_3258_p3;
  wire [4:0]over_thresh_45_reg_6424;
  wire \over_thresh_45_reg_6424[4]_i_2_n_0 ;
  wire [5:0]over_thresh_48_fu_3288_p3;
  wire [5:0]over_thresh_48_reg_6444;
  wire \over_thresh_48_reg_6444[5]_i_2_n_0 ;
  wire [5:0]over_thresh_51_fu_3313_p3;
  wire [5:0]over_thresh_51_reg_6465;
  wire \over_thresh_51_reg_6465[5]_i_2_n_0 ;
  wire [5:0]over_thresh_54_fu_3338_p3;
  wire [5:0]over_thresh_54_reg_6486;
  wire \over_thresh_54_reg_6486[5]_i_2_n_0 ;
  wire [5:0]over_thresh_57_fu_3363_p3;
  wire [5:0]over_thresh_57_reg_6507;
  wire \over_thresh_57_reg_6507[5]_i_2_n_0 ;
  wire [5:0]over_thresh_60_fu_3388_p3;
  wire [5:0]over_thresh_60_reg_6528;
  wire \over_thresh_60_reg_6528[5]_i_2_n_0 ;
  wire [5:0]over_thresh_63_fu_3413_p3;
  wire [5:0]over_thresh_63_reg_6549;
  wire \over_thresh_63_reg_6549[5]_i_2_n_0 ;
  wire [5:0]over_thresh_66_fu_3438_p3;
  wire [5:0]over_thresh_66_reg_6570;
  wire \over_thresh_66_reg_6570[5]_i_2_n_0 ;
  wire [5:0]over_thresh_69_fu_3463_p3;
  wire [5:0]over_thresh_69_reg_6591;
  wire \over_thresh_69_reg_6591[5]_i_2_n_0 ;
  wire [2:0]over_thresh_6_fu_2923_p3;
  wire [2:0]over_thresh_6_reg_6153;
  wire [5:0]over_thresh_72_fu_3488_p3;
  wire [5:0]over_thresh_72_reg_6612;
  wire \over_thresh_72_reg_6612[5]_i_2_n_0 ;
  wire [5:0]over_thresh_75_fu_3513_p3;
  wire [5:0]over_thresh_75_reg_6633;
  wire \over_thresh_75_reg_6633[5]_i_2_n_0 ;
  wire [5:0]over_thresh_78_fu_3538_p3;
  wire [5:0]over_thresh_78_reg_6654;
  wire \over_thresh_78_reg_6654[5]_i_2_n_0 ;
  wire [5:0]over_thresh_81_fu_3563_p3;
  wire [5:0]over_thresh_81_reg_6675;
  wire \over_thresh_81_reg_6675[5]_i_2_n_0 ;
  wire [5:0]over_thresh_84_fu_3588_p3;
  wire [5:0]over_thresh_84_reg_6696;
  wire \over_thresh_84_reg_6696[5]_i_2_n_0 ;
  wire [5:0]over_thresh_87_fu_3613_p3;
  wire [5:0]over_thresh_87_reg_6717;
  wire \over_thresh_87_reg_6717[5]_i_2_n_0 ;
  wire [5:0]over_thresh_90_fu_3638_p3;
  wire [5:0]over_thresh_90_reg_6738;
  wire \over_thresh_90_reg_6738[5]_i_2_n_0 ;
  wire [5:0]over_thresh_93_fu_3663_p3;
  wire [5:0]over_thresh_93_reg_6759;
  wire \over_thresh_93_reg_6759[5]_i_2_n_0 ;
  wire [6:0]over_thresh_96_fu_3693_p3;
  wire [6:0]over_thresh_96_reg_6779;
  wire \over_thresh_96_reg_6779[6]_i_2_n_0 ;
  wire [6:0]over_thresh_99_fu_3718_p3;
  wire [6:0]over_thresh_99_reg_6800;
  wire \over_thresh_99_reg_6800[6]_i_2_n_0 ;
  wire [2:0]over_thresh_9_fu_2948_p3;
  wire [2:0]over_thresh_9_reg_6174;
  wire over_thresh_reg_6112;
  wire \over_thresh_reg_6112[0]_i_1_n_0 ;
  wire p_0_in__0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_108_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_110_n_0;
  wire ram_reg_i_111_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113_n_0;
  wire ram_reg_i_114_n_0;
  wire ram_reg_i_115_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_125_n_0;
  wire ram_reg_i_126_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_136_n_0;
  wire ram_reg_i_142_n_0;
  wire ram_reg_i_143_n_0;
  wire ram_reg_i_144_n_0;
  wire ram_reg_i_145_n_0;
  wire ram_reg_i_146_n_0;
  wire ram_reg_i_147_n_0;
  wire ram_reg_i_153_n_0;
  wire ram_reg_i_154_n_0;
  wire ram_reg_i_155_n_0;
  wire ram_reg_i_156_n_0;
  wire ram_reg_i_157_n_0;
  wire ram_reg_i_158_n_0;
  wire ram_reg_i_159_n_0;
  wire ram_reg_i_160_n_0;
  wire ram_reg_i_161_n_0;
  wire ram_reg_i_162_n_0;
  wire ram_reg_i_163_n_0;
  wire ram_reg_i_164_n_0;
  wire ram_reg_i_165_n_0;
  wire ram_reg_i_171_n_0;
  wire ram_reg_i_172_n_0;
  wire ram_reg_i_173_n_0;
  wire ram_reg_i_174_n_0;
  wire ram_reg_i_175_n_0;
  wire ram_reg_i_176_n_0;
  wire ram_reg_i_181_n_0;
  wire ram_reg_i_182_n_0;
  wire ram_reg_i_183_n_0;
  wire ram_reg_i_186_n_0;
  wire ram_reg_i_187_n_0;
  wire ram_reg_i_188_n_0;
  wire ram_reg_i_191_n_0;
  wire ram_reg_i_192_n_0;
  wire ram_reg_i_193_n_0;
  wire ram_reg_i_195_n_0;
  wire ram_reg_i_196_n_0;
  wire ram_reg_i_197_n_0;
  wire ram_reg_i_198_n_0;
  wire ram_reg_i_199_n_0;
  wire ram_reg_i_204_n_0;
  wire ram_reg_i_205_n_0;
  wire ram_reg_i_206_n_0;
  wire ram_reg_i_207_n_0;
  wire ram_reg_i_208_n_0;
  wire ram_reg_i_209_n_0;
  wire ram_reg_i_210_n_0;
  wire ram_reg_i_211_n_0;
  wire ram_reg_i_212_n_0;
  wire ram_reg_i_213_n_0;
  wire ram_reg_i_214_n_0;
  wire ram_reg_i_215_n_0;
  wire ram_reg_i_216_n_0;
  wire ram_reg_i_217_n_0;
  wire ram_reg_i_218_n_0;
  wire ram_reg_i_219_n_0;
  wire ram_reg_i_222_n_0;
  wire ram_reg_i_223_n_0;
  wire ram_reg_i_224_n_0;
  wire ram_reg_i_225_n_0;
  wire ram_reg_i_226_n_0;
  wire ram_reg_i_227_n_0;
  wire ram_reg_i_228_n_0;
  wire ram_reg_i_229_n_0;
  wire ram_reg_i_230_n_0;
  wire ram_reg_i_273_n_0;
  wire ram_reg_i_274_n_0;
  wire ram_reg_i_275_n_0;
  wire ram_reg_i_276_n_0;
  wire ram_reg_i_277_n_0;
  wire ram_reg_i_278_n_0;
  wire ram_reg_i_279_n_0;
  wire ram_reg_i_280_n_0;
  wire ram_reg_i_281_n_0;
  wire ram_reg_i_282_n_0;
  wire ram_reg_i_283_n_0;
  wire ram_reg_i_284_n_0;
  wire ram_reg_i_288_n_0;
  wire ram_reg_i_289_n_0;
  wire ram_reg_i_290_n_0;
  wire ram_reg_i_291_n_0;
  wire ram_reg_i_297_n_0;
  wire ram_reg_i_298_n_0;
  wire ram_reg_i_299_n_0;
  wire ram_reg_i_307_n_0;
  wire ram_reg_i_308_n_0;
  wire ram_reg_i_309_n_0;
  wire ram_reg_i_318_n_0;
  wire ram_reg_i_319_n_0;
  wire ram_reg_i_320_n_0;
  wire ram_reg_i_321_n_0;
  wire ram_reg_i_322_n_0;
  wire ram_reg_i_323_n_0;
  wire ram_reg_i_324_n_0;
  wire ram_reg_i_325_n_0;
  wire ram_reg_i_326_n_0;
  wire ram_reg_i_327_n_0;
  wire ram_reg_i_328_n_0;
  wire ram_reg_i_338_n_0;
  wire ram_reg_i_339_n_0;
  wire ram_reg_i_340_n_0;
  wire ram_reg_i_341_n_0;
  wire ram_reg_i_342_n_0;
  wire ram_reg_i_343_n_0;
  wire ram_reg_i_344_n_0;
  wire ram_reg_i_345_n_0;
  wire ram_reg_i_346_n_0;
  wire ram_reg_i_347_n_0;
  wire ram_reg_i_348_n_0;
  wire ram_reg_i_349_n_0;
  wire ram_reg_i_350_n_0;
  wire ram_reg_i_351_n_0;
  wire ram_reg_i_364_n_0;
  wire ram_reg_i_365_n_0;
  wire ram_reg_i_366_n_0;
  wire ram_reg_i_367_n_0;
  wire ram_reg_i_368_n_0;
  wire ram_reg_i_369_n_0;
  wire ram_reg_i_370_n_0;
  wire ram_reg_i_371_n_0;
  wire ram_reg_i_381_n_0;
  wire ram_reg_i_382_n_0;
  wire ram_reg_i_383_n_0;
  wire ram_reg_i_384_n_0;
  wire ram_reg_i_385_n_0;
  wire ram_reg_i_386_n_0;
  wire ram_reg_i_389_n_0;
  wire ram_reg_i_390_n_0;
  wire ram_reg_i_391_n_0;
  wire ram_reg_i_392_n_0;
  wire ram_reg_i_393_n_0;
  wire ram_reg_i_394_n_0;
  wire ram_reg_i_395_n_0;
  wire ram_reg_i_396_n_0;
  wire ram_reg_i_397_n_0;
  wire ram_reg_i_398_n_0;
  wire ram_reg_i_399_n_0;
  wire ram_reg_i_400_n_0;
  wire ram_reg_i_402_n_0;
  wire ram_reg_i_403_n_0;
  wire ram_reg_i_404_n_0;
  wire ram_reg_i_405_n_0;
  wire ram_reg_i_406_n_0;
  wire ram_reg_i_407_n_0;
  wire ram_reg_i_408_n_0;
  wire ram_reg_i_409_n_0;
  wire ram_reg_i_410_n_0;
  wire ram_reg_i_411_n_0;
  wire ram_reg_i_412_n_0;
  wire ram_reg_i_413_n_0;
  wire ram_reg_i_414_n_0;
  wire ram_reg_i_415_n_0;
  wire ram_reg_i_416_n_0;
  wire ram_reg_i_417_n_0;
  wire ram_reg_i_418_n_0;
  wire ram_reg_i_420_n_0;
  wire ram_reg_i_421_n_0;
  wire ram_reg_i_422_n_0;
  wire ram_reg_i_423_n_0;
  wire ram_reg_i_424_n_0;
  wire ram_reg_i_425_n_0;
  wire ram_reg_i_426_n_0;
  wire ram_reg_i_427_n_0;
  wire ram_reg_i_428_n_0;
  wire ram_reg_i_429_n_0;
  wire ram_reg_i_430_n_0;
  wire ram_reg_i_431_n_0;
  wire ram_reg_i_432_n_0;
  wire ram_reg_i_433_n_0;
  wire ram_reg_i_434_n_0;
  wire ram_reg_i_435_n_0;
  wire ram_reg_i_436_n_0;
  wire ram_reg_i_450_n_0;
  wire ram_reg_i_451_n_0;
  wire ram_reg_i_452_n_0;
  wire ram_reg_i_453_n_0;
  wire ram_reg_i_454_n_0;
  wire ram_reg_i_460_n_0;
  wire ram_reg_i_462_n_0;
  wire ram_reg_i_463_n_0;
  wire ram_reg_i_464_n_0;
  wire ram_reg_i_465_n_0;
  wire ram_reg_i_466_n_0;
  wire ram_reg_i_467_n_0;
  wire ram_reg_i_468_n_0;
  wire ram_reg_i_469_n_0;
  wire ram_reg_i_478_n_0;
  wire ram_reg_i_479_n_0;
  wire ram_reg_i_480_n_0;
  wire ram_reg_i_481_n_0;
  wire ram_reg_i_482_n_0;
  wire ram_reg_i_498_n_0;
  wire ram_reg_i_499_n_0;
  wire ram_reg_i_500_n_0;
  wire ram_reg_i_501_n_0;
  wire ram_reg_i_502_n_0;
  wire ram_reg_i_503_n_0;
  wire ram_reg_i_504_n_0;
  wire ram_reg_i_505_n_0;
  wire ram_reg_i_506_n_0;
  wire ram_reg_i_513_n_0;
  wire ram_reg_i_514_n_0;
  wire ram_reg_i_515_n_0;
  wire ram_reg_i_517_n_0;
  wire ram_reg_i_518_n_0;
  wire ram_reg_i_519_n_0;
  wire ram_reg_i_520_n_0;
  wire ram_reg_i_521_n_0;
  wire ram_reg_i_522_n_0;
  wire ram_reg_i_523_n_0;
  wire ram_reg_i_524_n_0;
  wire ram_reg_i_525_n_0;
  wire ram_reg_i_526_n_0;
  wire ram_reg_i_527_n_0;
  wire ram_reg_i_545_n_0;
  wire ram_reg_i_547_n_0;
  wire ram_reg_i_548_n_0;
  wire ram_reg_i_549_n_0;
  wire ram_reg_i_553_n_0;
  wire ram_reg_i_554_n_0;
  wire ram_reg_i_555_n_0;
  wire ram_reg_i_556_n_0;
  wire ram_reg_i_557_n_0;
  wire ram_reg_i_558_n_0;
  wire ram_reg_i_559_n_0;
  wire ram_reg_i_560_n_0;
  wire ram_reg_i_561_n_0;
  wire ram_reg_i_562_n_0;
  wire ram_reg_i_56_n_0;
  wire ram_reg_i_574_n_0;
  wire ram_reg_i_575_n_0;
  wire ram_reg_i_576_n_0;
  wire ram_reg_i_577_n_0;
  wire ram_reg_i_578_n_0;
  wire ram_reg_i_579_n_0;
  wire ram_reg_i_57_n_0;
  wire ram_reg_i_580_n_0;
  wire ram_reg_i_581_n_0;
  wire ram_reg_i_582_n_0;
  wire ram_reg_i_583_n_0;
  wire ram_reg_i_584_n_0;
  wire ram_reg_i_585_n_0;
  wire ram_reg_i_586_n_0;
  wire ram_reg_i_587_n_0;
  wire ram_reg_i_588_n_0;
  wire ram_reg_i_592_n_0;
  wire ram_reg_i_593_n_0;
  wire ram_reg_i_594_n_0;
  wire ram_reg_i_595_n_0;
  wire ram_reg_i_596_n_0;
  wire ram_reg_i_59_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_68_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_70_n_0;
  wire ram_reg_i_76_n_0;
  wire ram_reg_i_77_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_88_n_0;
  wire ram_reg_i_89_n_0;
  wire ram_reg_i_91_n_0;
  wire ram_reg_i_92_n_0;
  wire reg_valid0;
  wire reg_valid1;
  wire tptr;
  wire [2:0]\tptr_reg[0] ;
  wire [3:0]\tptr_reg[0]_0 ;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(count_threshold_U0_ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_10 
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state22),
        .I4(\ap_CS_fsm[120]_i_23_n_0 ),
        .O(\ap_CS_fsm[120]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_11 
       (.I0(\ap_CS_fsm[120]_i_24_n_0 ),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[120]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \ap_CS_fsm[120]_i_12 
       (.I0(ram_reg_i_143_n_0),
        .I1(ram_reg_i_284_n_0),
        .I2(ram_reg_i_126_n_0),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[120]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[120]_i_13 
       (.I0(\ap_CS_fsm[120]_i_25_n_0 ),
        .I1(\ap_CS_fsm[120]_i_26_n_0 ),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .I4(ram_reg_i_395_n_0),
        .I5(ram_reg_i_171_n_0),
        .O(\ap_CS_fsm[120]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_14 
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state92),
        .O(\ap_CS_fsm[120]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_15 
       (.I0(\ap_CS_fsm[120]_i_27_n_0 ),
        .I1(\ap_CS_fsm[120]_i_28_n_0 ),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state90),
        .I5(ap_CS_fsm_state118),
        .O(\ap_CS_fsm[120]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_16 
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .O(\ap_CS_fsm[120]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_17 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[120]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_18 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state41),
        .O(\ap_CS_fsm[120]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[120]_i_19 
       (.I0(ram_reg_i_347_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .O(\ap_CS_fsm[120]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ap_CS_fsm[120]_i_1__0 
       (.I0(\ap_CS_fsm[120]_i_2_n_0 ),
        .I1(\ap_CS_fsm[120]_i_3_n_0 ),
        .I2(\ap_CS_fsm[120]_i_4_n_0 ),
        .I3(ap_CS_fsm_state32),
        .I4(\ap_CS_fsm[120]_i_5_n_0 ),
        .I5(\ap_CS_fsm[120]_i_6_n_0 ),
        .O(ap_NS_fsm[120]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[120]_i_2 
       (.I0(\ap_CS_fsm[120]_i_7_n_0 ),
        .I1(\ap_CS_fsm[120]_i_8_n_0 ),
        .I2(\ap_CS_fsm[120]_i_9_n_0 ),
        .I3(\ap_CS_fsm[120]_i_10_n_0 ),
        .I4(\ap_CS_fsm[120]_i_11_n_0 ),
        .I5(\ap_CS_fsm[120]_i_12_n_0 ),
        .O(\ap_CS_fsm[120]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_20 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state26),
        .O(\ap_CS_fsm[120]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_21 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[120]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_22 
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state78),
        .O(\ap_CS_fsm[120]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_23 
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .O(\ap_CS_fsm[120]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_24 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state52),
        .O(\ap_CS_fsm[120]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_25 
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state97),
        .I5(ap_CS_fsm_state98),
        .O(\ap_CS_fsm[120]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[120]_i_26 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[120]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_27 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state31),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state125),
        .I4(ram_reg_i_505_n_0),
        .I5(ram_reg_i_279_n_0),
        .O(\ap_CS_fsm[120]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[120]_i_28 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state119),
        .O(\ap_CS_fsm[120]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \ap_CS_fsm[120]_i_3 
       (.I0(\ap_CS_fsm[120]_i_13_n_0 ),
        .I1(\ap_CS_fsm[120]_i_14_n_0 ),
        .I2(\ap_CS_fsm[120]_i_15_n_0 ),
        .I3(\ap_CS_fsm[120]_i_16_n_0 ),
        .I4(ram_reg_i_142_n_0),
        .I5(\ap_CS_fsm[120]_i_17_n_0 ),
        .O(\ap_CS_fsm[120]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_4 
       (.I0(ram_reg_i_111_n_0),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state57),
        .O(\ap_CS_fsm[120]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_5 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .I4(ap_CS_fsm_state37),
        .O(\ap_CS_fsm[120]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_6 
       (.I0(\ap_CS_fsm[120]_i_18_n_0 ),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state67),
        .I3(ap_CS_fsm_state69),
        .I4(ap_CS_fsm_state42),
        .I5(\ap_CS_fsm[120]_i_19_n_0 ),
        .O(\ap_CS_fsm[120]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[120]_i_7 
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state73),
        .I2(\ap_CS_fsm[120]_i_20_n_0 ),
        .I3(ram_reg_i_413_n_0),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state81),
        .O(\ap_CS_fsm[120]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[120]_i_8 
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state27),
        .I4(\ap_CS_fsm[120]_i_21_n_0 ),
        .I5(\ap_CS_fsm[120]_i_22_n_0 ),
        .O(\ap_CS_fsm[120]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[120]_i_9 
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .O(\ap_CS_fsm[120]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(count_threshold_U0_appearances_address1[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count_threshold_U0_appearances_address1[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln49_100_reg_7163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_100_reg_7163),
        .R(1'b0));
  FDRE \icmp_ln49_102_reg_7184_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_102_reg_7184),
        .R(1'b0));
  FDRE \icmp_ln49_104_reg_7205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_104_reg_7205),
        .R(1'b0));
  FDRE \icmp_ln49_106_reg_7226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_106_reg_7226),
        .R(1'b0));
  FDRE \icmp_ln49_108_reg_7247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_108_reg_7247),
        .R(1'b0));
  FDRE \icmp_ln49_10_reg_6221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_10_reg_6221),
        .R(1'b0));
  FDRE \icmp_ln49_110_reg_7268_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_110_reg_7268),
        .R(1'b0));
  FDRE \icmp_ln49_112_reg_7289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_112_reg_7289),
        .R(1'b0));
  FDRE \icmp_ln49_114_reg_7310_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_114_reg_7310),
        .R(1'b0));
  FDRE \icmp_ln49_116_reg_7331_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_116_reg_7331),
        .R(1'b0));
  FDRE \icmp_ln49_118_reg_7352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_118_reg_7352),
        .R(1'b0));
  FDRE \icmp_ln49_120_reg_7373_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_120_reg_7373),
        .R(1'b0));
  FDRE \icmp_ln49_122_reg_7394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_122_reg_7394),
        .R(1'b0));
  FDRE \icmp_ln49_124_reg_7415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_124_reg_7415),
        .R(1'b0));
  FDRE \icmp_ln49_126_reg_7435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_126_reg_7435),
        .R(1'b0));
  FDRE \icmp_ln49_128_reg_7456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_128_reg_7456),
        .R(1'b0));
  FDRE \icmp_ln49_12_reg_6242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_12_reg_6242),
        .R(1'b0));
  FDRE \icmp_ln49_130_reg_7477_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_130_reg_7477),
        .R(1'b0));
  FDRE \icmp_ln49_132_reg_7498_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_132_reg_7498),
        .R(1'b0));
  FDRE \icmp_ln49_134_reg_7519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_134_reg_7519),
        .R(1'b0));
  FDRE \icmp_ln49_136_reg_7540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_136_reg_7540),
        .R(1'b0));
  FDRE \icmp_ln49_138_reg_7561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_138_reg_7561),
        .R(1'b0));
  FDRE \icmp_ln49_140_reg_7582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_140_reg_7582),
        .R(1'b0));
  FDRE \icmp_ln49_142_reg_7603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_142_reg_7603),
        .R(1'b0));
  FDRE \icmp_ln49_144_reg_7624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_144_reg_7624),
        .R(1'b0));
  FDRE \icmp_ln49_146_reg_7645_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_146_reg_7645),
        .R(1'b0));
  FDRE \icmp_ln49_148_reg_7666_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_148_reg_7666),
        .R(1'b0));
  FDRE \icmp_ln49_14_reg_6262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_14_reg_6262),
        .R(1'b0));
  FDRE \icmp_ln49_150_reg_7687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_150_reg_7687),
        .R(1'b0));
  FDRE \icmp_ln49_152_reg_7708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_152_reg_7708),
        .R(1'b0));
  FDRE \icmp_ln49_154_reg_7729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_154_reg_7729),
        .R(1'b0));
  FDRE \icmp_ln49_156_reg_7750_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_156_reg_7750),
        .R(1'b0));
  FDRE \icmp_ln49_158_reg_7771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_158_reg_7771),
        .R(1'b0));
  FDRE \icmp_ln49_160_reg_7792_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_160_reg_7792),
        .R(1'b0));
  FDRE \icmp_ln49_162_reg_7813_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_162_reg_7813),
        .R(1'b0));
  FDRE \icmp_ln49_164_reg_7834_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_164_reg_7834),
        .R(1'b0));
  FDRE \icmp_ln49_166_reg_7855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_166_reg_7855),
        .R(1'b0));
  FDRE \icmp_ln49_168_reg_7876_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_168_reg_7876),
        .R(1'b0));
  FDRE \icmp_ln49_16_reg_6283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_16_reg_6283),
        .R(1'b0));
  FDRE \icmp_ln49_170_reg_7897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_170_reg_7897),
        .R(1'b0));
  FDRE \icmp_ln49_172_reg_7918_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_172_reg_7918),
        .R(1'b0));
  FDRE \icmp_ln49_174_reg_7939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_174_reg_7939),
        .R(1'b0));
  FDRE \icmp_ln49_176_reg_7960_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_176_reg_7960),
        .R(1'b0));
  FDRE \icmp_ln49_178_reg_7981_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_178_reg_7981),
        .R(1'b0));
  FDRE \icmp_ln49_180_reg_8002_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_180_reg_8002),
        .R(1'b0));
  FDRE \icmp_ln49_182_reg_8023_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_182_reg_8023),
        .R(1'b0));
  FDRE \icmp_ln49_184_reg_8044_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_184_reg_8044),
        .R(1'b0));
  FDRE \icmp_ln49_186_reg_8065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_186_reg_8065),
        .R(1'b0));
  FDRE \icmp_ln49_188_reg_8086_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_188_reg_8086),
        .R(1'b0));
  FDRE \icmp_ln49_18_reg_6304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_18_reg_6304),
        .R(1'b0));
  FDRE \icmp_ln49_190_reg_8107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_190_reg_8107),
        .R(1'b0));
  FDRE \icmp_ln49_192_reg_8128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_192_reg_8128),
        .R(1'b0));
  FDRE \icmp_ln49_194_reg_8149_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_194_reg_8149),
        .R(1'b0));
  FDRE \icmp_ln49_196_reg_8170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_196_reg_8170),
        .R(1'b0));
  FDRE \icmp_ln49_198_reg_8191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_198_reg_8191),
        .R(1'b0));
  FDRE \icmp_ln49_200_reg_8212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_200_reg_8212),
        .R(1'b0));
  FDRE \icmp_ln49_202_reg_8233_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_202_reg_8233),
        .R(1'b0));
  FDRE \icmp_ln49_204_reg_8254_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_204_reg_8254),
        .R(1'b0));
  FDRE \icmp_ln49_206_reg_8275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_206_reg_8275),
        .R(1'b0));
  FDRE \icmp_ln49_208_reg_8296_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_208_reg_8296),
        .R(1'b0));
  FDRE \icmp_ln49_20_reg_6325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_20_reg_6325),
        .R(1'b0));
  FDRE \icmp_ln49_210_reg_8317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_210_reg_8317),
        .R(1'b0));
  FDRE \icmp_ln49_212_reg_8338_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_212_reg_8338),
        .R(1'b0));
  FDRE \icmp_ln49_214_reg_8359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_214_reg_8359),
        .R(1'b0));
  FDRE \icmp_ln49_216_reg_8380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_216_reg_8380),
        .R(1'b0));
  FDRE \icmp_ln49_218_reg_8401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_218_reg_8401),
        .R(1'b0));
  FDRE \icmp_ln49_220_reg_8422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_220_reg_8422),
        .R(1'b0));
  FDRE \icmp_ln49_222_reg_8443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_222_reg_8443),
        .R(1'b0));
  FDRE \icmp_ln49_224_reg_8464_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_224_reg_8464),
        .R(1'b0));
  FDRE \icmp_ln49_226_reg_8485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_226_reg_8485),
        .R(1'b0));
  FDRE \icmp_ln49_228_reg_8506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_228_reg_8506),
        .R(1'b0));
  FDRE \icmp_ln49_22_reg_6346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_22_reg_6346),
        .R(1'b0));
  FDRE \icmp_ln49_230_reg_8527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_230_reg_8527),
        .R(1'b0));
  FDRE \icmp_ln49_232_reg_8548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_232_reg_8548),
        .R(1'b0));
  FDRE \icmp_ln49_234_reg_8569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_234_reg_8569),
        .R(1'b0));
  FDRE \icmp_ln49_236_reg_8590_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_236_reg_8590),
        .R(1'b0));
  FDRE \icmp_ln49_238_reg_8611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_238_reg_8611),
        .R(1'b0));
  FDRE \icmp_ln49_240_reg_8632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_240_reg_8632),
        .R(1'b0));
  FDRE \icmp_ln49_242_reg_8653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_242_reg_8653),
        .R(1'b0));
  FDRE \icmp_ln49_244_reg_8674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_244_reg_8674),
        .R(1'b0));
  FDRE \icmp_ln49_246_reg_8695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_246_reg_8695),
        .R(1'b0));
  FDRE \icmp_ln49_248_reg_8716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_248_reg_8716),
        .R(1'b0));
  FDRE \icmp_ln49_24_reg_6367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_24_reg_6367),
        .R(1'b0));
  FDRE \icmp_ln49_251_reg_8748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(CO),
        .Q(icmp_ln49_251_reg_8748),
        .R(1'b0));
  FDRE \icmp_ln49_253_reg_8769_reg[0] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(CO),
        .Q(icmp_ln49_253_reg_8769),
        .R(1'b0));
  FDRE \icmp_ln49_26_reg_6388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_26_reg_6388),
        .R(1'b0));
  FDRE \icmp_ln49_28_reg_6409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_28_reg_6409),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln49_2_reg_6138[0]_i_1 
       (.I0(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln49_2_reg_6138),
        .O(\icmp_ln49_2_reg_6138[0]_i_1_n_0 ));
  FDRE \icmp_ln49_2_reg_6138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln49_2_reg_6138[0]_i_1_n_0 ),
        .Q(icmp_ln49_2_reg_6138),
        .R(1'b0));
  FDRE \icmp_ln49_30_reg_6429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_30_reg_6429),
        .R(1'b0));
  FDRE \icmp_ln49_32_reg_6450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_32_reg_6450),
        .R(1'b0));
  FDRE \icmp_ln49_34_reg_6471_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_34_reg_6471),
        .R(1'b0));
  FDRE \icmp_ln49_36_reg_6492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_36_reg_6492),
        .R(1'b0));
  FDRE \icmp_ln49_38_reg_6513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_38_reg_6513),
        .R(1'b0));
  FDRE \icmp_ln49_40_reg_6534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_40_reg_6534),
        .R(1'b0));
  FDRE \icmp_ln49_42_reg_6555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_42_reg_6555),
        .R(1'b0));
  FDRE \icmp_ln49_44_reg_6576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_44_reg_6576),
        .R(1'b0));
  FDRE \icmp_ln49_46_reg_6597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_46_reg_6597),
        .R(1'b0));
  FDRE \icmp_ln49_48_reg_6618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_48_reg_6618),
        .R(1'b0));
  FDRE \icmp_ln49_4_reg_6159_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_4_reg_6159),
        .R(1'b0));
  FDRE \icmp_ln49_50_reg_6639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_50_reg_6639),
        .R(1'b0));
  FDRE \icmp_ln49_52_reg_6660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_52_reg_6660),
        .R(1'b0));
  FDRE \icmp_ln49_54_reg_6681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_54_reg_6681),
        .R(1'b0));
  FDRE \icmp_ln49_56_reg_6702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_56_reg_6702),
        .R(1'b0));
  FDRE \icmp_ln49_58_reg_6723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_58_reg_6723),
        .R(1'b0));
  FDRE \icmp_ln49_60_reg_6744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_60_reg_6744),
        .R(1'b0));
  FDRE \icmp_ln49_62_reg_6764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_62_reg_6764),
        .R(1'b0));
  FDRE \icmp_ln49_64_reg_6785_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_64_reg_6785),
        .R(1'b0));
  FDRE \icmp_ln49_66_reg_6806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_66_reg_6806),
        .R(1'b0));
  FDRE \icmp_ln49_68_reg_6827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_68_reg_6827),
        .R(1'b0));
  FDRE \icmp_ln49_6_reg_6179_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_6_reg_6179),
        .R(1'b0));
  FDRE \icmp_ln49_70_reg_6848_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_70_reg_6848),
        .R(1'b0));
  FDRE \icmp_ln49_72_reg_6869_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_72_reg_6869),
        .R(1'b0));
  FDRE \icmp_ln49_74_reg_6890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_74_reg_6890),
        .R(1'b0));
  FDRE \icmp_ln49_76_reg_6911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_76_reg_6911),
        .R(1'b0));
  FDRE \icmp_ln49_78_reg_6932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_78_reg_6932),
        .R(1'b0));
  FDRE \icmp_ln49_80_reg_6953_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_80_reg_6953),
        .R(1'b0));
  FDRE \icmp_ln49_82_reg_6974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_82_reg_6974),
        .R(1'b0));
  FDRE \icmp_ln49_84_reg_6995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_84_reg_6995),
        .R(1'b0));
  FDRE \icmp_ln49_86_reg_7016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_86_reg_7016),
        .R(1'b0));
  FDRE \icmp_ln49_88_reg_7037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_88_reg_7037),
        .R(1'b0));
  FDRE \icmp_ln49_8_reg_6200_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_8_reg_6200),
        .R(1'b0));
  FDRE \icmp_ln49_90_reg_7058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_90_reg_7058),
        .R(1'b0));
  FDRE \icmp_ln49_92_reg_7079_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_92_reg_7079),
        .R(1'b0));
  FDRE \icmp_ln49_94_reg_7100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_94_reg_7100),
        .R(1'b0));
  FDRE \icmp_ln49_96_reg_7121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_96_reg_7121),
        .R(1'b0));
  FDRE \icmp_ln49_98_reg_7142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .Q(icmp_ln49_98_reg_7142),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln49_reg_6118[0]_i_1 
       (.I0(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln49_reg_6118),
        .O(\icmp_ln49_reg_6118[0]_i_1_n_0 ));
  FDRE \icmp_ln49_reg_6118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln49_reg_6118[0]_i_1_n_0 ),
        .Q(icmp_ln49_reg_6118),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \int_output_r[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_253_reg_8769),
        .I2(over_thresh_379_reg_8763[0]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \int_output_r[1]_i_1 
       (.I0(CO),
        .I1(over_thresh_379_reg_8763[0]),
        .I2(icmp_ln49_253_reg_8769),
        .I3(over_thresh_379_reg_8763[1]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \int_output_r[2]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_253_reg_8769),
        .I2(over_thresh_379_reg_8763[0]),
        .I3(over_thresh_379_reg_8763[1]),
        .I4(over_thresh_379_reg_8763[2]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h3F7F7FFFC0808000)) 
    \int_output_r[3]_i_1 
       (.I0(CO),
        .I1(over_thresh_379_reg_8763[2]),
        .I2(over_thresh_379_reg_8763[1]),
        .I3(over_thresh_379_reg_8763[0]),
        .I4(icmp_ln49_253_reg_8769),
        .I5(over_thresh_379_reg_8763[3]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h69)) 
    \int_output_r[4]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(\int_output_r[4]_i_2_n_0 ),
        .I2(over_thresh_379_reg_8763[4]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_output_r[4]_i_2 
       (.I0(over_thresh_379_reg_8763[3]),
        .I1(icmp_ln49_253_reg_8769),
        .I2(over_thresh_379_reg_8763[0]),
        .I3(over_thresh_379_reg_8763[1]),
        .I4(over_thresh_379_reg_8763[2]),
        .O(\int_output_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \int_output_r[5]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(over_thresh_379_reg_8763[4]),
        .I2(\int_output_r[8]_i_2_n_0 ),
        .I3(over_thresh_379_reg_8763[5]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h0DDFF220)) 
    \int_output_r[6]_i_1 
       (.I0(over_thresh_379_reg_8763[4]),
        .I1(\int_output_r[8]_i_3_n_0 ),
        .I2(over_thresh_379_reg_8763[5]),
        .I3(\int_output_r[8]_i_2_n_0 ),
        .I4(over_thresh_379_reg_8763[6]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h0FBFBFFFF0404000)) 
    \int_output_r[7]_i_1 
       (.I0(\int_output_r[8]_i_3_n_0 ),
        .I1(over_thresh_379_reg_8763[4]),
        .I2(over_thresh_379_reg_8763[6]),
        .I3(\int_output_r[8]_i_2_n_0 ),
        .I4(over_thresh_379_reg_8763[5]),
        .I5(over_thresh_379_reg_8763[7]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000088000000000)) 
    \int_output_r[8]_i_1 
       (.I0(over_thresh_379_reg_8763[7]),
        .I1(over_thresh_379_reg_8763[6]),
        .I2(\int_output_r[8]_i_2_n_0 ),
        .I3(over_thresh_379_reg_8763[5]),
        .I4(\int_output_r[8]_i_3_n_0 ),
        .I5(over_thresh_379_reg_8763[4]),
        .O(\over_thresh_379_reg_8763_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_output_r[8]_i_2 
       (.I0(over_thresh_379_reg_8763[2]),
        .I1(over_thresh_379_reg_8763[1]),
        .I2(over_thresh_379_reg_8763[0]),
        .I3(icmp_ln49_253_reg_8769),
        .I4(over_thresh_379_reg_8763[3]),
        .I5(over_thresh_379_reg_8763[4]),
        .O(\int_output_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7FFFFFFFFFFF)) 
    \int_output_r[8]_i_3 
       (.I0(CO),
        .I1(over_thresh_379_reg_8763[2]),
        .I2(over_thresh_379_reg_8763[1]),
        .I3(over_thresh_379_reg_8763[0]),
        .I4(icmp_ln49_253_reg_8769),
        .I5(over_thresh_379_reg_8763[3]),
        .O(\int_output_r[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_102_reg_6821[0]_i_1 
       (.I0(icmp_ln49_66_reg_6806),
        .I1(over_thresh_99_reg_6800[0]),
        .I2(CO),
        .O(over_thresh_102_fu_3743_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_102_reg_6821[1]_i_1 
       (.I0(over_thresh_99_reg_6800[1]),
        .I1(CO),
        .I2(over_thresh_99_reg_6800[0]),
        .I3(icmp_ln49_66_reg_6806),
        .O(over_thresh_102_fu_3743_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_102_reg_6821[2]_i_1 
       (.I0(over_thresh_99_reg_6800[2]),
        .I1(icmp_ln49_66_reg_6806),
        .I2(over_thresh_99_reg_6800[0]),
        .I3(CO),
        .I4(over_thresh_99_reg_6800[1]),
        .O(over_thresh_102_fu_3743_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_102_reg_6821[3]_i_1 
       (.I0(over_thresh_99_reg_6800[3]),
        .I1(over_thresh_99_reg_6800[1]),
        .I2(CO),
        .I3(over_thresh_99_reg_6800[0]),
        .I4(icmp_ln49_66_reg_6806),
        .I5(over_thresh_99_reg_6800[2]),
        .O(over_thresh_102_fu_3743_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_102_reg_6821[4]_i_1 
       (.I0(over_thresh_99_reg_6800[4]),
        .I1(\over_thresh_102_reg_6821[6]_i_2_n_0 ),
        .O(over_thresh_102_fu_3743_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_102_reg_6821[5]_i_1 
       (.I0(over_thresh_99_reg_6800[5]),
        .I1(\over_thresh_102_reg_6821[6]_i_2_n_0 ),
        .I2(over_thresh_99_reg_6800[4]),
        .O(over_thresh_102_fu_3743_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_102_reg_6821[6]_i_1 
       (.I0(over_thresh_99_reg_6800[6]),
        .I1(over_thresh_99_reg_6800[4]),
        .I2(\over_thresh_102_reg_6821[6]_i_2_n_0 ),
        .I3(over_thresh_99_reg_6800[5]),
        .O(over_thresh_102_fu_3743_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_102_reg_6821[6]_i_2 
       (.I0(over_thresh_99_reg_6800[3]),
        .I1(over_thresh_99_reg_6800[1]),
        .I2(CO),
        .I3(over_thresh_99_reg_6800[0]),
        .I4(icmp_ln49_66_reg_6806),
        .I5(over_thresh_99_reg_6800[2]),
        .O(\over_thresh_102_reg_6821[6]_i_2_n_0 ));
  FDRE \over_thresh_102_reg_6821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[0]),
        .Q(over_thresh_102_reg_6821[0]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[1]),
        .Q(over_thresh_102_reg_6821[1]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[2]),
        .Q(over_thresh_102_reg_6821[2]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[3]),
        .Q(over_thresh_102_reg_6821[3]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[4]),
        .Q(over_thresh_102_reg_6821[4]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[5]),
        .Q(over_thresh_102_reg_6821[5]),
        .R(1'b0));
  FDRE \over_thresh_102_reg_6821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(over_thresh_102_fu_3743_p3[6]),
        .Q(over_thresh_102_reg_6821[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_105_reg_6842[0]_i_1 
       (.I0(icmp_ln49_68_reg_6827),
        .I1(over_thresh_102_reg_6821[0]),
        .I2(CO),
        .O(over_thresh_105_fu_3768_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_105_reg_6842[1]_i_1 
       (.I0(over_thresh_102_reg_6821[1]),
        .I1(CO),
        .I2(over_thresh_102_reg_6821[0]),
        .I3(icmp_ln49_68_reg_6827),
        .O(over_thresh_105_fu_3768_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_105_reg_6842[2]_i_1 
       (.I0(over_thresh_102_reg_6821[2]),
        .I1(icmp_ln49_68_reg_6827),
        .I2(over_thresh_102_reg_6821[0]),
        .I3(CO),
        .I4(over_thresh_102_reg_6821[1]),
        .O(over_thresh_105_fu_3768_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_105_reg_6842[3]_i_1 
       (.I0(over_thresh_102_reg_6821[3]),
        .I1(over_thresh_102_reg_6821[1]),
        .I2(CO),
        .I3(over_thresh_102_reg_6821[0]),
        .I4(icmp_ln49_68_reg_6827),
        .I5(over_thresh_102_reg_6821[2]),
        .O(over_thresh_105_fu_3768_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_105_reg_6842[4]_i_1 
       (.I0(over_thresh_102_reg_6821[4]),
        .I1(\over_thresh_105_reg_6842[6]_i_2_n_0 ),
        .O(over_thresh_105_fu_3768_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_105_reg_6842[5]_i_1 
       (.I0(over_thresh_102_reg_6821[5]),
        .I1(\over_thresh_105_reg_6842[6]_i_2_n_0 ),
        .I2(over_thresh_102_reg_6821[4]),
        .O(over_thresh_105_fu_3768_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_105_reg_6842[6]_i_1 
       (.I0(over_thresh_102_reg_6821[6]),
        .I1(over_thresh_102_reg_6821[4]),
        .I2(\over_thresh_105_reg_6842[6]_i_2_n_0 ),
        .I3(over_thresh_102_reg_6821[5]),
        .O(over_thresh_105_fu_3768_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_105_reg_6842[6]_i_2 
       (.I0(over_thresh_102_reg_6821[3]),
        .I1(over_thresh_102_reg_6821[1]),
        .I2(CO),
        .I3(over_thresh_102_reg_6821[0]),
        .I4(icmp_ln49_68_reg_6827),
        .I5(over_thresh_102_reg_6821[2]),
        .O(\over_thresh_105_reg_6842[6]_i_2_n_0 ));
  FDRE \over_thresh_105_reg_6842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[0]),
        .Q(over_thresh_105_reg_6842[0]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[1]),
        .Q(over_thresh_105_reg_6842[1]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[2]),
        .Q(over_thresh_105_reg_6842[2]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[3]),
        .Q(over_thresh_105_reg_6842[3]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[4]),
        .Q(over_thresh_105_reg_6842[4]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[5]),
        .Q(over_thresh_105_reg_6842[5]),
        .R(1'b0));
  FDRE \over_thresh_105_reg_6842_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(over_thresh_105_fu_3768_p3[6]),
        .Q(over_thresh_105_reg_6842[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_108_reg_6863[0]_i_1 
       (.I0(icmp_ln49_70_reg_6848),
        .I1(over_thresh_105_reg_6842[0]),
        .I2(CO),
        .O(over_thresh_108_fu_3793_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_108_reg_6863[1]_i_1 
       (.I0(over_thresh_105_reg_6842[1]),
        .I1(CO),
        .I2(over_thresh_105_reg_6842[0]),
        .I3(icmp_ln49_70_reg_6848),
        .O(over_thresh_108_fu_3793_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_108_reg_6863[2]_i_1 
       (.I0(over_thresh_105_reg_6842[2]),
        .I1(icmp_ln49_70_reg_6848),
        .I2(over_thresh_105_reg_6842[0]),
        .I3(CO),
        .I4(over_thresh_105_reg_6842[1]),
        .O(over_thresh_108_fu_3793_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_108_reg_6863[3]_i_1 
       (.I0(over_thresh_105_reg_6842[3]),
        .I1(over_thresh_105_reg_6842[1]),
        .I2(CO),
        .I3(over_thresh_105_reg_6842[0]),
        .I4(icmp_ln49_70_reg_6848),
        .I5(over_thresh_105_reg_6842[2]),
        .O(over_thresh_108_fu_3793_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_108_reg_6863[4]_i_1 
       (.I0(over_thresh_105_reg_6842[4]),
        .I1(\over_thresh_108_reg_6863[6]_i_2_n_0 ),
        .O(over_thresh_108_fu_3793_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_108_reg_6863[5]_i_1 
       (.I0(over_thresh_105_reg_6842[5]),
        .I1(\over_thresh_108_reg_6863[6]_i_2_n_0 ),
        .I2(over_thresh_105_reg_6842[4]),
        .O(over_thresh_108_fu_3793_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_108_reg_6863[6]_i_1 
       (.I0(over_thresh_105_reg_6842[6]),
        .I1(over_thresh_105_reg_6842[4]),
        .I2(\over_thresh_108_reg_6863[6]_i_2_n_0 ),
        .I3(over_thresh_105_reg_6842[5]),
        .O(over_thresh_108_fu_3793_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_108_reg_6863[6]_i_2 
       (.I0(over_thresh_105_reg_6842[3]),
        .I1(over_thresh_105_reg_6842[1]),
        .I2(CO),
        .I3(over_thresh_105_reg_6842[0]),
        .I4(icmp_ln49_70_reg_6848),
        .I5(over_thresh_105_reg_6842[2]),
        .O(\over_thresh_108_reg_6863[6]_i_2_n_0 ));
  FDRE \over_thresh_108_reg_6863_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[0]),
        .Q(over_thresh_108_reg_6863[0]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[1]),
        .Q(over_thresh_108_reg_6863[1]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[2]),
        .Q(over_thresh_108_reg_6863[2]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[3]),
        .Q(over_thresh_108_reg_6863[3]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[4]),
        .Q(over_thresh_108_reg_6863[4]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[5]),
        .Q(over_thresh_108_reg_6863[5]),
        .R(1'b0));
  FDRE \over_thresh_108_reg_6863_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(over_thresh_108_fu_3793_p3[6]),
        .Q(over_thresh_108_reg_6863[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_111_reg_6884[0]_i_1 
       (.I0(icmp_ln49_72_reg_6869),
        .I1(over_thresh_108_reg_6863[0]),
        .I2(CO),
        .O(over_thresh_111_fu_3818_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_111_reg_6884[1]_i_1 
       (.I0(over_thresh_108_reg_6863[1]),
        .I1(CO),
        .I2(over_thresh_108_reg_6863[0]),
        .I3(icmp_ln49_72_reg_6869),
        .O(over_thresh_111_fu_3818_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_111_reg_6884[2]_i_1 
       (.I0(over_thresh_108_reg_6863[2]),
        .I1(icmp_ln49_72_reg_6869),
        .I2(over_thresh_108_reg_6863[0]),
        .I3(CO),
        .I4(over_thresh_108_reg_6863[1]),
        .O(over_thresh_111_fu_3818_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_111_reg_6884[3]_i_1 
       (.I0(over_thresh_108_reg_6863[3]),
        .I1(over_thresh_108_reg_6863[1]),
        .I2(CO),
        .I3(over_thresh_108_reg_6863[0]),
        .I4(icmp_ln49_72_reg_6869),
        .I5(over_thresh_108_reg_6863[2]),
        .O(over_thresh_111_fu_3818_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_111_reg_6884[4]_i_1 
       (.I0(over_thresh_108_reg_6863[4]),
        .I1(\over_thresh_111_reg_6884[6]_i_2_n_0 ),
        .O(over_thresh_111_fu_3818_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_111_reg_6884[5]_i_1 
       (.I0(over_thresh_108_reg_6863[5]),
        .I1(\over_thresh_111_reg_6884[6]_i_2_n_0 ),
        .I2(over_thresh_108_reg_6863[4]),
        .O(over_thresh_111_fu_3818_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_111_reg_6884[6]_i_1 
       (.I0(over_thresh_108_reg_6863[6]),
        .I1(over_thresh_108_reg_6863[4]),
        .I2(\over_thresh_111_reg_6884[6]_i_2_n_0 ),
        .I3(over_thresh_108_reg_6863[5]),
        .O(over_thresh_111_fu_3818_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_111_reg_6884[6]_i_2 
       (.I0(over_thresh_108_reg_6863[3]),
        .I1(over_thresh_108_reg_6863[1]),
        .I2(CO),
        .I3(over_thresh_108_reg_6863[0]),
        .I4(icmp_ln49_72_reg_6869),
        .I5(over_thresh_108_reg_6863[2]),
        .O(\over_thresh_111_reg_6884[6]_i_2_n_0 ));
  FDRE \over_thresh_111_reg_6884_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[0]),
        .Q(over_thresh_111_reg_6884[0]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[1]),
        .Q(over_thresh_111_reg_6884[1]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[2]),
        .Q(over_thresh_111_reg_6884[2]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[3]),
        .Q(over_thresh_111_reg_6884[3]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[4]),
        .Q(over_thresh_111_reg_6884[4]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[5]),
        .Q(over_thresh_111_reg_6884[5]),
        .R(1'b0));
  FDRE \over_thresh_111_reg_6884_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(over_thresh_111_fu_3818_p3[6]),
        .Q(over_thresh_111_reg_6884[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_114_reg_6905[0]_i_1 
       (.I0(icmp_ln49_74_reg_6890),
        .I1(over_thresh_111_reg_6884[0]),
        .I2(CO),
        .O(over_thresh_114_fu_3843_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_114_reg_6905[1]_i_1 
       (.I0(over_thresh_111_reg_6884[1]),
        .I1(CO),
        .I2(over_thresh_111_reg_6884[0]),
        .I3(icmp_ln49_74_reg_6890),
        .O(over_thresh_114_fu_3843_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_114_reg_6905[2]_i_1 
       (.I0(over_thresh_111_reg_6884[2]),
        .I1(icmp_ln49_74_reg_6890),
        .I2(over_thresh_111_reg_6884[0]),
        .I3(CO),
        .I4(over_thresh_111_reg_6884[1]),
        .O(over_thresh_114_fu_3843_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_114_reg_6905[3]_i_1 
       (.I0(over_thresh_111_reg_6884[3]),
        .I1(over_thresh_111_reg_6884[1]),
        .I2(CO),
        .I3(over_thresh_111_reg_6884[0]),
        .I4(icmp_ln49_74_reg_6890),
        .I5(over_thresh_111_reg_6884[2]),
        .O(over_thresh_114_fu_3843_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_114_reg_6905[4]_i_1 
       (.I0(over_thresh_111_reg_6884[4]),
        .I1(\over_thresh_114_reg_6905[6]_i_2_n_0 ),
        .O(over_thresh_114_fu_3843_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_114_reg_6905[5]_i_1 
       (.I0(over_thresh_111_reg_6884[5]),
        .I1(\over_thresh_114_reg_6905[6]_i_2_n_0 ),
        .I2(over_thresh_111_reg_6884[4]),
        .O(over_thresh_114_fu_3843_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_114_reg_6905[6]_i_1 
       (.I0(over_thresh_111_reg_6884[6]),
        .I1(over_thresh_111_reg_6884[4]),
        .I2(\over_thresh_114_reg_6905[6]_i_2_n_0 ),
        .I3(over_thresh_111_reg_6884[5]),
        .O(over_thresh_114_fu_3843_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_114_reg_6905[6]_i_2 
       (.I0(over_thresh_111_reg_6884[3]),
        .I1(over_thresh_111_reg_6884[1]),
        .I2(CO),
        .I3(over_thresh_111_reg_6884[0]),
        .I4(icmp_ln49_74_reg_6890),
        .I5(over_thresh_111_reg_6884[2]),
        .O(\over_thresh_114_reg_6905[6]_i_2_n_0 ));
  FDRE \over_thresh_114_reg_6905_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[0]),
        .Q(over_thresh_114_reg_6905[0]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[1]),
        .Q(over_thresh_114_reg_6905[1]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[2]),
        .Q(over_thresh_114_reg_6905[2]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[3]),
        .Q(over_thresh_114_reg_6905[3]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[4]),
        .Q(over_thresh_114_reg_6905[4]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[5]),
        .Q(over_thresh_114_reg_6905[5]),
        .R(1'b0));
  FDRE \over_thresh_114_reg_6905_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(over_thresh_114_fu_3843_p3[6]),
        .Q(over_thresh_114_reg_6905[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_117_reg_6926[0]_i_1 
       (.I0(icmp_ln49_76_reg_6911),
        .I1(over_thresh_114_reg_6905[0]),
        .I2(CO),
        .O(over_thresh_117_fu_3868_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_117_reg_6926[1]_i_1 
       (.I0(over_thresh_114_reg_6905[1]),
        .I1(CO),
        .I2(over_thresh_114_reg_6905[0]),
        .I3(icmp_ln49_76_reg_6911),
        .O(over_thresh_117_fu_3868_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_117_reg_6926[2]_i_1 
       (.I0(over_thresh_114_reg_6905[2]),
        .I1(icmp_ln49_76_reg_6911),
        .I2(over_thresh_114_reg_6905[0]),
        .I3(CO),
        .I4(over_thresh_114_reg_6905[1]),
        .O(over_thresh_117_fu_3868_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_117_reg_6926[3]_i_1 
       (.I0(over_thresh_114_reg_6905[3]),
        .I1(over_thresh_114_reg_6905[1]),
        .I2(CO),
        .I3(over_thresh_114_reg_6905[0]),
        .I4(icmp_ln49_76_reg_6911),
        .I5(over_thresh_114_reg_6905[2]),
        .O(over_thresh_117_fu_3868_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_117_reg_6926[4]_i_1 
       (.I0(over_thresh_114_reg_6905[4]),
        .I1(\over_thresh_117_reg_6926[6]_i_2_n_0 ),
        .O(over_thresh_117_fu_3868_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_117_reg_6926[5]_i_1 
       (.I0(over_thresh_114_reg_6905[5]),
        .I1(\over_thresh_117_reg_6926[6]_i_2_n_0 ),
        .I2(over_thresh_114_reg_6905[4]),
        .O(over_thresh_117_fu_3868_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_117_reg_6926[6]_i_1 
       (.I0(over_thresh_114_reg_6905[6]),
        .I1(over_thresh_114_reg_6905[4]),
        .I2(\over_thresh_117_reg_6926[6]_i_2_n_0 ),
        .I3(over_thresh_114_reg_6905[5]),
        .O(over_thresh_117_fu_3868_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_117_reg_6926[6]_i_2 
       (.I0(over_thresh_114_reg_6905[3]),
        .I1(over_thresh_114_reg_6905[1]),
        .I2(CO),
        .I3(over_thresh_114_reg_6905[0]),
        .I4(icmp_ln49_76_reg_6911),
        .I5(over_thresh_114_reg_6905[2]),
        .O(\over_thresh_117_reg_6926[6]_i_2_n_0 ));
  FDRE \over_thresh_117_reg_6926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[0]),
        .Q(over_thresh_117_reg_6926[0]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[1]),
        .Q(over_thresh_117_reg_6926[1]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[2]),
        .Q(over_thresh_117_reg_6926[2]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[3]),
        .Q(over_thresh_117_reg_6926[3]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[4]),
        .Q(over_thresh_117_reg_6926[4]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[5]),
        .Q(over_thresh_117_reg_6926[5]),
        .R(1'b0));
  FDRE \over_thresh_117_reg_6926_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(over_thresh_117_fu_3868_p3[6]),
        .Q(over_thresh_117_reg_6926[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_120_reg_6947[0]_i_1 
       (.I0(icmp_ln49_78_reg_6932),
        .I1(over_thresh_117_reg_6926[0]),
        .I2(CO),
        .O(over_thresh_120_fu_3893_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_120_reg_6947[1]_i_1 
       (.I0(over_thresh_117_reg_6926[1]),
        .I1(CO),
        .I2(over_thresh_117_reg_6926[0]),
        .I3(icmp_ln49_78_reg_6932),
        .O(over_thresh_120_fu_3893_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_120_reg_6947[2]_i_1 
       (.I0(over_thresh_117_reg_6926[2]),
        .I1(icmp_ln49_78_reg_6932),
        .I2(over_thresh_117_reg_6926[0]),
        .I3(CO),
        .I4(over_thresh_117_reg_6926[1]),
        .O(over_thresh_120_fu_3893_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_120_reg_6947[3]_i_1 
       (.I0(over_thresh_117_reg_6926[3]),
        .I1(over_thresh_117_reg_6926[1]),
        .I2(CO),
        .I3(over_thresh_117_reg_6926[0]),
        .I4(icmp_ln49_78_reg_6932),
        .I5(over_thresh_117_reg_6926[2]),
        .O(over_thresh_120_fu_3893_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_120_reg_6947[4]_i_1 
       (.I0(over_thresh_117_reg_6926[4]),
        .I1(\over_thresh_120_reg_6947[6]_i_2_n_0 ),
        .O(over_thresh_120_fu_3893_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_120_reg_6947[5]_i_1 
       (.I0(over_thresh_117_reg_6926[5]),
        .I1(\over_thresh_120_reg_6947[6]_i_2_n_0 ),
        .I2(over_thresh_117_reg_6926[4]),
        .O(over_thresh_120_fu_3893_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_120_reg_6947[6]_i_1 
       (.I0(over_thresh_117_reg_6926[6]),
        .I1(over_thresh_117_reg_6926[4]),
        .I2(\over_thresh_120_reg_6947[6]_i_2_n_0 ),
        .I3(over_thresh_117_reg_6926[5]),
        .O(over_thresh_120_fu_3893_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_120_reg_6947[6]_i_2 
       (.I0(over_thresh_117_reg_6926[3]),
        .I1(over_thresh_117_reg_6926[1]),
        .I2(CO),
        .I3(over_thresh_117_reg_6926[0]),
        .I4(icmp_ln49_78_reg_6932),
        .I5(over_thresh_117_reg_6926[2]),
        .O(\over_thresh_120_reg_6947[6]_i_2_n_0 ));
  FDRE \over_thresh_120_reg_6947_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[0]),
        .Q(over_thresh_120_reg_6947[0]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[1]),
        .Q(over_thresh_120_reg_6947[1]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[2]),
        .Q(over_thresh_120_reg_6947[2]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[3]),
        .Q(over_thresh_120_reg_6947[3]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[4]),
        .Q(over_thresh_120_reg_6947[4]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[5]),
        .Q(over_thresh_120_reg_6947[5]),
        .R(1'b0));
  FDRE \over_thresh_120_reg_6947_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(over_thresh_120_fu_3893_p3[6]),
        .Q(over_thresh_120_reg_6947[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_123_reg_6968[0]_i_1 
       (.I0(icmp_ln49_80_reg_6953),
        .I1(over_thresh_120_reg_6947[0]),
        .I2(CO),
        .O(over_thresh_123_fu_3918_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_123_reg_6968[1]_i_1 
       (.I0(over_thresh_120_reg_6947[1]),
        .I1(CO),
        .I2(over_thresh_120_reg_6947[0]),
        .I3(icmp_ln49_80_reg_6953),
        .O(over_thresh_123_fu_3918_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_123_reg_6968[2]_i_1 
       (.I0(over_thresh_120_reg_6947[2]),
        .I1(icmp_ln49_80_reg_6953),
        .I2(over_thresh_120_reg_6947[0]),
        .I3(CO),
        .I4(over_thresh_120_reg_6947[1]),
        .O(over_thresh_123_fu_3918_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_123_reg_6968[3]_i_1 
       (.I0(over_thresh_120_reg_6947[3]),
        .I1(over_thresh_120_reg_6947[1]),
        .I2(CO),
        .I3(over_thresh_120_reg_6947[0]),
        .I4(icmp_ln49_80_reg_6953),
        .I5(over_thresh_120_reg_6947[2]),
        .O(over_thresh_123_fu_3918_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_123_reg_6968[4]_i_1 
       (.I0(over_thresh_120_reg_6947[4]),
        .I1(\over_thresh_123_reg_6968[6]_i_2_n_0 ),
        .O(over_thresh_123_fu_3918_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_123_reg_6968[5]_i_1 
       (.I0(over_thresh_120_reg_6947[5]),
        .I1(\over_thresh_123_reg_6968[6]_i_2_n_0 ),
        .I2(over_thresh_120_reg_6947[4]),
        .O(over_thresh_123_fu_3918_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_123_reg_6968[6]_i_1 
       (.I0(over_thresh_120_reg_6947[6]),
        .I1(over_thresh_120_reg_6947[4]),
        .I2(\over_thresh_123_reg_6968[6]_i_2_n_0 ),
        .I3(over_thresh_120_reg_6947[5]),
        .O(over_thresh_123_fu_3918_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_123_reg_6968[6]_i_2 
       (.I0(over_thresh_120_reg_6947[3]),
        .I1(over_thresh_120_reg_6947[1]),
        .I2(CO),
        .I3(over_thresh_120_reg_6947[0]),
        .I4(icmp_ln49_80_reg_6953),
        .I5(over_thresh_120_reg_6947[2]),
        .O(\over_thresh_123_reg_6968[6]_i_2_n_0 ));
  FDRE \over_thresh_123_reg_6968_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[0]),
        .Q(over_thresh_123_reg_6968[0]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[1]),
        .Q(over_thresh_123_reg_6968[1]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[2]),
        .Q(over_thresh_123_reg_6968[2]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[3]),
        .Q(over_thresh_123_reg_6968[3]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[4]),
        .Q(over_thresh_123_reg_6968[4]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[5]),
        .Q(over_thresh_123_reg_6968[5]),
        .R(1'b0));
  FDRE \over_thresh_123_reg_6968_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(over_thresh_123_fu_3918_p3[6]),
        .Q(over_thresh_123_reg_6968[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_126_reg_6989[0]_i_1 
       (.I0(icmp_ln49_82_reg_6974),
        .I1(over_thresh_123_reg_6968[0]),
        .I2(CO),
        .O(over_thresh_126_fu_3943_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_126_reg_6989[1]_i_1 
       (.I0(over_thresh_123_reg_6968[1]),
        .I1(CO),
        .I2(over_thresh_123_reg_6968[0]),
        .I3(icmp_ln49_82_reg_6974),
        .O(over_thresh_126_fu_3943_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_126_reg_6989[2]_i_1 
       (.I0(over_thresh_123_reg_6968[2]),
        .I1(icmp_ln49_82_reg_6974),
        .I2(over_thresh_123_reg_6968[0]),
        .I3(CO),
        .I4(over_thresh_123_reg_6968[1]),
        .O(over_thresh_126_fu_3943_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_126_reg_6989[3]_i_1 
       (.I0(over_thresh_123_reg_6968[3]),
        .I1(over_thresh_123_reg_6968[1]),
        .I2(CO),
        .I3(over_thresh_123_reg_6968[0]),
        .I4(icmp_ln49_82_reg_6974),
        .I5(over_thresh_123_reg_6968[2]),
        .O(over_thresh_126_fu_3943_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_126_reg_6989[4]_i_1 
       (.I0(over_thresh_123_reg_6968[4]),
        .I1(\over_thresh_126_reg_6989[6]_i_2_n_0 ),
        .O(over_thresh_126_fu_3943_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_126_reg_6989[5]_i_1 
       (.I0(over_thresh_123_reg_6968[5]),
        .I1(\over_thresh_126_reg_6989[6]_i_2_n_0 ),
        .I2(over_thresh_123_reg_6968[4]),
        .O(over_thresh_126_fu_3943_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_126_reg_6989[6]_i_1 
       (.I0(over_thresh_123_reg_6968[6]),
        .I1(over_thresh_123_reg_6968[4]),
        .I2(\over_thresh_126_reg_6989[6]_i_2_n_0 ),
        .I3(over_thresh_123_reg_6968[5]),
        .O(over_thresh_126_fu_3943_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_126_reg_6989[6]_i_2 
       (.I0(over_thresh_123_reg_6968[3]),
        .I1(over_thresh_123_reg_6968[1]),
        .I2(CO),
        .I3(over_thresh_123_reg_6968[0]),
        .I4(icmp_ln49_82_reg_6974),
        .I5(over_thresh_123_reg_6968[2]),
        .O(\over_thresh_126_reg_6989[6]_i_2_n_0 ));
  FDRE \over_thresh_126_reg_6989_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[0]),
        .Q(over_thresh_126_reg_6989[0]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[1]),
        .Q(over_thresh_126_reg_6989[1]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[2]),
        .Q(over_thresh_126_reg_6989[2]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[3]),
        .Q(over_thresh_126_reg_6989[3]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[4]),
        .Q(over_thresh_126_reg_6989[4]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[5]),
        .Q(over_thresh_126_reg_6989[5]),
        .R(1'b0));
  FDRE \over_thresh_126_reg_6989_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(over_thresh_126_fu_3943_p3[6]),
        .Q(over_thresh_126_reg_6989[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_129_reg_7010[0]_i_1 
       (.I0(icmp_ln49_84_reg_6995),
        .I1(over_thresh_126_reg_6989[0]),
        .I2(CO),
        .O(over_thresh_129_fu_3968_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_129_reg_7010[1]_i_1 
       (.I0(over_thresh_126_reg_6989[1]),
        .I1(CO),
        .I2(over_thresh_126_reg_6989[0]),
        .I3(icmp_ln49_84_reg_6995),
        .O(over_thresh_129_fu_3968_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_129_reg_7010[2]_i_1 
       (.I0(over_thresh_126_reg_6989[2]),
        .I1(icmp_ln49_84_reg_6995),
        .I2(over_thresh_126_reg_6989[0]),
        .I3(CO),
        .I4(over_thresh_126_reg_6989[1]),
        .O(over_thresh_129_fu_3968_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_129_reg_7010[3]_i_1 
       (.I0(over_thresh_126_reg_6989[3]),
        .I1(over_thresh_126_reg_6989[1]),
        .I2(CO),
        .I3(over_thresh_126_reg_6989[0]),
        .I4(icmp_ln49_84_reg_6995),
        .I5(over_thresh_126_reg_6989[2]),
        .O(over_thresh_129_fu_3968_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_129_reg_7010[4]_i_1 
       (.I0(over_thresh_126_reg_6989[4]),
        .I1(\over_thresh_129_reg_7010[6]_i_2_n_0 ),
        .O(over_thresh_129_fu_3968_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_129_reg_7010[5]_i_1 
       (.I0(over_thresh_126_reg_6989[5]),
        .I1(\over_thresh_129_reg_7010[6]_i_2_n_0 ),
        .I2(over_thresh_126_reg_6989[4]),
        .O(over_thresh_129_fu_3968_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_129_reg_7010[6]_i_1 
       (.I0(over_thresh_126_reg_6989[6]),
        .I1(over_thresh_126_reg_6989[4]),
        .I2(\over_thresh_129_reg_7010[6]_i_2_n_0 ),
        .I3(over_thresh_126_reg_6989[5]),
        .O(over_thresh_129_fu_3968_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_129_reg_7010[6]_i_2 
       (.I0(over_thresh_126_reg_6989[3]),
        .I1(over_thresh_126_reg_6989[1]),
        .I2(CO),
        .I3(over_thresh_126_reg_6989[0]),
        .I4(icmp_ln49_84_reg_6995),
        .I5(over_thresh_126_reg_6989[2]),
        .O(\over_thresh_129_reg_7010[6]_i_2_n_0 ));
  FDRE \over_thresh_129_reg_7010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[0]),
        .Q(over_thresh_129_reg_7010[0]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[1]),
        .Q(over_thresh_129_reg_7010[1]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[2]),
        .Q(over_thresh_129_reg_7010[2]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[3]),
        .Q(over_thresh_129_reg_7010[3]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[4]),
        .Q(over_thresh_129_reg_7010[4]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[5]),
        .Q(over_thresh_129_reg_7010[5]),
        .R(1'b0));
  FDRE \over_thresh_129_reg_7010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(over_thresh_129_fu_3968_p3[6]),
        .Q(over_thresh_129_reg_7010[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_12_reg_6194[0]_i_1 
       (.I0(icmp_ln49_6_reg_6179),
        .I1(over_thresh_9_reg_6174[0]),
        .I2(CO),
        .O(over_thresh_12_fu_2978_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_12_reg_6194[1]_i_1 
       (.I0(over_thresh_9_reg_6174[1]),
        .I1(CO),
        .I2(over_thresh_9_reg_6174[0]),
        .I3(icmp_ln49_6_reg_6179),
        .O(over_thresh_12_fu_2978_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_12_reg_6194[2]_i_1 
       (.I0(over_thresh_9_reg_6174[2]),
        .I1(icmp_ln49_6_reg_6179),
        .I2(over_thresh_9_reg_6174[0]),
        .I3(CO),
        .I4(over_thresh_9_reg_6174[1]),
        .O(over_thresh_12_fu_2978_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_12_reg_6194[3]_i_1 
       (.I0(over_thresh_9_reg_6174[2]),
        .I1(icmp_ln49_6_reg_6179),
        .I2(over_thresh_9_reg_6174[0]),
        .I3(CO),
        .I4(over_thresh_9_reg_6174[1]),
        .O(over_thresh_12_fu_2978_p3[3]));
  FDRE \over_thresh_12_reg_6194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2978_p3[0]),
        .Q(over_thresh_12_reg_6194[0]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2978_p3[1]),
        .Q(over_thresh_12_reg_6194[1]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2978_p3[2]),
        .Q(over_thresh_12_reg_6194[2]),
        .R(1'b0));
  FDRE \over_thresh_12_reg_6194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(over_thresh_12_fu_2978_p3[3]),
        .Q(over_thresh_12_reg_6194[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_132_reg_7031[0]_i_1 
       (.I0(icmp_ln49_86_reg_7016),
        .I1(over_thresh_129_reg_7010[0]),
        .I2(CO),
        .O(over_thresh_132_fu_3993_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_132_reg_7031[1]_i_1 
       (.I0(over_thresh_129_reg_7010[1]),
        .I1(CO),
        .I2(over_thresh_129_reg_7010[0]),
        .I3(icmp_ln49_86_reg_7016),
        .O(over_thresh_132_fu_3993_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_132_reg_7031[2]_i_1 
       (.I0(over_thresh_129_reg_7010[2]),
        .I1(icmp_ln49_86_reg_7016),
        .I2(over_thresh_129_reg_7010[0]),
        .I3(CO),
        .I4(over_thresh_129_reg_7010[1]),
        .O(over_thresh_132_fu_3993_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_132_reg_7031[3]_i_1 
       (.I0(over_thresh_129_reg_7010[3]),
        .I1(over_thresh_129_reg_7010[1]),
        .I2(CO),
        .I3(over_thresh_129_reg_7010[0]),
        .I4(icmp_ln49_86_reg_7016),
        .I5(over_thresh_129_reg_7010[2]),
        .O(over_thresh_132_fu_3993_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_132_reg_7031[4]_i_1 
       (.I0(over_thresh_129_reg_7010[4]),
        .I1(\over_thresh_132_reg_7031[6]_i_2_n_0 ),
        .O(over_thresh_132_fu_3993_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_132_reg_7031[5]_i_1 
       (.I0(over_thresh_129_reg_7010[5]),
        .I1(\over_thresh_132_reg_7031[6]_i_2_n_0 ),
        .I2(over_thresh_129_reg_7010[4]),
        .O(over_thresh_132_fu_3993_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_132_reg_7031[6]_i_1 
       (.I0(over_thresh_129_reg_7010[6]),
        .I1(over_thresh_129_reg_7010[4]),
        .I2(\over_thresh_132_reg_7031[6]_i_2_n_0 ),
        .I3(over_thresh_129_reg_7010[5]),
        .O(over_thresh_132_fu_3993_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_132_reg_7031[6]_i_2 
       (.I0(over_thresh_129_reg_7010[3]),
        .I1(over_thresh_129_reg_7010[1]),
        .I2(CO),
        .I3(over_thresh_129_reg_7010[0]),
        .I4(icmp_ln49_86_reg_7016),
        .I5(over_thresh_129_reg_7010[2]),
        .O(\over_thresh_132_reg_7031[6]_i_2_n_0 ));
  FDRE \over_thresh_132_reg_7031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[0]),
        .Q(over_thresh_132_reg_7031[0]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[1]),
        .Q(over_thresh_132_reg_7031[1]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[2]),
        .Q(over_thresh_132_reg_7031[2]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[3]),
        .Q(over_thresh_132_reg_7031[3]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[4]),
        .Q(over_thresh_132_reg_7031[4]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[5]),
        .Q(over_thresh_132_reg_7031[5]),
        .R(1'b0));
  FDRE \over_thresh_132_reg_7031_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(over_thresh_132_fu_3993_p3[6]),
        .Q(over_thresh_132_reg_7031[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_135_reg_7052[0]_i_1 
       (.I0(icmp_ln49_88_reg_7037),
        .I1(over_thresh_132_reg_7031[0]),
        .I2(CO),
        .O(over_thresh_135_fu_4018_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_135_reg_7052[1]_i_1 
       (.I0(over_thresh_132_reg_7031[1]),
        .I1(CO),
        .I2(over_thresh_132_reg_7031[0]),
        .I3(icmp_ln49_88_reg_7037),
        .O(over_thresh_135_fu_4018_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_135_reg_7052[2]_i_1 
       (.I0(over_thresh_132_reg_7031[2]),
        .I1(icmp_ln49_88_reg_7037),
        .I2(over_thresh_132_reg_7031[0]),
        .I3(CO),
        .I4(over_thresh_132_reg_7031[1]),
        .O(over_thresh_135_fu_4018_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_135_reg_7052[3]_i_1 
       (.I0(over_thresh_132_reg_7031[3]),
        .I1(over_thresh_132_reg_7031[1]),
        .I2(CO),
        .I3(over_thresh_132_reg_7031[0]),
        .I4(icmp_ln49_88_reg_7037),
        .I5(over_thresh_132_reg_7031[2]),
        .O(over_thresh_135_fu_4018_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_135_reg_7052[4]_i_1 
       (.I0(over_thresh_132_reg_7031[4]),
        .I1(\over_thresh_135_reg_7052[6]_i_2_n_0 ),
        .O(over_thresh_135_fu_4018_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_135_reg_7052[5]_i_1 
       (.I0(over_thresh_132_reg_7031[5]),
        .I1(\over_thresh_135_reg_7052[6]_i_2_n_0 ),
        .I2(over_thresh_132_reg_7031[4]),
        .O(over_thresh_135_fu_4018_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_135_reg_7052[6]_i_1 
       (.I0(over_thresh_132_reg_7031[6]),
        .I1(over_thresh_132_reg_7031[4]),
        .I2(\over_thresh_135_reg_7052[6]_i_2_n_0 ),
        .I3(over_thresh_132_reg_7031[5]),
        .O(over_thresh_135_fu_4018_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_135_reg_7052[6]_i_2 
       (.I0(over_thresh_132_reg_7031[3]),
        .I1(over_thresh_132_reg_7031[1]),
        .I2(CO),
        .I3(over_thresh_132_reg_7031[0]),
        .I4(icmp_ln49_88_reg_7037),
        .I5(over_thresh_132_reg_7031[2]),
        .O(\over_thresh_135_reg_7052[6]_i_2_n_0 ));
  FDRE \over_thresh_135_reg_7052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[0]),
        .Q(over_thresh_135_reg_7052[0]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[1]),
        .Q(over_thresh_135_reg_7052[1]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[2]),
        .Q(over_thresh_135_reg_7052[2]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[3]),
        .Q(over_thresh_135_reg_7052[3]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[4]),
        .Q(over_thresh_135_reg_7052[4]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[5]),
        .Q(over_thresh_135_reg_7052[5]),
        .R(1'b0));
  FDRE \over_thresh_135_reg_7052_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(over_thresh_135_fu_4018_p3[6]),
        .Q(over_thresh_135_reg_7052[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_138_reg_7073[0]_i_1 
       (.I0(icmp_ln49_90_reg_7058),
        .I1(over_thresh_135_reg_7052[0]),
        .I2(CO),
        .O(over_thresh_138_fu_4043_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_138_reg_7073[1]_i_1 
       (.I0(over_thresh_135_reg_7052[1]),
        .I1(CO),
        .I2(over_thresh_135_reg_7052[0]),
        .I3(icmp_ln49_90_reg_7058),
        .O(over_thresh_138_fu_4043_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_138_reg_7073[2]_i_1 
       (.I0(over_thresh_135_reg_7052[2]),
        .I1(icmp_ln49_90_reg_7058),
        .I2(over_thresh_135_reg_7052[0]),
        .I3(CO),
        .I4(over_thresh_135_reg_7052[1]),
        .O(over_thresh_138_fu_4043_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_138_reg_7073[3]_i_1 
       (.I0(over_thresh_135_reg_7052[3]),
        .I1(over_thresh_135_reg_7052[1]),
        .I2(CO),
        .I3(over_thresh_135_reg_7052[0]),
        .I4(icmp_ln49_90_reg_7058),
        .I5(over_thresh_135_reg_7052[2]),
        .O(over_thresh_138_fu_4043_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_138_reg_7073[4]_i_1 
       (.I0(over_thresh_135_reg_7052[4]),
        .I1(\over_thresh_138_reg_7073[6]_i_2_n_0 ),
        .O(over_thresh_138_fu_4043_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_138_reg_7073[5]_i_1 
       (.I0(over_thresh_135_reg_7052[5]),
        .I1(\over_thresh_138_reg_7073[6]_i_2_n_0 ),
        .I2(over_thresh_135_reg_7052[4]),
        .O(over_thresh_138_fu_4043_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_138_reg_7073[6]_i_1 
       (.I0(over_thresh_135_reg_7052[6]),
        .I1(over_thresh_135_reg_7052[4]),
        .I2(\over_thresh_138_reg_7073[6]_i_2_n_0 ),
        .I3(over_thresh_135_reg_7052[5]),
        .O(over_thresh_138_fu_4043_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_138_reg_7073[6]_i_2 
       (.I0(over_thresh_135_reg_7052[3]),
        .I1(over_thresh_135_reg_7052[1]),
        .I2(CO),
        .I3(over_thresh_135_reg_7052[0]),
        .I4(icmp_ln49_90_reg_7058),
        .I5(over_thresh_135_reg_7052[2]),
        .O(\over_thresh_138_reg_7073[6]_i_2_n_0 ));
  FDRE \over_thresh_138_reg_7073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[0]),
        .Q(over_thresh_138_reg_7073[0]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[1]),
        .Q(over_thresh_138_reg_7073[1]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[2]),
        .Q(over_thresh_138_reg_7073[2]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[3]),
        .Q(over_thresh_138_reg_7073[3]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[4]),
        .Q(over_thresh_138_reg_7073[4]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[5]),
        .Q(over_thresh_138_reg_7073[5]),
        .R(1'b0));
  FDRE \over_thresh_138_reg_7073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(over_thresh_138_fu_4043_p3[6]),
        .Q(over_thresh_138_reg_7073[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_141_reg_7094[0]_i_1 
       (.I0(icmp_ln49_92_reg_7079),
        .I1(over_thresh_138_reg_7073[0]),
        .I2(CO),
        .O(over_thresh_141_fu_4068_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_141_reg_7094[1]_i_1 
       (.I0(over_thresh_138_reg_7073[1]),
        .I1(CO),
        .I2(over_thresh_138_reg_7073[0]),
        .I3(icmp_ln49_92_reg_7079),
        .O(over_thresh_141_fu_4068_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_141_reg_7094[2]_i_1 
       (.I0(over_thresh_138_reg_7073[2]),
        .I1(icmp_ln49_92_reg_7079),
        .I2(over_thresh_138_reg_7073[0]),
        .I3(CO),
        .I4(over_thresh_138_reg_7073[1]),
        .O(over_thresh_141_fu_4068_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_141_reg_7094[3]_i_1 
       (.I0(over_thresh_138_reg_7073[3]),
        .I1(over_thresh_138_reg_7073[1]),
        .I2(CO),
        .I3(over_thresh_138_reg_7073[0]),
        .I4(icmp_ln49_92_reg_7079),
        .I5(over_thresh_138_reg_7073[2]),
        .O(over_thresh_141_fu_4068_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_141_reg_7094[4]_i_1 
       (.I0(over_thresh_138_reg_7073[4]),
        .I1(\over_thresh_141_reg_7094[6]_i_2_n_0 ),
        .O(over_thresh_141_fu_4068_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_141_reg_7094[5]_i_1 
       (.I0(over_thresh_138_reg_7073[5]),
        .I1(\over_thresh_141_reg_7094[6]_i_2_n_0 ),
        .I2(over_thresh_138_reg_7073[4]),
        .O(over_thresh_141_fu_4068_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_141_reg_7094[6]_i_1 
       (.I0(over_thresh_138_reg_7073[6]),
        .I1(over_thresh_138_reg_7073[4]),
        .I2(\over_thresh_141_reg_7094[6]_i_2_n_0 ),
        .I3(over_thresh_138_reg_7073[5]),
        .O(over_thresh_141_fu_4068_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_141_reg_7094[6]_i_2 
       (.I0(over_thresh_138_reg_7073[3]),
        .I1(over_thresh_138_reg_7073[1]),
        .I2(CO),
        .I3(over_thresh_138_reg_7073[0]),
        .I4(icmp_ln49_92_reg_7079),
        .I5(over_thresh_138_reg_7073[2]),
        .O(\over_thresh_141_reg_7094[6]_i_2_n_0 ));
  FDRE \over_thresh_141_reg_7094_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[0]),
        .Q(over_thresh_141_reg_7094[0]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[1]),
        .Q(over_thresh_141_reg_7094[1]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[2]),
        .Q(over_thresh_141_reg_7094[2]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[3]),
        .Q(over_thresh_141_reg_7094[3]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[4]),
        .Q(over_thresh_141_reg_7094[4]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[5]),
        .Q(over_thresh_141_reg_7094[5]),
        .R(1'b0));
  FDRE \over_thresh_141_reg_7094_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(over_thresh_141_fu_4068_p3[6]),
        .Q(over_thresh_141_reg_7094[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_144_reg_7115[0]_i_1 
       (.I0(icmp_ln49_94_reg_7100),
        .I1(over_thresh_141_reg_7094[0]),
        .I2(CO),
        .O(over_thresh_144_fu_4093_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_144_reg_7115[1]_i_1 
       (.I0(over_thresh_141_reg_7094[1]),
        .I1(CO),
        .I2(over_thresh_141_reg_7094[0]),
        .I3(icmp_ln49_94_reg_7100),
        .O(over_thresh_144_fu_4093_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_144_reg_7115[2]_i_1 
       (.I0(over_thresh_141_reg_7094[2]),
        .I1(icmp_ln49_94_reg_7100),
        .I2(over_thresh_141_reg_7094[0]),
        .I3(CO),
        .I4(over_thresh_141_reg_7094[1]),
        .O(over_thresh_144_fu_4093_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_144_reg_7115[3]_i_1 
       (.I0(over_thresh_141_reg_7094[3]),
        .I1(over_thresh_141_reg_7094[1]),
        .I2(CO),
        .I3(over_thresh_141_reg_7094[0]),
        .I4(icmp_ln49_94_reg_7100),
        .I5(over_thresh_141_reg_7094[2]),
        .O(over_thresh_144_fu_4093_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_144_reg_7115[4]_i_1 
       (.I0(over_thresh_141_reg_7094[4]),
        .I1(\over_thresh_144_reg_7115[6]_i_2_n_0 ),
        .O(over_thresh_144_fu_4093_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_144_reg_7115[5]_i_1 
       (.I0(over_thresh_141_reg_7094[5]),
        .I1(\over_thresh_144_reg_7115[6]_i_2_n_0 ),
        .I2(over_thresh_141_reg_7094[4]),
        .O(over_thresh_144_fu_4093_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_144_reg_7115[6]_i_1 
       (.I0(over_thresh_141_reg_7094[6]),
        .I1(over_thresh_141_reg_7094[4]),
        .I2(\over_thresh_144_reg_7115[6]_i_2_n_0 ),
        .I3(over_thresh_141_reg_7094[5]),
        .O(over_thresh_144_fu_4093_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_144_reg_7115[6]_i_2 
       (.I0(over_thresh_141_reg_7094[3]),
        .I1(over_thresh_141_reg_7094[1]),
        .I2(CO),
        .I3(over_thresh_141_reg_7094[0]),
        .I4(icmp_ln49_94_reg_7100),
        .I5(over_thresh_141_reg_7094[2]),
        .O(\over_thresh_144_reg_7115[6]_i_2_n_0 ));
  FDRE \over_thresh_144_reg_7115_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[0]),
        .Q(over_thresh_144_reg_7115[0]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[1]),
        .Q(over_thresh_144_reg_7115[1]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[2]),
        .Q(over_thresh_144_reg_7115[2]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[3]),
        .Q(over_thresh_144_reg_7115[3]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[4]),
        .Q(over_thresh_144_reg_7115[4]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[5]),
        .Q(over_thresh_144_reg_7115[5]),
        .R(1'b0));
  FDRE \over_thresh_144_reg_7115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state50),
        .D(over_thresh_144_fu_4093_p3[6]),
        .Q(over_thresh_144_reg_7115[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_147_reg_7136[0]_i_1 
       (.I0(icmp_ln49_96_reg_7121),
        .I1(over_thresh_144_reg_7115[0]),
        .I2(CO),
        .O(over_thresh_147_fu_4118_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_147_reg_7136[1]_i_1 
       (.I0(over_thresh_144_reg_7115[1]),
        .I1(CO),
        .I2(over_thresh_144_reg_7115[0]),
        .I3(icmp_ln49_96_reg_7121),
        .O(over_thresh_147_fu_4118_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_147_reg_7136[2]_i_1 
       (.I0(over_thresh_144_reg_7115[2]),
        .I1(icmp_ln49_96_reg_7121),
        .I2(over_thresh_144_reg_7115[0]),
        .I3(CO),
        .I4(over_thresh_144_reg_7115[1]),
        .O(over_thresh_147_fu_4118_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_147_reg_7136[3]_i_1 
       (.I0(over_thresh_144_reg_7115[3]),
        .I1(over_thresh_144_reg_7115[1]),
        .I2(CO),
        .I3(over_thresh_144_reg_7115[0]),
        .I4(icmp_ln49_96_reg_7121),
        .I5(over_thresh_144_reg_7115[2]),
        .O(over_thresh_147_fu_4118_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_147_reg_7136[4]_i_1 
       (.I0(over_thresh_144_reg_7115[4]),
        .I1(\over_thresh_147_reg_7136[6]_i_2_n_0 ),
        .O(over_thresh_147_fu_4118_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_147_reg_7136[5]_i_1 
       (.I0(over_thresh_144_reg_7115[5]),
        .I1(\over_thresh_147_reg_7136[6]_i_2_n_0 ),
        .I2(over_thresh_144_reg_7115[4]),
        .O(over_thresh_147_fu_4118_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_147_reg_7136[6]_i_1 
       (.I0(over_thresh_144_reg_7115[6]),
        .I1(over_thresh_144_reg_7115[4]),
        .I2(\over_thresh_147_reg_7136[6]_i_2_n_0 ),
        .I3(over_thresh_144_reg_7115[5]),
        .O(over_thresh_147_fu_4118_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_147_reg_7136[6]_i_2 
       (.I0(over_thresh_144_reg_7115[3]),
        .I1(over_thresh_144_reg_7115[1]),
        .I2(CO),
        .I3(over_thresh_144_reg_7115[0]),
        .I4(icmp_ln49_96_reg_7121),
        .I5(over_thresh_144_reg_7115[2]),
        .O(\over_thresh_147_reg_7136[6]_i_2_n_0 ));
  FDRE \over_thresh_147_reg_7136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[0]),
        .Q(over_thresh_147_reg_7136[0]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[1]),
        .Q(over_thresh_147_reg_7136[1]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[2]),
        .Q(over_thresh_147_reg_7136[2]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[3]),
        .Q(over_thresh_147_reg_7136[3]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[4]),
        .Q(over_thresh_147_reg_7136[4]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[5]),
        .Q(over_thresh_147_reg_7136[5]),
        .R(1'b0));
  FDRE \over_thresh_147_reg_7136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(over_thresh_147_fu_4118_p3[6]),
        .Q(over_thresh_147_reg_7136[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_150_reg_7157[0]_i_1 
       (.I0(icmp_ln49_98_reg_7142),
        .I1(over_thresh_147_reg_7136[0]),
        .I2(CO),
        .O(over_thresh_150_fu_4143_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_150_reg_7157[1]_i_1 
       (.I0(over_thresh_147_reg_7136[1]),
        .I1(CO),
        .I2(over_thresh_147_reg_7136[0]),
        .I3(icmp_ln49_98_reg_7142),
        .O(over_thresh_150_fu_4143_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_150_reg_7157[2]_i_1 
       (.I0(over_thresh_147_reg_7136[2]),
        .I1(icmp_ln49_98_reg_7142),
        .I2(over_thresh_147_reg_7136[0]),
        .I3(CO),
        .I4(over_thresh_147_reg_7136[1]),
        .O(over_thresh_150_fu_4143_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_150_reg_7157[3]_i_1 
       (.I0(over_thresh_147_reg_7136[3]),
        .I1(over_thresh_147_reg_7136[1]),
        .I2(CO),
        .I3(over_thresh_147_reg_7136[0]),
        .I4(icmp_ln49_98_reg_7142),
        .I5(over_thresh_147_reg_7136[2]),
        .O(over_thresh_150_fu_4143_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_150_reg_7157[4]_i_1 
       (.I0(over_thresh_147_reg_7136[4]),
        .I1(\over_thresh_150_reg_7157[6]_i_2_n_0 ),
        .O(over_thresh_150_fu_4143_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_150_reg_7157[5]_i_1 
       (.I0(over_thresh_147_reg_7136[5]),
        .I1(\over_thresh_150_reg_7157[6]_i_2_n_0 ),
        .I2(over_thresh_147_reg_7136[4]),
        .O(over_thresh_150_fu_4143_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_150_reg_7157[6]_i_1 
       (.I0(over_thresh_147_reg_7136[6]),
        .I1(over_thresh_147_reg_7136[4]),
        .I2(\over_thresh_150_reg_7157[6]_i_2_n_0 ),
        .I3(over_thresh_147_reg_7136[5]),
        .O(over_thresh_150_fu_4143_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_150_reg_7157[6]_i_2 
       (.I0(over_thresh_147_reg_7136[3]),
        .I1(over_thresh_147_reg_7136[1]),
        .I2(CO),
        .I3(over_thresh_147_reg_7136[0]),
        .I4(icmp_ln49_98_reg_7142),
        .I5(over_thresh_147_reg_7136[2]),
        .O(\over_thresh_150_reg_7157[6]_i_2_n_0 ));
  FDRE \over_thresh_150_reg_7157_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[0]),
        .Q(over_thresh_150_reg_7157[0]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[1]),
        .Q(over_thresh_150_reg_7157[1]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[2]),
        .Q(over_thresh_150_reg_7157[2]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[3]),
        .Q(over_thresh_150_reg_7157[3]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[4]),
        .Q(over_thresh_150_reg_7157[4]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[5]),
        .Q(over_thresh_150_reg_7157[5]),
        .R(1'b0));
  FDRE \over_thresh_150_reg_7157_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(over_thresh_150_fu_4143_p3[6]),
        .Q(over_thresh_150_reg_7157[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_153_reg_7178[0]_i_1 
       (.I0(icmp_ln49_100_reg_7163),
        .I1(over_thresh_150_reg_7157[0]),
        .I2(CO),
        .O(over_thresh_153_fu_4168_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_153_reg_7178[1]_i_1 
       (.I0(over_thresh_150_reg_7157[1]),
        .I1(CO),
        .I2(over_thresh_150_reg_7157[0]),
        .I3(icmp_ln49_100_reg_7163),
        .O(over_thresh_153_fu_4168_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_153_reg_7178[2]_i_1 
       (.I0(over_thresh_150_reg_7157[2]),
        .I1(icmp_ln49_100_reg_7163),
        .I2(over_thresh_150_reg_7157[0]),
        .I3(CO),
        .I4(over_thresh_150_reg_7157[1]),
        .O(over_thresh_153_fu_4168_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_153_reg_7178[3]_i_1 
       (.I0(over_thresh_150_reg_7157[3]),
        .I1(over_thresh_150_reg_7157[1]),
        .I2(CO),
        .I3(over_thresh_150_reg_7157[0]),
        .I4(icmp_ln49_100_reg_7163),
        .I5(over_thresh_150_reg_7157[2]),
        .O(over_thresh_153_fu_4168_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_153_reg_7178[4]_i_1 
       (.I0(over_thresh_150_reg_7157[4]),
        .I1(\over_thresh_153_reg_7178[6]_i_2_n_0 ),
        .O(over_thresh_153_fu_4168_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_153_reg_7178[5]_i_1 
       (.I0(over_thresh_150_reg_7157[5]),
        .I1(\over_thresh_153_reg_7178[6]_i_2_n_0 ),
        .I2(over_thresh_150_reg_7157[4]),
        .O(over_thresh_153_fu_4168_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_153_reg_7178[6]_i_1 
       (.I0(over_thresh_150_reg_7157[6]),
        .I1(over_thresh_150_reg_7157[4]),
        .I2(\over_thresh_153_reg_7178[6]_i_2_n_0 ),
        .I3(over_thresh_150_reg_7157[5]),
        .O(over_thresh_153_fu_4168_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_153_reg_7178[6]_i_2 
       (.I0(over_thresh_150_reg_7157[3]),
        .I1(over_thresh_150_reg_7157[1]),
        .I2(CO),
        .I3(over_thresh_150_reg_7157[0]),
        .I4(icmp_ln49_100_reg_7163),
        .I5(over_thresh_150_reg_7157[2]),
        .O(\over_thresh_153_reg_7178[6]_i_2_n_0 ));
  FDRE \over_thresh_153_reg_7178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[0]),
        .Q(over_thresh_153_reg_7178[0]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[1]),
        .Q(over_thresh_153_reg_7178[1]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[2]),
        .Q(over_thresh_153_reg_7178[2]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[3]),
        .Q(over_thresh_153_reg_7178[3]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[4]),
        .Q(over_thresh_153_reg_7178[4]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[5]),
        .Q(over_thresh_153_reg_7178[5]),
        .R(1'b0));
  FDRE \over_thresh_153_reg_7178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(over_thresh_153_fu_4168_p3[6]),
        .Q(over_thresh_153_reg_7178[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_156_reg_7199[0]_i_1 
       (.I0(icmp_ln49_102_reg_7184),
        .I1(over_thresh_153_reg_7178[0]),
        .I2(CO),
        .O(over_thresh_156_fu_4193_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_156_reg_7199[1]_i_1 
       (.I0(over_thresh_153_reg_7178[1]),
        .I1(CO),
        .I2(over_thresh_153_reg_7178[0]),
        .I3(icmp_ln49_102_reg_7184),
        .O(over_thresh_156_fu_4193_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_156_reg_7199[2]_i_1 
       (.I0(over_thresh_153_reg_7178[2]),
        .I1(icmp_ln49_102_reg_7184),
        .I2(over_thresh_153_reg_7178[0]),
        .I3(CO),
        .I4(over_thresh_153_reg_7178[1]),
        .O(over_thresh_156_fu_4193_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_156_reg_7199[3]_i_1 
       (.I0(over_thresh_153_reg_7178[3]),
        .I1(over_thresh_153_reg_7178[1]),
        .I2(CO),
        .I3(over_thresh_153_reg_7178[0]),
        .I4(icmp_ln49_102_reg_7184),
        .I5(over_thresh_153_reg_7178[2]),
        .O(over_thresh_156_fu_4193_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_156_reg_7199[4]_i_1 
       (.I0(over_thresh_153_reg_7178[4]),
        .I1(\over_thresh_156_reg_7199[6]_i_2_n_0 ),
        .O(over_thresh_156_fu_4193_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_156_reg_7199[5]_i_1 
       (.I0(over_thresh_153_reg_7178[5]),
        .I1(\over_thresh_156_reg_7199[6]_i_2_n_0 ),
        .I2(over_thresh_153_reg_7178[4]),
        .O(over_thresh_156_fu_4193_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_156_reg_7199[6]_i_1 
       (.I0(over_thresh_153_reg_7178[6]),
        .I1(over_thresh_153_reg_7178[4]),
        .I2(\over_thresh_156_reg_7199[6]_i_2_n_0 ),
        .I3(over_thresh_153_reg_7178[5]),
        .O(over_thresh_156_fu_4193_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_156_reg_7199[6]_i_2 
       (.I0(over_thresh_153_reg_7178[3]),
        .I1(over_thresh_153_reg_7178[1]),
        .I2(CO),
        .I3(over_thresh_153_reg_7178[0]),
        .I4(icmp_ln49_102_reg_7184),
        .I5(over_thresh_153_reg_7178[2]),
        .O(\over_thresh_156_reg_7199[6]_i_2_n_0 ));
  FDRE \over_thresh_156_reg_7199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[0]),
        .Q(over_thresh_156_reg_7199[0]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[1]),
        .Q(over_thresh_156_reg_7199[1]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[2]),
        .Q(over_thresh_156_reg_7199[2]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[3]),
        .Q(over_thresh_156_reg_7199[3]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[4]),
        .Q(over_thresh_156_reg_7199[4]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[5]),
        .Q(over_thresh_156_reg_7199[5]),
        .R(1'b0));
  FDRE \over_thresh_156_reg_7199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(over_thresh_156_fu_4193_p3[6]),
        .Q(over_thresh_156_reg_7199[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_159_reg_7220[0]_i_1 
       (.I0(icmp_ln49_104_reg_7205),
        .I1(over_thresh_156_reg_7199[0]),
        .I2(CO),
        .O(over_thresh_159_fu_4218_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_159_reg_7220[1]_i_1 
       (.I0(over_thresh_156_reg_7199[1]),
        .I1(CO),
        .I2(over_thresh_156_reg_7199[0]),
        .I3(icmp_ln49_104_reg_7205),
        .O(over_thresh_159_fu_4218_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_159_reg_7220[2]_i_1 
       (.I0(over_thresh_156_reg_7199[2]),
        .I1(icmp_ln49_104_reg_7205),
        .I2(over_thresh_156_reg_7199[0]),
        .I3(CO),
        .I4(over_thresh_156_reg_7199[1]),
        .O(over_thresh_159_fu_4218_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_159_reg_7220[3]_i_1 
       (.I0(over_thresh_156_reg_7199[3]),
        .I1(over_thresh_156_reg_7199[1]),
        .I2(CO),
        .I3(over_thresh_156_reg_7199[0]),
        .I4(icmp_ln49_104_reg_7205),
        .I5(over_thresh_156_reg_7199[2]),
        .O(over_thresh_159_fu_4218_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_159_reg_7220[4]_i_1 
       (.I0(over_thresh_156_reg_7199[4]),
        .I1(\over_thresh_159_reg_7220[6]_i_2_n_0 ),
        .O(over_thresh_159_fu_4218_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_159_reg_7220[5]_i_1 
       (.I0(over_thresh_156_reg_7199[5]),
        .I1(\over_thresh_159_reg_7220[6]_i_2_n_0 ),
        .I2(over_thresh_156_reg_7199[4]),
        .O(over_thresh_159_fu_4218_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_159_reg_7220[6]_i_1 
       (.I0(over_thresh_156_reg_7199[6]),
        .I1(over_thresh_156_reg_7199[4]),
        .I2(\over_thresh_159_reg_7220[6]_i_2_n_0 ),
        .I3(over_thresh_156_reg_7199[5]),
        .O(over_thresh_159_fu_4218_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_159_reg_7220[6]_i_2 
       (.I0(over_thresh_156_reg_7199[3]),
        .I1(over_thresh_156_reg_7199[1]),
        .I2(CO),
        .I3(over_thresh_156_reg_7199[0]),
        .I4(icmp_ln49_104_reg_7205),
        .I5(over_thresh_156_reg_7199[2]),
        .O(\over_thresh_159_reg_7220[6]_i_2_n_0 ));
  FDRE \over_thresh_159_reg_7220_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[0]),
        .Q(over_thresh_159_reg_7220[0]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[1]),
        .Q(over_thresh_159_reg_7220[1]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[2]),
        .Q(over_thresh_159_reg_7220[2]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[3]),
        .Q(over_thresh_159_reg_7220[3]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[4]),
        .Q(over_thresh_159_reg_7220[4]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[5]),
        .Q(over_thresh_159_reg_7220[5]),
        .R(1'b0));
  FDRE \over_thresh_159_reg_7220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(over_thresh_159_fu_4218_p3[6]),
        .Q(over_thresh_159_reg_7220[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_15_reg_6215[0]_i_1 
       (.I0(icmp_ln49_8_reg_6200),
        .I1(over_thresh_12_reg_6194[0]),
        .I2(CO),
        .O(over_thresh_15_fu_3003_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_15_reg_6215[1]_i_1 
       (.I0(over_thresh_12_reg_6194[1]),
        .I1(CO),
        .I2(over_thresh_12_reg_6194[0]),
        .I3(icmp_ln49_8_reg_6200),
        .O(over_thresh_15_fu_3003_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_15_reg_6215[2]_i_1 
       (.I0(over_thresh_12_reg_6194[2]),
        .I1(icmp_ln49_8_reg_6200),
        .I2(over_thresh_12_reg_6194[0]),
        .I3(CO),
        .I4(over_thresh_12_reg_6194[1]),
        .O(over_thresh_15_fu_3003_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_15_reg_6215[3]_i_1 
       (.I0(over_thresh_12_reg_6194[3]),
        .I1(over_thresh_12_reg_6194[1]),
        .I2(CO),
        .I3(over_thresh_12_reg_6194[0]),
        .I4(icmp_ln49_8_reg_6200),
        .I5(over_thresh_12_reg_6194[2]),
        .O(over_thresh_15_fu_3003_p3[3]));
  FDRE \over_thresh_15_reg_6215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3003_p3[0]),
        .Q(over_thresh_15_reg_6215[0]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3003_p3[1]),
        .Q(over_thresh_15_reg_6215[1]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3003_p3[2]),
        .Q(over_thresh_15_reg_6215[2]),
        .R(1'b0));
  FDRE \over_thresh_15_reg_6215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(over_thresh_15_fu_3003_p3[3]),
        .Q(over_thresh_15_reg_6215[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_162_reg_7241[0]_i_1 
       (.I0(icmp_ln49_106_reg_7226),
        .I1(over_thresh_159_reg_7220[0]),
        .I2(CO),
        .O(over_thresh_162_fu_4243_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_162_reg_7241[1]_i_1 
       (.I0(over_thresh_159_reg_7220[1]),
        .I1(CO),
        .I2(over_thresh_159_reg_7220[0]),
        .I3(icmp_ln49_106_reg_7226),
        .O(over_thresh_162_fu_4243_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_162_reg_7241[2]_i_1 
       (.I0(over_thresh_159_reg_7220[2]),
        .I1(icmp_ln49_106_reg_7226),
        .I2(over_thresh_159_reg_7220[0]),
        .I3(CO),
        .I4(over_thresh_159_reg_7220[1]),
        .O(over_thresh_162_fu_4243_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_162_reg_7241[3]_i_1 
       (.I0(over_thresh_159_reg_7220[3]),
        .I1(over_thresh_159_reg_7220[1]),
        .I2(CO),
        .I3(over_thresh_159_reg_7220[0]),
        .I4(icmp_ln49_106_reg_7226),
        .I5(over_thresh_159_reg_7220[2]),
        .O(over_thresh_162_fu_4243_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_162_reg_7241[4]_i_1 
       (.I0(over_thresh_159_reg_7220[4]),
        .I1(\over_thresh_162_reg_7241[6]_i_2_n_0 ),
        .O(over_thresh_162_fu_4243_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_162_reg_7241[5]_i_1 
       (.I0(over_thresh_159_reg_7220[5]),
        .I1(\over_thresh_162_reg_7241[6]_i_2_n_0 ),
        .I2(over_thresh_159_reg_7220[4]),
        .O(over_thresh_162_fu_4243_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_162_reg_7241[6]_i_1 
       (.I0(over_thresh_159_reg_7220[6]),
        .I1(over_thresh_159_reg_7220[4]),
        .I2(\over_thresh_162_reg_7241[6]_i_2_n_0 ),
        .I3(over_thresh_159_reg_7220[5]),
        .O(over_thresh_162_fu_4243_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_162_reg_7241[6]_i_2 
       (.I0(over_thresh_159_reg_7220[3]),
        .I1(over_thresh_159_reg_7220[1]),
        .I2(CO),
        .I3(over_thresh_159_reg_7220[0]),
        .I4(icmp_ln49_106_reg_7226),
        .I5(over_thresh_159_reg_7220[2]),
        .O(\over_thresh_162_reg_7241[6]_i_2_n_0 ));
  FDRE \over_thresh_162_reg_7241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[0]),
        .Q(over_thresh_162_reg_7241[0]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[1]),
        .Q(over_thresh_162_reg_7241[1]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[2]),
        .Q(over_thresh_162_reg_7241[2]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[3]),
        .Q(over_thresh_162_reg_7241[3]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[4]),
        .Q(over_thresh_162_reg_7241[4]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[5]),
        .Q(over_thresh_162_reg_7241[5]),
        .R(1'b0));
  FDRE \over_thresh_162_reg_7241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state56),
        .D(over_thresh_162_fu_4243_p3[6]),
        .Q(over_thresh_162_reg_7241[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_165_reg_7262[0]_i_1 
       (.I0(icmp_ln49_108_reg_7247),
        .I1(over_thresh_162_reg_7241[0]),
        .I2(CO),
        .O(over_thresh_165_fu_4268_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_165_reg_7262[1]_i_1 
       (.I0(over_thresh_162_reg_7241[1]),
        .I1(CO),
        .I2(over_thresh_162_reg_7241[0]),
        .I3(icmp_ln49_108_reg_7247),
        .O(over_thresh_165_fu_4268_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_165_reg_7262[2]_i_1 
       (.I0(over_thresh_162_reg_7241[2]),
        .I1(icmp_ln49_108_reg_7247),
        .I2(over_thresh_162_reg_7241[0]),
        .I3(CO),
        .I4(over_thresh_162_reg_7241[1]),
        .O(over_thresh_165_fu_4268_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_165_reg_7262[3]_i_1 
       (.I0(over_thresh_162_reg_7241[3]),
        .I1(over_thresh_162_reg_7241[1]),
        .I2(CO),
        .I3(over_thresh_162_reg_7241[0]),
        .I4(icmp_ln49_108_reg_7247),
        .I5(over_thresh_162_reg_7241[2]),
        .O(over_thresh_165_fu_4268_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_165_reg_7262[4]_i_1 
       (.I0(over_thresh_162_reg_7241[4]),
        .I1(\over_thresh_165_reg_7262[6]_i_2_n_0 ),
        .O(over_thresh_165_fu_4268_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_165_reg_7262[5]_i_1 
       (.I0(over_thresh_162_reg_7241[5]),
        .I1(\over_thresh_165_reg_7262[6]_i_2_n_0 ),
        .I2(over_thresh_162_reg_7241[4]),
        .O(over_thresh_165_fu_4268_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_165_reg_7262[6]_i_1 
       (.I0(over_thresh_162_reg_7241[6]),
        .I1(over_thresh_162_reg_7241[4]),
        .I2(\over_thresh_165_reg_7262[6]_i_2_n_0 ),
        .I3(over_thresh_162_reg_7241[5]),
        .O(over_thresh_165_fu_4268_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_165_reg_7262[6]_i_2 
       (.I0(over_thresh_162_reg_7241[3]),
        .I1(over_thresh_162_reg_7241[1]),
        .I2(CO),
        .I3(over_thresh_162_reg_7241[0]),
        .I4(icmp_ln49_108_reg_7247),
        .I5(over_thresh_162_reg_7241[2]),
        .O(\over_thresh_165_reg_7262[6]_i_2_n_0 ));
  FDRE \over_thresh_165_reg_7262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[0]),
        .Q(over_thresh_165_reg_7262[0]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[1]),
        .Q(over_thresh_165_reg_7262[1]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[2]),
        .Q(over_thresh_165_reg_7262[2]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[3]),
        .Q(over_thresh_165_reg_7262[3]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[4]),
        .Q(over_thresh_165_reg_7262[4]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[5]),
        .Q(over_thresh_165_reg_7262[5]),
        .R(1'b0));
  FDRE \over_thresh_165_reg_7262_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state57),
        .D(over_thresh_165_fu_4268_p3[6]),
        .Q(over_thresh_165_reg_7262[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_168_reg_7283[0]_i_1 
       (.I0(icmp_ln49_110_reg_7268),
        .I1(over_thresh_165_reg_7262[0]),
        .I2(CO),
        .O(over_thresh_168_fu_4293_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_168_reg_7283[1]_i_1 
       (.I0(over_thresh_165_reg_7262[1]),
        .I1(CO),
        .I2(over_thresh_165_reg_7262[0]),
        .I3(icmp_ln49_110_reg_7268),
        .O(over_thresh_168_fu_4293_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_168_reg_7283[2]_i_1 
       (.I0(over_thresh_165_reg_7262[2]),
        .I1(icmp_ln49_110_reg_7268),
        .I2(over_thresh_165_reg_7262[0]),
        .I3(CO),
        .I4(over_thresh_165_reg_7262[1]),
        .O(over_thresh_168_fu_4293_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_168_reg_7283[3]_i_1 
       (.I0(over_thresh_165_reg_7262[3]),
        .I1(over_thresh_165_reg_7262[1]),
        .I2(CO),
        .I3(over_thresh_165_reg_7262[0]),
        .I4(icmp_ln49_110_reg_7268),
        .I5(over_thresh_165_reg_7262[2]),
        .O(over_thresh_168_fu_4293_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_168_reg_7283[4]_i_1 
       (.I0(over_thresh_165_reg_7262[4]),
        .I1(\over_thresh_168_reg_7283[6]_i_2_n_0 ),
        .O(over_thresh_168_fu_4293_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_168_reg_7283[5]_i_1 
       (.I0(over_thresh_165_reg_7262[5]),
        .I1(\over_thresh_168_reg_7283[6]_i_2_n_0 ),
        .I2(over_thresh_165_reg_7262[4]),
        .O(over_thresh_168_fu_4293_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_168_reg_7283[6]_i_1 
       (.I0(over_thresh_165_reg_7262[6]),
        .I1(over_thresh_165_reg_7262[4]),
        .I2(\over_thresh_168_reg_7283[6]_i_2_n_0 ),
        .I3(over_thresh_165_reg_7262[5]),
        .O(over_thresh_168_fu_4293_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_168_reg_7283[6]_i_2 
       (.I0(over_thresh_165_reg_7262[3]),
        .I1(over_thresh_165_reg_7262[1]),
        .I2(CO),
        .I3(over_thresh_165_reg_7262[0]),
        .I4(icmp_ln49_110_reg_7268),
        .I5(over_thresh_165_reg_7262[2]),
        .O(\over_thresh_168_reg_7283[6]_i_2_n_0 ));
  FDRE \over_thresh_168_reg_7283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[0]),
        .Q(over_thresh_168_reg_7283[0]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[1]),
        .Q(over_thresh_168_reg_7283[1]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[2]),
        .Q(over_thresh_168_reg_7283[2]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[3]),
        .Q(over_thresh_168_reg_7283[3]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[4]),
        .Q(over_thresh_168_reg_7283[4]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[5]),
        .Q(over_thresh_168_reg_7283[5]),
        .R(1'b0));
  FDRE \over_thresh_168_reg_7283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(over_thresh_168_fu_4293_p3[6]),
        .Q(over_thresh_168_reg_7283[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_171_reg_7304[0]_i_1 
       (.I0(icmp_ln49_112_reg_7289),
        .I1(over_thresh_168_reg_7283[0]),
        .I2(CO),
        .O(over_thresh_171_fu_4318_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_171_reg_7304[1]_i_1 
       (.I0(over_thresh_168_reg_7283[1]),
        .I1(CO),
        .I2(over_thresh_168_reg_7283[0]),
        .I3(icmp_ln49_112_reg_7289),
        .O(over_thresh_171_fu_4318_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_171_reg_7304[2]_i_1 
       (.I0(over_thresh_168_reg_7283[2]),
        .I1(icmp_ln49_112_reg_7289),
        .I2(over_thresh_168_reg_7283[0]),
        .I3(CO),
        .I4(over_thresh_168_reg_7283[1]),
        .O(over_thresh_171_fu_4318_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_171_reg_7304[3]_i_1 
       (.I0(over_thresh_168_reg_7283[3]),
        .I1(over_thresh_168_reg_7283[1]),
        .I2(CO),
        .I3(over_thresh_168_reg_7283[0]),
        .I4(icmp_ln49_112_reg_7289),
        .I5(over_thresh_168_reg_7283[2]),
        .O(over_thresh_171_fu_4318_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_171_reg_7304[4]_i_1 
       (.I0(over_thresh_168_reg_7283[4]),
        .I1(\over_thresh_171_reg_7304[6]_i_2_n_0 ),
        .O(over_thresh_171_fu_4318_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_171_reg_7304[5]_i_1 
       (.I0(over_thresh_168_reg_7283[5]),
        .I1(\over_thresh_171_reg_7304[6]_i_2_n_0 ),
        .I2(over_thresh_168_reg_7283[4]),
        .O(over_thresh_171_fu_4318_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_171_reg_7304[6]_i_1 
       (.I0(over_thresh_168_reg_7283[6]),
        .I1(over_thresh_168_reg_7283[4]),
        .I2(\over_thresh_171_reg_7304[6]_i_2_n_0 ),
        .I3(over_thresh_168_reg_7283[5]),
        .O(over_thresh_171_fu_4318_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_171_reg_7304[6]_i_2 
       (.I0(over_thresh_168_reg_7283[3]),
        .I1(over_thresh_168_reg_7283[1]),
        .I2(CO),
        .I3(over_thresh_168_reg_7283[0]),
        .I4(icmp_ln49_112_reg_7289),
        .I5(over_thresh_168_reg_7283[2]),
        .O(\over_thresh_171_reg_7304[6]_i_2_n_0 ));
  FDRE \over_thresh_171_reg_7304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[0]),
        .Q(over_thresh_171_reg_7304[0]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[1]),
        .Q(over_thresh_171_reg_7304[1]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[2]),
        .Q(over_thresh_171_reg_7304[2]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[3]),
        .Q(over_thresh_171_reg_7304[3]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[4]),
        .Q(over_thresh_171_reg_7304[4]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[5]),
        .Q(over_thresh_171_reg_7304[5]),
        .R(1'b0));
  FDRE \over_thresh_171_reg_7304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(over_thresh_171_fu_4318_p3[6]),
        .Q(over_thresh_171_reg_7304[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_174_reg_7325[0]_i_1 
       (.I0(icmp_ln49_114_reg_7310),
        .I1(over_thresh_171_reg_7304[0]),
        .I2(CO),
        .O(over_thresh_174_fu_4343_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_174_reg_7325[1]_i_1 
       (.I0(over_thresh_171_reg_7304[1]),
        .I1(CO),
        .I2(over_thresh_171_reg_7304[0]),
        .I3(icmp_ln49_114_reg_7310),
        .O(over_thresh_174_fu_4343_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_174_reg_7325[2]_i_1 
       (.I0(over_thresh_171_reg_7304[2]),
        .I1(icmp_ln49_114_reg_7310),
        .I2(over_thresh_171_reg_7304[0]),
        .I3(CO),
        .I4(over_thresh_171_reg_7304[1]),
        .O(over_thresh_174_fu_4343_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_174_reg_7325[3]_i_1 
       (.I0(over_thresh_171_reg_7304[3]),
        .I1(over_thresh_171_reg_7304[1]),
        .I2(CO),
        .I3(over_thresh_171_reg_7304[0]),
        .I4(icmp_ln49_114_reg_7310),
        .I5(over_thresh_171_reg_7304[2]),
        .O(over_thresh_174_fu_4343_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_174_reg_7325[4]_i_1 
       (.I0(over_thresh_171_reg_7304[4]),
        .I1(\over_thresh_174_reg_7325[6]_i_2_n_0 ),
        .O(over_thresh_174_fu_4343_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_174_reg_7325[5]_i_1 
       (.I0(over_thresh_171_reg_7304[5]),
        .I1(\over_thresh_174_reg_7325[6]_i_2_n_0 ),
        .I2(over_thresh_171_reg_7304[4]),
        .O(over_thresh_174_fu_4343_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_174_reg_7325[6]_i_1 
       (.I0(over_thresh_171_reg_7304[6]),
        .I1(over_thresh_171_reg_7304[4]),
        .I2(\over_thresh_174_reg_7325[6]_i_2_n_0 ),
        .I3(over_thresh_171_reg_7304[5]),
        .O(over_thresh_174_fu_4343_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_174_reg_7325[6]_i_2 
       (.I0(over_thresh_171_reg_7304[3]),
        .I1(over_thresh_171_reg_7304[1]),
        .I2(CO),
        .I3(over_thresh_171_reg_7304[0]),
        .I4(icmp_ln49_114_reg_7310),
        .I5(over_thresh_171_reg_7304[2]),
        .O(\over_thresh_174_reg_7325[6]_i_2_n_0 ));
  FDRE \over_thresh_174_reg_7325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[0]),
        .Q(over_thresh_174_reg_7325[0]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[1]),
        .Q(over_thresh_174_reg_7325[1]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[2]),
        .Q(over_thresh_174_reg_7325[2]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[3]),
        .Q(over_thresh_174_reg_7325[3]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[4]),
        .Q(over_thresh_174_reg_7325[4]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[5]),
        .Q(over_thresh_174_reg_7325[5]),
        .R(1'b0));
  FDRE \over_thresh_174_reg_7325_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(over_thresh_174_fu_4343_p3[6]),
        .Q(over_thresh_174_reg_7325[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_177_reg_7346[0]_i_1 
       (.I0(icmp_ln49_116_reg_7331),
        .I1(over_thresh_174_reg_7325[0]),
        .I2(CO),
        .O(over_thresh_177_fu_4368_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_177_reg_7346[1]_i_1 
       (.I0(over_thresh_174_reg_7325[1]),
        .I1(CO),
        .I2(over_thresh_174_reg_7325[0]),
        .I3(icmp_ln49_116_reg_7331),
        .O(over_thresh_177_fu_4368_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_177_reg_7346[2]_i_1 
       (.I0(over_thresh_174_reg_7325[2]),
        .I1(icmp_ln49_116_reg_7331),
        .I2(over_thresh_174_reg_7325[0]),
        .I3(CO),
        .I4(over_thresh_174_reg_7325[1]),
        .O(over_thresh_177_fu_4368_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_177_reg_7346[3]_i_1 
       (.I0(over_thresh_174_reg_7325[3]),
        .I1(over_thresh_174_reg_7325[1]),
        .I2(CO),
        .I3(over_thresh_174_reg_7325[0]),
        .I4(icmp_ln49_116_reg_7331),
        .I5(over_thresh_174_reg_7325[2]),
        .O(over_thresh_177_fu_4368_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_177_reg_7346[4]_i_1 
       (.I0(over_thresh_174_reg_7325[4]),
        .I1(\over_thresh_177_reg_7346[6]_i_2_n_0 ),
        .O(over_thresh_177_fu_4368_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_177_reg_7346[5]_i_1 
       (.I0(over_thresh_174_reg_7325[5]),
        .I1(\over_thresh_177_reg_7346[6]_i_2_n_0 ),
        .I2(over_thresh_174_reg_7325[4]),
        .O(over_thresh_177_fu_4368_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_177_reg_7346[6]_i_1 
       (.I0(over_thresh_174_reg_7325[6]),
        .I1(over_thresh_174_reg_7325[4]),
        .I2(\over_thresh_177_reg_7346[6]_i_2_n_0 ),
        .I3(over_thresh_174_reg_7325[5]),
        .O(over_thresh_177_fu_4368_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_177_reg_7346[6]_i_2 
       (.I0(over_thresh_174_reg_7325[3]),
        .I1(over_thresh_174_reg_7325[1]),
        .I2(CO),
        .I3(over_thresh_174_reg_7325[0]),
        .I4(icmp_ln49_116_reg_7331),
        .I5(over_thresh_174_reg_7325[2]),
        .O(\over_thresh_177_reg_7346[6]_i_2_n_0 ));
  FDRE \over_thresh_177_reg_7346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[0]),
        .Q(over_thresh_177_reg_7346[0]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[1]),
        .Q(over_thresh_177_reg_7346[1]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[2]),
        .Q(over_thresh_177_reg_7346[2]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[3]),
        .Q(over_thresh_177_reg_7346[3]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[4]),
        .Q(over_thresh_177_reg_7346[4]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[5]),
        .Q(over_thresh_177_reg_7346[5]),
        .R(1'b0));
  FDRE \over_thresh_177_reg_7346_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(over_thresh_177_fu_4368_p3[6]),
        .Q(over_thresh_177_reg_7346[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_180_reg_7367[0]_i_1 
       (.I0(icmp_ln49_118_reg_7352),
        .I1(over_thresh_177_reg_7346[0]),
        .I2(CO),
        .O(over_thresh_180_fu_4393_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_180_reg_7367[1]_i_1 
       (.I0(over_thresh_177_reg_7346[1]),
        .I1(CO),
        .I2(over_thresh_177_reg_7346[0]),
        .I3(icmp_ln49_118_reg_7352),
        .O(over_thresh_180_fu_4393_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_180_reg_7367[2]_i_1 
       (.I0(over_thresh_177_reg_7346[2]),
        .I1(icmp_ln49_118_reg_7352),
        .I2(over_thresh_177_reg_7346[0]),
        .I3(CO),
        .I4(over_thresh_177_reg_7346[1]),
        .O(over_thresh_180_fu_4393_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_180_reg_7367[3]_i_1 
       (.I0(over_thresh_177_reg_7346[3]),
        .I1(over_thresh_177_reg_7346[1]),
        .I2(CO),
        .I3(over_thresh_177_reg_7346[0]),
        .I4(icmp_ln49_118_reg_7352),
        .I5(over_thresh_177_reg_7346[2]),
        .O(over_thresh_180_fu_4393_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_180_reg_7367[4]_i_1 
       (.I0(over_thresh_177_reg_7346[4]),
        .I1(\over_thresh_180_reg_7367[6]_i_2_n_0 ),
        .O(over_thresh_180_fu_4393_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_180_reg_7367[5]_i_1 
       (.I0(over_thresh_177_reg_7346[5]),
        .I1(\over_thresh_180_reg_7367[6]_i_2_n_0 ),
        .I2(over_thresh_177_reg_7346[4]),
        .O(over_thresh_180_fu_4393_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_180_reg_7367[6]_i_1 
       (.I0(over_thresh_177_reg_7346[6]),
        .I1(over_thresh_177_reg_7346[4]),
        .I2(\over_thresh_180_reg_7367[6]_i_2_n_0 ),
        .I3(over_thresh_177_reg_7346[5]),
        .O(over_thresh_180_fu_4393_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_180_reg_7367[6]_i_2 
       (.I0(over_thresh_177_reg_7346[3]),
        .I1(over_thresh_177_reg_7346[1]),
        .I2(CO),
        .I3(over_thresh_177_reg_7346[0]),
        .I4(icmp_ln49_118_reg_7352),
        .I5(over_thresh_177_reg_7346[2]),
        .O(\over_thresh_180_reg_7367[6]_i_2_n_0 ));
  FDRE \over_thresh_180_reg_7367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[0]),
        .Q(over_thresh_180_reg_7367[0]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[1]),
        .Q(over_thresh_180_reg_7367[1]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[2]),
        .Q(over_thresh_180_reg_7367[2]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[3]),
        .Q(over_thresh_180_reg_7367[3]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[4]),
        .Q(over_thresh_180_reg_7367[4]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[5]),
        .Q(over_thresh_180_reg_7367[5]),
        .R(1'b0));
  FDRE \over_thresh_180_reg_7367_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(over_thresh_180_fu_4393_p3[6]),
        .Q(over_thresh_180_reg_7367[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_183_reg_7388[0]_i_1 
       (.I0(icmp_ln49_120_reg_7373),
        .I1(over_thresh_180_reg_7367[0]),
        .I2(CO),
        .O(over_thresh_183_fu_4418_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_183_reg_7388[1]_i_1 
       (.I0(over_thresh_180_reg_7367[1]),
        .I1(CO),
        .I2(over_thresh_180_reg_7367[0]),
        .I3(icmp_ln49_120_reg_7373),
        .O(over_thresh_183_fu_4418_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_183_reg_7388[2]_i_1 
       (.I0(over_thresh_180_reg_7367[2]),
        .I1(icmp_ln49_120_reg_7373),
        .I2(over_thresh_180_reg_7367[0]),
        .I3(CO),
        .I4(over_thresh_180_reg_7367[1]),
        .O(over_thresh_183_fu_4418_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_183_reg_7388[3]_i_1 
       (.I0(over_thresh_180_reg_7367[3]),
        .I1(over_thresh_180_reg_7367[1]),
        .I2(CO),
        .I3(over_thresh_180_reg_7367[0]),
        .I4(icmp_ln49_120_reg_7373),
        .I5(over_thresh_180_reg_7367[2]),
        .O(over_thresh_183_fu_4418_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_183_reg_7388[4]_i_1 
       (.I0(over_thresh_180_reg_7367[4]),
        .I1(\over_thresh_183_reg_7388[6]_i_2_n_0 ),
        .O(over_thresh_183_fu_4418_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_183_reg_7388[5]_i_1 
       (.I0(over_thresh_180_reg_7367[5]),
        .I1(\over_thresh_183_reg_7388[6]_i_2_n_0 ),
        .I2(over_thresh_180_reg_7367[4]),
        .O(over_thresh_183_fu_4418_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_183_reg_7388[6]_i_1 
       (.I0(over_thresh_180_reg_7367[6]),
        .I1(over_thresh_180_reg_7367[4]),
        .I2(\over_thresh_183_reg_7388[6]_i_2_n_0 ),
        .I3(over_thresh_180_reg_7367[5]),
        .O(over_thresh_183_fu_4418_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_183_reg_7388[6]_i_2 
       (.I0(over_thresh_180_reg_7367[3]),
        .I1(over_thresh_180_reg_7367[1]),
        .I2(CO),
        .I3(over_thresh_180_reg_7367[0]),
        .I4(icmp_ln49_120_reg_7373),
        .I5(over_thresh_180_reg_7367[2]),
        .O(\over_thresh_183_reg_7388[6]_i_2_n_0 ));
  FDRE \over_thresh_183_reg_7388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[0]),
        .Q(over_thresh_183_reg_7388[0]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[1]),
        .Q(over_thresh_183_reg_7388[1]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[2]),
        .Q(over_thresh_183_reg_7388[2]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[3]),
        .Q(over_thresh_183_reg_7388[3]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[4]),
        .Q(over_thresh_183_reg_7388[4]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[5]),
        .Q(over_thresh_183_reg_7388[5]),
        .R(1'b0));
  FDRE \over_thresh_183_reg_7388_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(over_thresh_183_fu_4418_p3[6]),
        .Q(over_thresh_183_reg_7388[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_186_reg_7409[0]_i_1 
       (.I0(icmp_ln49_122_reg_7394),
        .I1(over_thresh_183_reg_7388[0]),
        .I2(CO),
        .O(over_thresh_186_fu_4443_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_186_reg_7409[1]_i_1 
       (.I0(over_thresh_183_reg_7388[1]),
        .I1(CO),
        .I2(over_thresh_183_reg_7388[0]),
        .I3(icmp_ln49_122_reg_7394),
        .O(over_thresh_186_fu_4443_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_186_reg_7409[2]_i_1 
       (.I0(over_thresh_183_reg_7388[2]),
        .I1(icmp_ln49_122_reg_7394),
        .I2(over_thresh_183_reg_7388[0]),
        .I3(CO),
        .I4(over_thresh_183_reg_7388[1]),
        .O(over_thresh_186_fu_4443_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_186_reg_7409[3]_i_1 
       (.I0(over_thresh_183_reg_7388[3]),
        .I1(over_thresh_183_reg_7388[1]),
        .I2(CO),
        .I3(over_thresh_183_reg_7388[0]),
        .I4(icmp_ln49_122_reg_7394),
        .I5(over_thresh_183_reg_7388[2]),
        .O(over_thresh_186_fu_4443_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_186_reg_7409[4]_i_1 
       (.I0(over_thresh_183_reg_7388[4]),
        .I1(\over_thresh_186_reg_7409[6]_i_2_n_0 ),
        .O(over_thresh_186_fu_4443_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_186_reg_7409[5]_i_1 
       (.I0(over_thresh_183_reg_7388[5]),
        .I1(\over_thresh_186_reg_7409[6]_i_2_n_0 ),
        .I2(over_thresh_183_reg_7388[4]),
        .O(over_thresh_186_fu_4443_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_186_reg_7409[6]_i_1 
       (.I0(over_thresh_183_reg_7388[6]),
        .I1(over_thresh_183_reg_7388[4]),
        .I2(\over_thresh_186_reg_7409[6]_i_2_n_0 ),
        .I3(over_thresh_183_reg_7388[5]),
        .O(over_thresh_186_fu_4443_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_186_reg_7409[6]_i_2 
       (.I0(over_thresh_183_reg_7388[3]),
        .I1(over_thresh_183_reg_7388[1]),
        .I2(CO),
        .I3(over_thresh_183_reg_7388[0]),
        .I4(icmp_ln49_122_reg_7394),
        .I5(over_thresh_183_reg_7388[2]),
        .O(\over_thresh_186_reg_7409[6]_i_2_n_0 ));
  FDRE \over_thresh_186_reg_7409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[0]),
        .Q(over_thresh_186_reg_7409[0]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[1]),
        .Q(over_thresh_186_reg_7409[1]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[2]),
        .Q(over_thresh_186_reg_7409[2]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[3]),
        .Q(over_thresh_186_reg_7409[3]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[4]),
        .Q(over_thresh_186_reg_7409[4]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[5]),
        .Q(over_thresh_186_reg_7409[5]),
        .R(1'b0));
  FDRE \over_thresh_186_reg_7409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(over_thresh_186_fu_4443_p3[6]),
        .Q(over_thresh_186_reg_7409[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_189_reg_7430[0]_i_1 
       (.I0(icmp_ln49_124_reg_7415),
        .I1(over_thresh_186_reg_7409[0]),
        .I2(CO),
        .O(over_thresh_189_fu_4468_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_189_reg_7430[1]_i_1 
       (.I0(over_thresh_186_reg_7409[1]),
        .I1(CO),
        .I2(over_thresh_186_reg_7409[0]),
        .I3(icmp_ln49_124_reg_7415),
        .O(over_thresh_189_fu_4468_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_189_reg_7430[2]_i_1 
       (.I0(over_thresh_186_reg_7409[2]),
        .I1(icmp_ln49_124_reg_7415),
        .I2(over_thresh_186_reg_7409[0]),
        .I3(CO),
        .I4(over_thresh_186_reg_7409[1]),
        .O(over_thresh_189_fu_4468_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_189_reg_7430[3]_i_1 
       (.I0(over_thresh_186_reg_7409[3]),
        .I1(over_thresh_186_reg_7409[1]),
        .I2(CO),
        .I3(over_thresh_186_reg_7409[0]),
        .I4(icmp_ln49_124_reg_7415),
        .I5(over_thresh_186_reg_7409[2]),
        .O(over_thresh_189_fu_4468_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_189_reg_7430[4]_i_1 
       (.I0(over_thresh_186_reg_7409[4]),
        .I1(\over_thresh_189_reg_7430[6]_i_2_n_0 ),
        .O(over_thresh_189_fu_4468_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_189_reg_7430[5]_i_1 
       (.I0(over_thresh_186_reg_7409[5]),
        .I1(\over_thresh_189_reg_7430[6]_i_2_n_0 ),
        .I2(over_thresh_186_reg_7409[4]),
        .O(over_thresh_189_fu_4468_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_189_reg_7430[6]_i_1 
       (.I0(over_thresh_186_reg_7409[6]),
        .I1(over_thresh_186_reg_7409[4]),
        .I2(\over_thresh_189_reg_7430[6]_i_2_n_0 ),
        .I3(over_thresh_186_reg_7409[5]),
        .O(over_thresh_189_fu_4468_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_189_reg_7430[6]_i_2 
       (.I0(over_thresh_186_reg_7409[3]),
        .I1(over_thresh_186_reg_7409[1]),
        .I2(CO),
        .I3(over_thresh_186_reg_7409[0]),
        .I4(icmp_ln49_124_reg_7415),
        .I5(over_thresh_186_reg_7409[2]),
        .O(\over_thresh_189_reg_7430[6]_i_2_n_0 ));
  FDRE \over_thresh_189_reg_7430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[0]),
        .Q(over_thresh_189_reg_7430[0]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[1]),
        .Q(over_thresh_189_reg_7430[1]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[2]),
        .Q(over_thresh_189_reg_7430[2]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[3]),
        .Q(over_thresh_189_reg_7430[3]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[4]),
        .Q(over_thresh_189_reg_7430[4]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[5]),
        .Q(over_thresh_189_reg_7430[5]),
        .R(1'b0));
  FDRE \over_thresh_189_reg_7430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state65),
        .D(over_thresh_189_fu_4468_p3[6]),
        .Q(over_thresh_189_reg_7430[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_18_reg_6236[0]_i_1 
       (.I0(icmp_ln49_10_reg_6221),
        .I1(over_thresh_15_reg_6215[0]),
        .I2(CO),
        .O(over_thresh_18_fu_3028_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_18_reg_6236[1]_i_1 
       (.I0(over_thresh_15_reg_6215[1]),
        .I1(CO),
        .I2(over_thresh_15_reg_6215[0]),
        .I3(icmp_ln49_10_reg_6221),
        .O(over_thresh_18_fu_3028_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_18_reg_6236[2]_i_1 
       (.I0(over_thresh_15_reg_6215[2]),
        .I1(icmp_ln49_10_reg_6221),
        .I2(over_thresh_15_reg_6215[0]),
        .I3(CO),
        .I4(over_thresh_15_reg_6215[1]),
        .O(over_thresh_18_fu_3028_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_18_reg_6236[3]_i_1 
       (.I0(over_thresh_15_reg_6215[3]),
        .I1(over_thresh_15_reg_6215[1]),
        .I2(CO),
        .I3(over_thresh_15_reg_6215[0]),
        .I4(icmp_ln49_10_reg_6221),
        .I5(over_thresh_15_reg_6215[2]),
        .O(over_thresh_18_fu_3028_p3[3]));
  FDRE \over_thresh_18_reg_6236_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3028_p3[0]),
        .Q(over_thresh_18_reg_6236[0]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3028_p3[1]),
        .Q(over_thresh_18_reg_6236[1]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3028_p3[2]),
        .Q(over_thresh_18_reg_6236[2]),
        .R(1'b0));
  FDRE \over_thresh_18_reg_6236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(over_thresh_18_fu_3028_p3[3]),
        .Q(over_thresh_18_reg_6236[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_192_reg_7450[0]_i_1 
       (.I0(icmp_ln49_126_reg_7435),
        .I1(over_thresh_189_reg_7430[0]),
        .I2(CO),
        .O(over_thresh_192_fu_4498_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_192_reg_7450[1]_i_1 
       (.I0(over_thresh_189_reg_7430[1]),
        .I1(CO),
        .I2(over_thresh_189_reg_7430[0]),
        .I3(icmp_ln49_126_reg_7435),
        .O(over_thresh_192_fu_4498_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_192_reg_7450[2]_i_1 
       (.I0(over_thresh_189_reg_7430[2]),
        .I1(icmp_ln49_126_reg_7435),
        .I2(over_thresh_189_reg_7430[0]),
        .I3(CO),
        .I4(over_thresh_189_reg_7430[1]),
        .O(over_thresh_192_fu_4498_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_192_reg_7450[3]_i_1 
       (.I0(over_thresh_189_reg_7430[3]),
        .I1(over_thresh_189_reg_7430[1]),
        .I2(CO),
        .I3(over_thresh_189_reg_7430[0]),
        .I4(icmp_ln49_126_reg_7435),
        .I5(over_thresh_189_reg_7430[2]),
        .O(over_thresh_192_fu_4498_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_192_reg_7450[4]_i_1 
       (.I0(over_thresh_189_reg_7430[4]),
        .I1(\over_thresh_192_reg_7450[7]_i_2_n_0 ),
        .O(over_thresh_192_fu_4498_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_192_reg_7450[5]_i_1 
       (.I0(over_thresh_189_reg_7430[5]),
        .I1(\over_thresh_192_reg_7450[7]_i_2_n_0 ),
        .I2(over_thresh_189_reg_7430[4]),
        .O(over_thresh_192_fu_4498_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_192_reg_7450[6]_i_1 
       (.I0(over_thresh_189_reg_7430[6]),
        .I1(over_thresh_189_reg_7430[4]),
        .I2(\over_thresh_192_reg_7450[7]_i_2_n_0 ),
        .I3(over_thresh_189_reg_7430[5]),
        .O(over_thresh_192_fu_4498_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \over_thresh_192_reg_7450[7]_i_1 
       (.I0(over_thresh_189_reg_7430[6]),
        .I1(over_thresh_189_reg_7430[4]),
        .I2(\over_thresh_192_reg_7450[7]_i_2_n_0 ),
        .I3(over_thresh_189_reg_7430[5]),
        .O(over_thresh_192_fu_4498_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_192_reg_7450[7]_i_2 
       (.I0(over_thresh_189_reg_7430[3]),
        .I1(over_thresh_189_reg_7430[1]),
        .I2(CO),
        .I3(over_thresh_189_reg_7430[0]),
        .I4(icmp_ln49_126_reg_7435),
        .I5(over_thresh_189_reg_7430[2]),
        .O(\over_thresh_192_reg_7450[7]_i_2_n_0 ));
  FDRE \over_thresh_192_reg_7450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[0]),
        .Q(over_thresh_192_reg_7450[0]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[1]),
        .Q(over_thresh_192_reg_7450[1]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[2]),
        .Q(over_thresh_192_reg_7450[2]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[3]),
        .Q(over_thresh_192_reg_7450[3]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[4]),
        .Q(over_thresh_192_reg_7450[4]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[5]),
        .Q(over_thresh_192_reg_7450[5]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[6]),
        .Q(over_thresh_192_reg_7450[6]),
        .R(1'b0));
  FDRE \over_thresh_192_reg_7450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(over_thresh_192_fu_4498_p3[7]),
        .Q(over_thresh_192_reg_7450[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_195_reg_7471[0]_i_1 
       (.I0(icmp_ln49_128_reg_7456),
        .I1(over_thresh_192_reg_7450[0]),
        .I2(CO),
        .O(over_thresh_195_fu_4523_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_195_reg_7471[1]_i_1 
       (.I0(over_thresh_192_reg_7450[1]),
        .I1(CO),
        .I2(over_thresh_192_reg_7450[0]),
        .I3(icmp_ln49_128_reg_7456),
        .O(over_thresh_195_fu_4523_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_195_reg_7471[2]_i_1 
       (.I0(over_thresh_192_reg_7450[2]),
        .I1(icmp_ln49_128_reg_7456),
        .I2(over_thresh_192_reg_7450[0]),
        .I3(CO),
        .I4(over_thresh_192_reg_7450[1]),
        .O(over_thresh_195_fu_4523_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_195_reg_7471[3]_i_1 
       (.I0(over_thresh_192_reg_7450[3]),
        .I1(over_thresh_192_reg_7450[1]),
        .I2(CO),
        .I3(over_thresh_192_reg_7450[0]),
        .I4(icmp_ln49_128_reg_7456),
        .I5(over_thresh_192_reg_7450[2]),
        .O(over_thresh_195_fu_4523_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_195_reg_7471[4]_i_1 
       (.I0(over_thresh_192_reg_7450[4]),
        .I1(\over_thresh_195_reg_7471[7]_i_2_n_0 ),
        .O(over_thresh_195_fu_4523_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_195_reg_7471[5]_i_1 
       (.I0(over_thresh_192_reg_7450[5]),
        .I1(\over_thresh_195_reg_7471[7]_i_2_n_0 ),
        .I2(over_thresh_192_reg_7450[4]),
        .O(over_thresh_195_fu_4523_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_195_reg_7471[6]_i_1 
       (.I0(over_thresh_192_reg_7450[6]),
        .I1(over_thresh_192_reg_7450[4]),
        .I2(\over_thresh_195_reg_7471[7]_i_2_n_0 ),
        .I3(over_thresh_192_reg_7450[5]),
        .O(over_thresh_195_fu_4523_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_195_reg_7471[7]_i_1 
       (.I0(over_thresh_192_reg_7450[7]),
        .I1(over_thresh_192_reg_7450[5]),
        .I2(\over_thresh_195_reg_7471[7]_i_2_n_0 ),
        .I3(over_thresh_192_reg_7450[4]),
        .I4(over_thresh_192_reg_7450[6]),
        .O(over_thresh_195_fu_4523_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_195_reg_7471[7]_i_2 
       (.I0(over_thresh_192_reg_7450[3]),
        .I1(over_thresh_192_reg_7450[1]),
        .I2(CO),
        .I3(over_thresh_192_reg_7450[0]),
        .I4(icmp_ln49_128_reg_7456),
        .I5(over_thresh_192_reg_7450[2]),
        .O(\over_thresh_195_reg_7471[7]_i_2_n_0 ));
  FDRE \over_thresh_195_reg_7471_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[0]),
        .Q(over_thresh_195_reg_7471[0]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[1]),
        .Q(over_thresh_195_reg_7471[1]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[2]),
        .Q(over_thresh_195_reg_7471[2]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[3]),
        .Q(over_thresh_195_reg_7471[3]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[4]),
        .Q(over_thresh_195_reg_7471[4]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[5]),
        .Q(over_thresh_195_reg_7471[5]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[6]),
        .Q(over_thresh_195_reg_7471[6]),
        .R(1'b0));
  FDRE \over_thresh_195_reg_7471_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(over_thresh_195_fu_4523_p3[7]),
        .Q(over_thresh_195_reg_7471[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_198_reg_7492[0]_i_1 
       (.I0(icmp_ln49_130_reg_7477),
        .I1(over_thresh_195_reg_7471[0]),
        .I2(CO),
        .O(over_thresh_198_fu_4548_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_198_reg_7492[1]_i_1 
       (.I0(over_thresh_195_reg_7471[1]),
        .I1(CO),
        .I2(over_thresh_195_reg_7471[0]),
        .I3(icmp_ln49_130_reg_7477),
        .O(over_thresh_198_fu_4548_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_198_reg_7492[2]_i_1 
       (.I0(over_thresh_195_reg_7471[2]),
        .I1(icmp_ln49_130_reg_7477),
        .I2(over_thresh_195_reg_7471[0]),
        .I3(CO),
        .I4(over_thresh_195_reg_7471[1]),
        .O(over_thresh_198_fu_4548_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_198_reg_7492[3]_i_1 
       (.I0(over_thresh_195_reg_7471[3]),
        .I1(over_thresh_195_reg_7471[1]),
        .I2(CO),
        .I3(over_thresh_195_reg_7471[0]),
        .I4(icmp_ln49_130_reg_7477),
        .I5(over_thresh_195_reg_7471[2]),
        .O(over_thresh_198_fu_4548_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_198_reg_7492[4]_i_1 
       (.I0(over_thresh_195_reg_7471[4]),
        .I1(\over_thresh_198_reg_7492[7]_i_2_n_0 ),
        .O(over_thresh_198_fu_4548_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_198_reg_7492[5]_i_1 
       (.I0(over_thresh_195_reg_7471[5]),
        .I1(\over_thresh_198_reg_7492[7]_i_2_n_0 ),
        .I2(over_thresh_195_reg_7471[4]),
        .O(over_thresh_198_fu_4548_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_198_reg_7492[6]_i_1 
       (.I0(over_thresh_195_reg_7471[6]),
        .I1(over_thresh_195_reg_7471[4]),
        .I2(\over_thresh_198_reg_7492[7]_i_2_n_0 ),
        .I3(over_thresh_195_reg_7471[5]),
        .O(over_thresh_198_fu_4548_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_198_reg_7492[7]_i_1 
       (.I0(over_thresh_195_reg_7471[7]),
        .I1(over_thresh_195_reg_7471[5]),
        .I2(\over_thresh_198_reg_7492[7]_i_2_n_0 ),
        .I3(over_thresh_195_reg_7471[4]),
        .I4(over_thresh_195_reg_7471[6]),
        .O(over_thresh_198_fu_4548_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_198_reg_7492[7]_i_2 
       (.I0(over_thresh_195_reg_7471[3]),
        .I1(over_thresh_195_reg_7471[1]),
        .I2(CO),
        .I3(over_thresh_195_reg_7471[0]),
        .I4(icmp_ln49_130_reg_7477),
        .I5(over_thresh_195_reg_7471[2]),
        .O(\over_thresh_198_reg_7492[7]_i_2_n_0 ));
  FDRE \over_thresh_198_reg_7492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[0]),
        .Q(over_thresh_198_reg_7492[0]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[1]),
        .Q(over_thresh_198_reg_7492[1]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[2]),
        .Q(over_thresh_198_reg_7492[2]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[3]),
        .Q(over_thresh_198_reg_7492[3]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[4]),
        .Q(over_thresh_198_reg_7492[4]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[5]),
        .Q(over_thresh_198_reg_7492[5]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[6]),
        .Q(over_thresh_198_reg_7492[6]),
        .R(1'b0));
  FDRE \over_thresh_198_reg_7492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(over_thresh_198_fu_4548_p3[7]),
        .Q(over_thresh_198_reg_7492[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_201_reg_7513[0]_i_1 
       (.I0(icmp_ln49_132_reg_7498),
        .I1(over_thresh_198_reg_7492[0]),
        .I2(CO),
        .O(over_thresh_201_fu_4573_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_201_reg_7513[1]_i_1 
       (.I0(over_thresh_198_reg_7492[1]),
        .I1(CO),
        .I2(over_thresh_198_reg_7492[0]),
        .I3(icmp_ln49_132_reg_7498),
        .O(over_thresh_201_fu_4573_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_201_reg_7513[2]_i_1 
       (.I0(over_thresh_198_reg_7492[2]),
        .I1(icmp_ln49_132_reg_7498),
        .I2(over_thresh_198_reg_7492[0]),
        .I3(CO),
        .I4(over_thresh_198_reg_7492[1]),
        .O(over_thresh_201_fu_4573_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_201_reg_7513[3]_i_1 
       (.I0(over_thresh_198_reg_7492[3]),
        .I1(over_thresh_198_reg_7492[1]),
        .I2(CO),
        .I3(over_thresh_198_reg_7492[0]),
        .I4(icmp_ln49_132_reg_7498),
        .I5(over_thresh_198_reg_7492[2]),
        .O(over_thresh_201_fu_4573_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_201_reg_7513[4]_i_1 
       (.I0(over_thresh_198_reg_7492[4]),
        .I1(\over_thresh_201_reg_7513[7]_i_2_n_0 ),
        .O(over_thresh_201_fu_4573_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_201_reg_7513[5]_i_1 
       (.I0(over_thresh_198_reg_7492[5]),
        .I1(\over_thresh_201_reg_7513[7]_i_2_n_0 ),
        .I2(over_thresh_198_reg_7492[4]),
        .O(over_thresh_201_fu_4573_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_201_reg_7513[6]_i_1 
       (.I0(over_thresh_198_reg_7492[6]),
        .I1(over_thresh_198_reg_7492[4]),
        .I2(\over_thresh_201_reg_7513[7]_i_2_n_0 ),
        .I3(over_thresh_198_reg_7492[5]),
        .O(over_thresh_201_fu_4573_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_201_reg_7513[7]_i_1 
       (.I0(over_thresh_198_reg_7492[7]),
        .I1(over_thresh_198_reg_7492[5]),
        .I2(\over_thresh_201_reg_7513[7]_i_2_n_0 ),
        .I3(over_thresh_198_reg_7492[4]),
        .I4(over_thresh_198_reg_7492[6]),
        .O(over_thresh_201_fu_4573_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_201_reg_7513[7]_i_2 
       (.I0(over_thresh_198_reg_7492[3]),
        .I1(over_thresh_198_reg_7492[1]),
        .I2(CO),
        .I3(over_thresh_198_reg_7492[0]),
        .I4(icmp_ln49_132_reg_7498),
        .I5(over_thresh_198_reg_7492[2]),
        .O(\over_thresh_201_reg_7513[7]_i_2_n_0 ));
  FDRE \over_thresh_201_reg_7513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[0]),
        .Q(over_thresh_201_reg_7513[0]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[1]),
        .Q(over_thresh_201_reg_7513[1]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[2]),
        .Q(over_thresh_201_reg_7513[2]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[3]),
        .Q(over_thresh_201_reg_7513[3]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[4]),
        .Q(over_thresh_201_reg_7513[4]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[5]),
        .Q(over_thresh_201_reg_7513[5]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[6]),
        .Q(over_thresh_201_reg_7513[6]),
        .R(1'b0));
  FDRE \over_thresh_201_reg_7513_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(over_thresh_201_fu_4573_p3[7]),
        .Q(over_thresh_201_reg_7513[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_204_reg_7534[0]_i_1 
       (.I0(icmp_ln49_134_reg_7519),
        .I1(over_thresh_201_reg_7513[0]),
        .I2(CO),
        .O(over_thresh_204_fu_4598_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_204_reg_7534[1]_i_1 
       (.I0(over_thresh_201_reg_7513[1]),
        .I1(CO),
        .I2(over_thresh_201_reg_7513[0]),
        .I3(icmp_ln49_134_reg_7519),
        .O(over_thresh_204_fu_4598_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_204_reg_7534[2]_i_1 
       (.I0(over_thresh_201_reg_7513[2]),
        .I1(icmp_ln49_134_reg_7519),
        .I2(over_thresh_201_reg_7513[0]),
        .I3(CO),
        .I4(over_thresh_201_reg_7513[1]),
        .O(over_thresh_204_fu_4598_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_204_reg_7534[3]_i_1 
       (.I0(over_thresh_201_reg_7513[3]),
        .I1(over_thresh_201_reg_7513[1]),
        .I2(CO),
        .I3(over_thresh_201_reg_7513[0]),
        .I4(icmp_ln49_134_reg_7519),
        .I5(over_thresh_201_reg_7513[2]),
        .O(over_thresh_204_fu_4598_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_204_reg_7534[4]_i_1 
       (.I0(over_thresh_201_reg_7513[4]),
        .I1(\over_thresh_204_reg_7534[7]_i_2_n_0 ),
        .O(over_thresh_204_fu_4598_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_204_reg_7534[5]_i_1 
       (.I0(over_thresh_201_reg_7513[5]),
        .I1(\over_thresh_204_reg_7534[7]_i_2_n_0 ),
        .I2(over_thresh_201_reg_7513[4]),
        .O(over_thresh_204_fu_4598_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_204_reg_7534[6]_i_1 
       (.I0(over_thresh_201_reg_7513[6]),
        .I1(over_thresh_201_reg_7513[4]),
        .I2(\over_thresh_204_reg_7534[7]_i_2_n_0 ),
        .I3(over_thresh_201_reg_7513[5]),
        .O(over_thresh_204_fu_4598_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_204_reg_7534[7]_i_1 
       (.I0(over_thresh_201_reg_7513[7]),
        .I1(over_thresh_201_reg_7513[5]),
        .I2(\over_thresh_204_reg_7534[7]_i_2_n_0 ),
        .I3(over_thresh_201_reg_7513[4]),
        .I4(over_thresh_201_reg_7513[6]),
        .O(over_thresh_204_fu_4598_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_204_reg_7534[7]_i_2 
       (.I0(over_thresh_201_reg_7513[3]),
        .I1(over_thresh_201_reg_7513[1]),
        .I2(CO),
        .I3(over_thresh_201_reg_7513[0]),
        .I4(icmp_ln49_134_reg_7519),
        .I5(over_thresh_201_reg_7513[2]),
        .O(\over_thresh_204_reg_7534[7]_i_2_n_0 ));
  FDRE \over_thresh_204_reg_7534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[0]),
        .Q(over_thresh_204_reg_7534[0]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[1]),
        .Q(over_thresh_204_reg_7534[1]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[2]),
        .Q(over_thresh_204_reg_7534[2]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[3]),
        .Q(over_thresh_204_reg_7534[3]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[4]),
        .Q(over_thresh_204_reg_7534[4]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[5]),
        .Q(over_thresh_204_reg_7534[5]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[6]),
        .Q(over_thresh_204_reg_7534[6]),
        .R(1'b0));
  FDRE \over_thresh_204_reg_7534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(over_thresh_204_fu_4598_p3[7]),
        .Q(over_thresh_204_reg_7534[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_207_reg_7555[0]_i_1 
       (.I0(icmp_ln49_136_reg_7540),
        .I1(over_thresh_204_reg_7534[0]),
        .I2(CO),
        .O(over_thresh_207_fu_4623_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_207_reg_7555[1]_i_1 
       (.I0(over_thresh_204_reg_7534[1]),
        .I1(CO),
        .I2(over_thresh_204_reg_7534[0]),
        .I3(icmp_ln49_136_reg_7540),
        .O(over_thresh_207_fu_4623_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_207_reg_7555[2]_i_1 
       (.I0(over_thresh_204_reg_7534[2]),
        .I1(icmp_ln49_136_reg_7540),
        .I2(over_thresh_204_reg_7534[0]),
        .I3(CO),
        .I4(over_thresh_204_reg_7534[1]),
        .O(over_thresh_207_fu_4623_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_207_reg_7555[3]_i_1 
       (.I0(over_thresh_204_reg_7534[3]),
        .I1(over_thresh_204_reg_7534[1]),
        .I2(CO),
        .I3(over_thresh_204_reg_7534[0]),
        .I4(icmp_ln49_136_reg_7540),
        .I5(over_thresh_204_reg_7534[2]),
        .O(over_thresh_207_fu_4623_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_207_reg_7555[4]_i_1 
       (.I0(over_thresh_204_reg_7534[4]),
        .I1(\over_thresh_207_reg_7555[7]_i_2_n_0 ),
        .O(over_thresh_207_fu_4623_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_207_reg_7555[5]_i_1 
       (.I0(over_thresh_204_reg_7534[5]),
        .I1(\over_thresh_207_reg_7555[7]_i_2_n_0 ),
        .I2(over_thresh_204_reg_7534[4]),
        .O(over_thresh_207_fu_4623_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_207_reg_7555[6]_i_1 
       (.I0(over_thresh_204_reg_7534[6]),
        .I1(over_thresh_204_reg_7534[4]),
        .I2(\over_thresh_207_reg_7555[7]_i_2_n_0 ),
        .I3(over_thresh_204_reg_7534[5]),
        .O(over_thresh_207_fu_4623_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_207_reg_7555[7]_i_1 
       (.I0(over_thresh_204_reg_7534[7]),
        .I1(over_thresh_204_reg_7534[5]),
        .I2(\over_thresh_207_reg_7555[7]_i_2_n_0 ),
        .I3(over_thresh_204_reg_7534[4]),
        .I4(over_thresh_204_reg_7534[6]),
        .O(over_thresh_207_fu_4623_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_207_reg_7555[7]_i_2 
       (.I0(over_thresh_204_reg_7534[3]),
        .I1(over_thresh_204_reg_7534[1]),
        .I2(CO),
        .I3(over_thresh_204_reg_7534[0]),
        .I4(icmp_ln49_136_reg_7540),
        .I5(over_thresh_204_reg_7534[2]),
        .O(\over_thresh_207_reg_7555[7]_i_2_n_0 ));
  FDRE \over_thresh_207_reg_7555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[0]),
        .Q(over_thresh_207_reg_7555[0]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[1]),
        .Q(over_thresh_207_reg_7555[1]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[2]),
        .Q(over_thresh_207_reg_7555[2]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[3]),
        .Q(over_thresh_207_reg_7555[3]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[4]),
        .Q(over_thresh_207_reg_7555[4]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[5]),
        .Q(over_thresh_207_reg_7555[5]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[6]),
        .Q(over_thresh_207_reg_7555[6]),
        .R(1'b0));
  FDRE \over_thresh_207_reg_7555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(over_thresh_207_fu_4623_p3[7]),
        .Q(over_thresh_207_reg_7555[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_210_reg_7576[0]_i_1 
       (.I0(icmp_ln49_138_reg_7561),
        .I1(over_thresh_207_reg_7555[0]),
        .I2(CO),
        .O(over_thresh_210_fu_4648_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_210_reg_7576[1]_i_1 
       (.I0(over_thresh_207_reg_7555[1]),
        .I1(CO),
        .I2(over_thresh_207_reg_7555[0]),
        .I3(icmp_ln49_138_reg_7561),
        .O(over_thresh_210_fu_4648_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_210_reg_7576[2]_i_1 
       (.I0(over_thresh_207_reg_7555[2]),
        .I1(icmp_ln49_138_reg_7561),
        .I2(over_thresh_207_reg_7555[0]),
        .I3(CO),
        .I4(over_thresh_207_reg_7555[1]),
        .O(over_thresh_210_fu_4648_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_210_reg_7576[3]_i_1 
       (.I0(over_thresh_207_reg_7555[3]),
        .I1(over_thresh_207_reg_7555[1]),
        .I2(CO),
        .I3(over_thresh_207_reg_7555[0]),
        .I4(icmp_ln49_138_reg_7561),
        .I5(over_thresh_207_reg_7555[2]),
        .O(over_thresh_210_fu_4648_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_210_reg_7576[4]_i_1 
       (.I0(over_thresh_207_reg_7555[4]),
        .I1(\over_thresh_210_reg_7576[7]_i_2_n_0 ),
        .O(over_thresh_210_fu_4648_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_210_reg_7576[5]_i_1 
       (.I0(over_thresh_207_reg_7555[5]),
        .I1(\over_thresh_210_reg_7576[7]_i_2_n_0 ),
        .I2(over_thresh_207_reg_7555[4]),
        .O(over_thresh_210_fu_4648_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_210_reg_7576[6]_i_1 
       (.I0(over_thresh_207_reg_7555[6]),
        .I1(over_thresh_207_reg_7555[4]),
        .I2(\over_thresh_210_reg_7576[7]_i_2_n_0 ),
        .I3(over_thresh_207_reg_7555[5]),
        .O(over_thresh_210_fu_4648_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_210_reg_7576[7]_i_1 
       (.I0(over_thresh_207_reg_7555[7]),
        .I1(over_thresh_207_reg_7555[5]),
        .I2(\over_thresh_210_reg_7576[7]_i_2_n_0 ),
        .I3(over_thresh_207_reg_7555[4]),
        .I4(over_thresh_207_reg_7555[6]),
        .O(over_thresh_210_fu_4648_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_210_reg_7576[7]_i_2 
       (.I0(over_thresh_207_reg_7555[3]),
        .I1(over_thresh_207_reg_7555[1]),
        .I2(CO),
        .I3(over_thresh_207_reg_7555[0]),
        .I4(icmp_ln49_138_reg_7561),
        .I5(over_thresh_207_reg_7555[2]),
        .O(\over_thresh_210_reg_7576[7]_i_2_n_0 ));
  FDRE \over_thresh_210_reg_7576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[0]),
        .Q(over_thresh_210_reg_7576[0]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[1]),
        .Q(over_thresh_210_reg_7576[1]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[2]),
        .Q(over_thresh_210_reg_7576[2]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[3]),
        .Q(over_thresh_210_reg_7576[3]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[4]),
        .Q(over_thresh_210_reg_7576[4]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[5]),
        .Q(over_thresh_210_reg_7576[5]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[6]),
        .Q(over_thresh_210_reg_7576[6]),
        .R(1'b0));
  FDRE \over_thresh_210_reg_7576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(over_thresh_210_fu_4648_p3[7]),
        .Q(over_thresh_210_reg_7576[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_213_reg_7597[0]_i_1 
       (.I0(icmp_ln49_140_reg_7582),
        .I1(over_thresh_210_reg_7576[0]),
        .I2(CO),
        .O(over_thresh_213_fu_4673_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_213_reg_7597[1]_i_1 
       (.I0(over_thresh_210_reg_7576[1]),
        .I1(CO),
        .I2(over_thresh_210_reg_7576[0]),
        .I3(icmp_ln49_140_reg_7582),
        .O(over_thresh_213_fu_4673_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_213_reg_7597[2]_i_1 
       (.I0(over_thresh_210_reg_7576[2]),
        .I1(icmp_ln49_140_reg_7582),
        .I2(over_thresh_210_reg_7576[0]),
        .I3(CO),
        .I4(over_thresh_210_reg_7576[1]),
        .O(over_thresh_213_fu_4673_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_213_reg_7597[3]_i_1 
       (.I0(over_thresh_210_reg_7576[3]),
        .I1(over_thresh_210_reg_7576[1]),
        .I2(CO),
        .I3(over_thresh_210_reg_7576[0]),
        .I4(icmp_ln49_140_reg_7582),
        .I5(over_thresh_210_reg_7576[2]),
        .O(over_thresh_213_fu_4673_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_213_reg_7597[4]_i_1 
       (.I0(over_thresh_210_reg_7576[4]),
        .I1(\over_thresh_213_reg_7597[7]_i_2_n_0 ),
        .O(over_thresh_213_fu_4673_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_213_reg_7597[5]_i_1 
       (.I0(over_thresh_210_reg_7576[5]),
        .I1(\over_thresh_213_reg_7597[7]_i_2_n_0 ),
        .I2(over_thresh_210_reg_7576[4]),
        .O(over_thresh_213_fu_4673_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_213_reg_7597[6]_i_1 
       (.I0(over_thresh_210_reg_7576[6]),
        .I1(over_thresh_210_reg_7576[4]),
        .I2(\over_thresh_213_reg_7597[7]_i_2_n_0 ),
        .I3(over_thresh_210_reg_7576[5]),
        .O(over_thresh_213_fu_4673_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_213_reg_7597[7]_i_1 
       (.I0(over_thresh_210_reg_7576[7]),
        .I1(over_thresh_210_reg_7576[5]),
        .I2(\over_thresh_213_reg_7597[7]_i_2_n_0 ),
        .I3(over_thresh_210_reg_7576[4]),
        .I4(over_thresh_210_reg_7576[6]),
        .O(over_thresh_213_fu_4673_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_213_reg_7597[7]_i_2 
       (.I0(over_thresh_210_reg_7576[3]),
        .I1(over_thresh_210_reg_7576[1]),
        .I2(CO),
        .I3(over_thresh_210_reg_7576[0]),
        .I4(icmp_ln49_140_reg_7582),
        .I5(over_thresh_210_reg_7576[2]),
        .O(\over_thresh_213_reg_7597[7]_i_2_n_0 ));
  FDRE \over_thresh_213_reg_7597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[0]),
        .Q(over_thresh_213_reg_7597[0]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[1]),
        .Q(over_thresh_213_reg_7597[1]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[2]),
        .Q(over_thresh_213_reg_7597[2]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[3]),
        .Q(over_thresh_213_reg_7597[3]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[4]),
        .Q(over_thresh_213_reg_7597[4]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[5]),
        .Q(over_thresh_213_reg_7597[5]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[6]),
        .Q(over_thresh_213_reg_7597[6]),
        .R(1'b0));
  FDRE \over_thresh_213_reg_7597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(over_thresh_213_fu_4673_p3[7]),
        .Q(over_thresh_213_reg_7597[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_216_reg_7618[0]_i_1 
       (.I0(icmp_ln49_142_reg_7603),
        .I1(over_thresh_213_reg_7597[0]),
        .I2(CO),
        .O(over_thresh_216_fu_4698_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_216_reg_7618[1]_i_1 
       (.I0(over_thresh_213_reg_7597[1]),
        .I1(CO),
        .I2(over_thresh_213_reg_7597[0]),
        .I3(icmp_ln49_142_reg_7603),
        .O(over_thresh_216_fu_4698_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_216_reg_7618[2]_i_1 
       (.I0(over_thresh_213_reg_7597[2]),
        .I1(icmp_ln49_142_reg_7603),
        .I2(over_thresh_213_reg_7597[0]),
        .I3(CO),
        .I4(over_thresh_213_reg_7597[1]),
        .O(over_thresh_216_fu_4698_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_216_reg_7618[3]_i_1 
       (.I0(over_thresh_213_reg_7597[3]),
        .I1(over_thresh_213_reg_7597[1]),
        .I2(CO),
        .I3(over_thresh_213_reg_7597[0]),
        .I4(icmp_ln49_142_reg_7603),
        .I5(over_thresh_213_reg_7597[2]),
        .O(over_thresh_216_fu_4698_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_216_reg_7618[4]_i_1 
       (.I0(over_thresh_213_reg_7597[4]),
        .I1(\over_thresh_216_reg_7618[7]_i_2_n_0 ),
        .O(over_thresh_216_fu_4698_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_216_reg_7618[5]_i_1 
       (.I0(over_thresh_213_reg_7597[5]),
        .I1(\over_thresh_216_reg_7618[7]_i_2_n_0 ),
        .I2(over_thresh_213_reg_7597[4]),
        .O(over_thresh_216_fu_4698_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_216_reg_7618[6]_i_1 
       (.I0(over_thresh_213_reg_7597[6]),
        .I1(over_thresh_213_reg_7597[4]),
        .I2(\over_thresh_216_reg_7618[7]_i_2_n_0 ),
        .I3(over_thresh_213_reg_7597[5]),
        .O(over_thresh_216_fu_4698_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_216_reg_7618[7]_i_1 
       (.I0(over_thresh_213_reg_7597[7]),
        .I1(over_thresh_213_reg_7597[5]),
        .I2(\over_thresh_216_reg_7618[7]_i_2_n_0 ),
        .I3(over_thresh_213_reg_7597[4]),
        .I4(over_thresh_213_reg_7597[6]),
        .O(over_thresh_216_fu_4698_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_216_reg_7618[7]_i_2 
       (.I0(over_thresh_213_reg_7597[3]),
        .I1(over_thresh_213_reg_7597[1]),
        .I2(CO),
        .I3(over_thresh_213_reg_7597[0]),
        .I4(icmp_ln49_142_reg_7603),
        .I5(over_thresh_213_reg_7597[2]),
        .O(\over_thresh_216_reg_7618[7]_i_2_n_0 ));
  FDRE \over_thresh_216_reg_7618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[0]),
        .Q(over_thresh_216_reg_7618[0]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[1]),
        .Q(over_thresh_216_reg_7618[1]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[2]),
        .Q(over_thresh_216_reg_7618[2]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[3]),
        .Q(over_thresh_216_reg_7618[3]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[4]),
        .Q(over_thresh_216_reg_7618[4]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[5]),
        .Q(over_thresh_216_reg_7618[5]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[6]),
        .Q(over_thresh_216_reg_7618[6]),
        .R(1'b0));
  FDRE \over_thresh_216_reg_7618_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(over_thresh_216_fu_4698_p3[7]),
        .Q(over_thresh_216_reg_7618[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_219_reg_7639[0]_i_1 
       (.I0(icmp_ln49_144_reg_7624),
        .I1(over_thresh_216_reg_7618[0]),
        .I2(CO),
        .O(over_thresh_219_fu_4723_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_219_reg_7639[1]_i_1 
       (.I0(over_thresh_216_reg_7618[1]),
        .I1(CO),
        .I2(over_thresh_216_reg_7618[0]),
        .I3(icmp_ln49_144_reg_7624),
        .O(over_thresh_219_fu_4723_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_219_reg_7639[2]_i_1 
       (.I0(over_thresh_216_reg_7618[2]),
        .I1(icmp_ln49_144_reg_7624),
        .I2(over_thresh_216_reg_7618[0]),
        .I3(CO),
        .I4(over_thresh_216_reg_7618[1]),
        .O(over_thresh_219_fu_4723_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_219_reg_7639[3]_i_1 
       (.I0(over_thresh_216_reg_7618[3]),
        .I1(over_thresh_216_reg_7618[1]),
        .I2(CO),
        .I3(over_thresh_216_reg_7618[0]),
        .I4(icmp_ln49_144_reg_7624),
        .I5(over_thresh_216_reg_7618[2]),
        .O(over_thresh_219_fu_4723_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_219_reg_7639[4]_i_1 
       (.I0(over_thresh_216_reg_7618[4]),
        .I1(\over_thresh_219_reg_7639[7]_i_2_n_0 ),
        .O(over_thresh_219_fu_4723_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_219_reg_7639[5]_i_1 
       (.I0(over_thresh_216_reg_7618[5]),
        .I1(\over_thresh_219_reg_7639[7]_i_2_n_0 ),
        .I2(over_thresh_216_reg_7618[4]),
        .O(over_thresh_219_fu_4723_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_219_reg_7639[6]_i_1 
       (.I0(over_thresh_216_reg_7618[6]),
        .I1(over_thresh_216_reg_7618[4]),
        .I2(\over_thresh_219_reg_7639[7]_i_2_n_0 ),
        .I3(over_thresh_216_reg_7618[5]),
        .O(over_thresh_219_fu_4723_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_219_reg_7639[7]_i_1 
       (.I0(over_thresh_216_reg_7618[7]),
        .I1(over_thresh_216_reg_7618[5]),
        .I2(\over_thresh_219_reg_7639[7]_i_2_n_0 ),
        .I3(over_thresh_216_reg_7618[4]),
        .I4(over_thresh_216_reg_7618[6]),
        .O(over_thresh_219_fu_4723_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_219_reg_7639[7]_i_2 
       (.I0(over_thresh_216_reg_7618[3]),
        .I1(over_thresh_216_reg_7618[1]),
        .I2(CO),
        .I3(over_thresh_216_reg_7618[0]),
        .I4(icmp_ln49_144_reg_7624),
        .I5(over_thresh_216_reg_7618[2]),
        .O(\over_thresh_219_reg_7639[7]_i_2_n_0 ));
  FDRE \over_thresh_219_reg_7639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[0]),
        .Q(over_thresh_219_reg_7639[0]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[1]),
        .Q(over_thresh_219_reg_7639[1]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[2]),
        .Q(over_thresh_219_reg_7639[2]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[3]),
        .Q(over_thresh_219_reg_7639[3]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[4]),
        .Q(over_thresh_219_reg_7639[4]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[5]),
        .Q(over_thresh_219_reg_7639[5]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[6]),
        .Q(over_thresh_219_reg_7639[6]),
        .R(1'b0));
  FDRE \over_thresh_219_reg_7639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(over_thresh_219_fu_4723_p3[7]),
        .Q(over_thresh_219_reg_7639[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_21_reg_6257[0]_i_1 
       (.I0(icmp_ln49_12_reg_6242),
        .I1(over_thresh_18_reg_6236[0]),
        .I2(CO),
        .O(over_thresh_21_fu_3053_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_21_reg_6257[1]_i_1 
       (.I0(over_thresh_18_reg_6236[1]),
        .I1(CO),
        .I2(over_thresh_18_reg_6236[0]),
        .I3(icmp_ln49_12_reg_6242),
        .O(over_thresh_21_fu_3053_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_21_reg_6257[2]_i_1 
       (.I0(over_thresh_18_reg_6236[2]),
        .I1(icmp_ln49_12_reg_6242),
        .I2(over_thresh_18_reg_6236[0]),
        .I3(CO),
        .I4(over_thresh_18_reg_6236[1]),
        .O(over_thresh_21_fu_3053_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_21_reg_6257[3]_i_1 
       (.I0(over_thresh_18_reg_6236[3]),
        .I1(over_thresh_18_reg_6236[1]),
        .I2(CO),
        .I3(over_thresh_18_reg_6236[0]),
        .I4(icmp_ln49_12_reg_6242),
        .I5(over_thresh_18_reg_6236[2]),
        .O(over_thresh_21_fu_3053_p3[3]));
  FDRE \over_thresh_21_reg_6257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3053_p3[0]),
        .Q(over_thresh_21_reg_6257[0]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3053_p3[1]),
        .Q(over_thresh_21_reg_6257[1]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3053_p3[2]),
        .Q(over_thresh_21_reg_6257[2]),
        .R(1'b0));
  FDRE \over_thresh_21_reg_6257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(over_thresh_21_fu_3053_p3[3]),
        .Q(over_thresh_21_reg_6257[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_222_reg_7660[0]_i_1 
       (.I0(icmp_ln49_146_reg_7645),
        .I1(over_thresh_219_reg_7639[0]),
        .I2(CO),
        .O(over_thresh_222_fu_4748_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_222_reg_7660[1]_i_1 
       (.I0(over_thresh_219_reg_7639[1]),
        .I1(CO),
        .I2(over_thresh_219_reg_7639[0]),
        .I3(icmp_ln49_146_reg_7645),
        .O(over_thresh_222_fu_4748_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_222_reg_7660[2]_i_1 
       (.I0(over_thresh_219_reg_7639[2]),
        .I1(icmp_ln49_146_reg_7645),
        .I2(over_thresh_219_reg_7639[0]),
        .I3(CO),
        .I4(over_thresh_219_reg_7639[1]),
        .O(over_thresh_222_fu_4748_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_222_reg_7660[3]_i_1 
       (.I0(over_thresh_219_reg_7639[3]),
        .I1(over_thresh_219_reg_7639[1]),
        .I2(CO),
        .I3(over_thresh_219_reg_7639[0]),
        .I4(icmp_ln49_146_reg_7645),
        .I5(over_thresh_219_reg_7639[2]),
        .O(over_thresh_222_fu_4748_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_222_reg_7660[4]_i_1 
       (.I0(over_thresh_219_reg_7639[4]),
        .I1(\over_thresh_222_reg_7660[7]_i_2_n_0 ),
        .O(over_thresh_222_fu_4748_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_222_reg_7660[5]_i_1 
       (.I0(over_thresh_219_reg_7639[5]),
        .I1(\over_thresh_222_reg_7660[7]_i_2_n_0 ),
        .I2(over_thresh_219_reg_7639[4]),
        .O(over_thresh_222_fu_4748_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_222_reg_7660[6]_i_1 
       (.I0(over_thresh_219_reg_7639[6]),
        .I1(over_thresh_219_reg_7639[4]),
        .I2(\over_thresh_222_reg_7660[7]_i_2_n_0 ),
        .I3(over_thresh_219_reg_7639[5]),
        .O(over_thresh_222_fu_4748_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_222_reg_7660[7]_i_1 
       (.I0(over_thresh_219_reg_7639[7]),
        .I1(over_thresh_219_reg_7639[5]),
        .I2(\over_thresh_222_reg_7660[7]_i_2_n_0 ),
        .I3(over_thresh_219_reg_7639[4]),
        .I4(over_thresh_219_reg_7639[6]),
        .O(over_thresh_222_fu_4748_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_222_reg_7660[7]_i_2 
       (.I0(over_thresh_219_reg_7639[3]),
        .I1(over_thresh_219_reg_7639[1]),
        .I2(CO),
        .I3(over_thresh_219_reg_7639[0]),
        .I4(icmp_ln49_146_reg_7645),
        .I5(over_thresh_219_reg_7639[2]),
        .O(\over_thresh_222_reg_7660[7]_i_2_n_0 ));
  FDRE \over_thresh_222_reg_7660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[0]),
        .Q(over_thresh_222_reg_7660[0]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[1]),
        .Q(over_thresh_222_reg_7660[1]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[2]),
        .Q(over_thresh_222_reg_7660[2]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[3]),
        .Q(over_thresh_222_reg_7660[3]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[4]),
        .Q(over_thresh_222_reg_7660[4]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[5]),
        .Q(over_thresh_222_reg_7660[5]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[6]),
        .Q(over_thresh_222_reg_7660[6]),
        .R(1'b0));
  FDRE \over_thresh_222_reg_7660_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(over_thresh_222_fu_4748_p3[7]),
        .Q(over_thresh_222_reg_7660[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_225_reg_7681[0]_i_1 
       (.I0(icmp_ln49_148_reg_7666),
        .I1(over_thresh_222_reg_7660[0]),
        .I2(CO),
        .O(over_thresh_225_fu_4773_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_225_reg_7681[1]_i_1 
       (.I0(over_thresh_222_reg_7660[1]),
        .I1(CO),
        .I2(over_thresh_222_reg_7660[0]),
        .I3(icmp_ln49_148_reg_7666),
        .O(over_thresh_225_fu_4773_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_225_reg_7681[2]_i_1 
       (.I0(over_thresh_222_reg_7660[2]),
        .I1(icmp_ln49_148_reg_7666),
        .I2(over_thresh_222_reg_7660[0]),
        .I3(CO),
        .I4(over_thresh_222_reg_7660[1]),
        .O(over_thresh_225_fu_4773_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_225_reg_7681[3]_i_1 
       (.I0(over_thresh_222_reg_7660[3]),
        .I1(over_thresh_222_reg_7660[1]),
        .I2(CO),
        .I3(over_thresh_222_reg_7660[0]),
        .I4(icmp_ln49_148_reg_7666),
        .I5(over_thresh_222_reg_7660[2]),
        .O(over_thresh_225_fu_4773_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_225_reg_7681[4]_i_1 
       (.I0(over_thresh_222_reg_7660[4]),
        .I1(\over_thresh_225_reg_7681[7]_i_2_n_0 ),
        .O(over_thresh_225_fu_4773_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_225_reg_7681[5]_i_1 
       (.I0(over_thresh_222_reg_7660[5]),
        .I1(\over_thresh_225_reg_7681[7]_i_2_n_0 ),
        .I2(over_thresh_222_reg_7660[4]),
        .O(over_thresh_225_fu_4773_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_225_reg_7681[6]_i_1 
       (.I0(over_thresh_222_reg_7660[6]),
        .I1(over_thresh_222_reg_7660[4]),
        .I2(\over_thresh_225_reg_7681[7]_i_2_n_0 ),
        .I3(over_thresh_222_reg_7660[5]),
        .O(over_thresh_225_fu_4773_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_225_reg_7681[7]_i_1 
       (.I0(over_thresh_222_reg_7660[7]),
        .I1(over_thresh_222_reg_7660[5]),
        .I2(\over_thresh_225_reg_7681[7]_i_2_n_0 ),
        .I3(over_thresh_222_reg_7660[4]),
        .I4(over_thresh_222_reg_7660[6]),
        .O(over_thresh_225_fu_4773_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_225_reg_7681[7]_i_2 
       (.I0(over_thresh_222_reg_7660[3]),
        .I1(over_thresh_222_reg_7660[1]),
        .I2(CO),
        .I3(over_thresh_222_reg_7660[0]),
        .I4(icmp_ln49_148_reg_7666),
        .I5(over_thresh_222_reg_7660[2]),
        .O(\over_thresh_225_reg_7681[7]_i_2_n_0 ));
  FDRE \over_thresh_225_reg_7681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[0]),
        .Q(over_thresh_225_reg_7681[0]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[1]),
        .Q(over_thresh_225_reg_7681[1]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[2]),
        .Q(over_thresh_225_reg_7681[2]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[3]),
        .Q(over_thresh_225_reg_7681[3]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[4]),
        .Q(over_thresh_225_reg_7681[4]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[5]),
        .Q(over_thresh_225_reg_7681[5]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[6]),
        .Q(over_thresh_225_reg_7681[6]),
        .R(1'b0));
  FDRE \over_thresh_225_reg_7681_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(over_thresh_225_fu_4773_p3[7]),
        .Q(over_thresh_225_reg_7681[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_228_reg_7702[0]_i_1 
       (.I0(icmp_ln49_150_reg_7687),
        .I1(over_thresh_225_reg_7681[0]),
        .I2(CO),
        .O(over_thresh_228_fu_4798_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_228_reg_7702[1]_i_1 
       (.I0(over_thresh_225_reg_7681[1]),
        .I1(CO),
        .I2(over_thresh_225_reg_7681[0]),
        .I3(icmp_ln49_150_reg_7687),
        .O(over_thresh_228_fu_4798_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_228_reg_7702[2]_i_1 
       (.I0(over_thresh_225_reg_7681[2]),
        .I1(icmp_ln49_150_reg_7687),
        .I2(over_thresh_225_reg_7681[0]),
        .I3(CO),
        .I4(over_thresh_225_reg_7681[1]),
        .O(over_thresh_228_fu_4798_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_228_reg_7702[3]_i_1 
       (.I0(over_thresh_225_reg_7681[3]),
        .I1(over_thresh_225_reg_7681[1]),
        .I2(CO),
        .I3(over_thresh_225_reg_7681[0]),
        .I4(icmp_ln49_150_reg_7687),
        .I5(over_thresh_225_reg_7681[2]),
        .O(over_thresh_228_fu_4798_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_228_reg_7702[4]_i_1 
       (.I0(over_thresh_225_reg_7681[4]),
        .I1(\over_thresh_228_reg_7702[7]_i_2_n_0 ),
        .O(over_thresh_228_fu_4798_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_228_reg_7702[5]_i_1 
       (.I0(over_thresh_225_reg_7681[5]),
        .I1(\over_thresh_228_reg_7702[7]_i_2_n_0 ),
        .I2(over_thresh_225_reg_7681[4]),
        .O(over_thresh_228_fu_4798_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_228_reg_7702[6]_i_1 
       (.I0(over_thresh_225_reg_7681[6]),
        .I1(over_thresh_225_reg_7681[4]),
        .I2(\over_thresh_228_reg_7702[7]_i_2_n_0 ),
        .I3(over_thresh_225_reg_7681[5]),
        .O(over_thresh_228_fu_4798_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_228_reg_7702[7]_i_1 
       (.I0(over_thresh_225_reg_7681[7]),
        .I1(over_thresh_225_reg_7681[5]),
        .I2(\over_thresh_228_reg_7702[7]_i_2_n_0 ),
        .I3(over_thresh_225_reg_7681[4]),
        .I4(over_thresh_225_reg_7681[6]),
        .O(over_thresh_228_fu_4798_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_228_reg_7702[7]_i_2 
       (.I0(over_thresh_225_reg_7681[3]),
        .I1(over_thresh_225_reg_7681[1]),
        .I2(CO),
        .I3(over_thresh_225_reg_7681[0]),
        .I4(icmp_ln49_150_reg_7687),
        .I5(over_thresh_225_reg_7681[2]),
        .O(\over_thresh_228_reg_7702[7]_i_2_n_0 ));
  FDRE \over_thresh_228_reg_7702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[0]),
        .Q(over_thresh_228_reg_7702[0]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[1]),
        .Q(over_thresh_228_reg_7702[1]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[2]),
        .Q(over_thresh_228_reg_7702[2]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[3]),
        .Q(over_thresh_228_reg_7702[3]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[4]),
        .Q(over_thresh_228_reg_7702[4]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[5]),
        .Q(over_thresh_228_reg_7702[5]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[6]),
        .Q(over_thresh_228_reg_7702[6]),
        .R(1'b0));
  FDRE \over_thresh_228_reg_7702_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(over_thresh_228_fu_4798_p3[7]),
        .Q(over_thresh_228_reg_7702[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_231_reg_7723[0]_i_1 
       (.I0(icmp_ln49_152_reg_7708),
        .I1(over_thresh_228_reg_7702[0]),
        .I2(CO),
        .O(over_thresh_231_fu_4823_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_231_reg_7723[1]_i_1 
       (.I0(over_thresh_228_reg_7702[1]),
        .I1(CO),
        .I2(over_thresh_228_reg_7702[0]),
        .I3(icmp_ln49_152_reg_7708),
        .O(over_thresh_231_fu_4823_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_231_reg_7723[2]_i_1 
       (.I0(over_thresh_228_reg_7702[2]),
        .I1(icmp_ln49_152_reg_7708),
        .I2(over_thresh_228_reg_7702[0]),
        .I3(CO),
        .I4(over_thresh_228_reg_7702[1]),
        .O(over_thresh_231_fu_4823_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_231_reg_7723[3]_i_1 
       (.I0(over_thresh_228_reg_7702[3]),
        .I1(over_thresh_228_reg_7702[1]),
        .I2(CO),
        .I3(over_thresh_228_reg_7702[0]),
        .I4(icmp_ln49_152_reg_7708),
        .I5(over_thresh_228_reg_7702[2]),
        .O(over_thresh_231_fu_4823_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_231_reg_7723[4]_i_1 
       (.I0(over_thresh_228_reg_7702[4]),
        .I1(\over_thresh_231_reg_7723[7]_i_2_n_0 ),
        .O(over_thresh_231_fu_4823_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_231_reg_7723[5]_i_1 
       (.I0(over_thresh_228_reg_7702[5]),
        .I1(\over_thresh_231_reg_7723[7]_i_2_n_0 ),
        .I2(over_thresh_228_reg_7702[4]),
        .O(over_thresh_231_fu_4823_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_231_reg_7723[6]_i_1 
       (.I0(over_thresh_228_reg_7702[6]),
        .I1(over_thresh_228_reg_7702[4]),
        .I2(\over_thresh_231_reg_7723[7]_i_2_n_0 ),
        .I3(over_thresh_228_reg_7702[5]),
        .O(over_thresh_231_fu_4823_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_231_reg_7723[7]_i_1 
       (.I0(over_thresh_228_reg_7702[7]),
        .I1(over_thresh_228_reg_7702[5]),
        .I2(\over_thresh_231_reg_7723[7]_i_2_n_0 ),
        .I3(over_thresh_228_reg_7702[4]),
        .I4(over_thresh_228_reg_7702[6]),
        .O(over_thresh_231_fu_4823_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_231_reg_7723[7]_i_2 
       (.I0(over_thresh_228_reg_7702[3]),
        .I1(over_thresh_228_reg_7702[1]),
        .I2(CO),
        .I3(over_thresh_228_reg_7702[0]),
        .I4(icmp_ln49_152_reg_7708),
        .I5(over_thresh_228_reg_7702[2]),
        .O(\over_thresh_231_reg_7723[7]_i_2_n_0 ));
  FDRE \over_thresh_231_reg_7723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[0]),
        .Q(over_thresh_231_reg_7723[0]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[1]),
        .Q(over_thresh_231_reg_7723[1]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[2]),
        .Q(over_thresh_231_reg_7723[2]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[3]),
        .Q(over_thresh_231_reg_7723[3]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[4]),
        .Q(over_thresh_231_reg_7723[4]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[5]),
        .Q(over_thresh_231_reg_7723[5]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[6]),
        .Q(over_thresh_231_reg_7723[6]),
        .R(1'b0));
  FDRE \over_thresh_231_reg_7723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(over_thresh_231_fu_4823_p3[7]),
        .Q(over_thresh_231_reg_7723[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_234_reg_7744[0]_i_1 
       (.I0(icmp_ln49_154_reg_7729),
        .I1(over_thresh_231_reg_7723[0]),
        .I2(CO),
        .O(over_thresh_234_fu_4848_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_234_reg_7744[1]_i_1 
       (.I0(over_thresh_231_reg_7723[1]),
        .I1(CO),
        .I2(over_thresh_231_reg_7723[0]),
        .I3(icmp_ln49_154_reg_7729),
        .O(over_thresh_234_fu_4848_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_234_reg_7744[2]_i_1 
       (.I0(over_thresh_231_reg_7723[2]),
        .I1(icmp_ln49_154_reg_7729),
        .I2(over_thresh_231_reg_7723[0]),
        .I3(CO),
        .I4(over_thresh_231_reg_7723[1]),
        .O(over_thresh_234_fu_4848_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_234_reg_7744[3]_i_1 
       (.I0(over_thresh_231_reg_7723[3]),
        .I1(over_thresh_231_reg_7723[1]),
        .I2(CO),
        .I3(over_thresh_231_reg_7723[0]),
        .I4(icmp_ln49_154_reg_7729),
        .I5(over_thresh_231_reg_7723[2]),
        .O(over_thresh_234_fu_4848_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_234_reg_7744[4]_i_1 
       (.I0(over_thresh_231_reg_7723[4]),
        .I1(\over_thresh_234_reg_7744[7]_i_2_n_0 ),
        .O(over_thresh_234_fu_4848_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_234_reg_7744[5]_i_1 
       (.I0(over_thresh_231_reg_7723[5]),
        .I1(\over_thresh_234_reg_7744[7]_i_2_n_0 ),
        .I2(over_thresh_231_reg_7723[4]),
        .O(over_thresh_234_fu_4848_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_234_reg_7744[6]_i_1 
       (.I0(over_thresh_231_reg_7723[6]),
        .I1(over_thresh_231_reg_7723[4]),
        .I2(\over_thresh_234_reg_7744[7]_i_2_n_0 ),
        .I3(over_thresh_231_reg_7723[5]),
        .O(over_thresh_234_fu_4848_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_234_reg_7744[7]_i_1 
       (.I0(over_thresh_231_reg_7723[7]),
        .I1(over_thresh_231_reg_7723[5]),
        .I2(\over_thresh_234_reg_7744[7]_i_2_n_0 ),
        .I3(over_thresh_231_reg_7723[4]),
        .I4(over_thresh_231_reg_7723[6]),
        .O(over_thresh_234_fu_4848_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_234_reg_7744[7]_i_2 
       (.I0(over_thresh_231_reg_7723[3]),
        .I1(over_thresh_231_reg_7723[1]),
        .I2(CO),
        .I3(over_thresh_231_reg_7723[0]),
        .I4(icmp_ln49_154_reg_7729),
        .I5(over_thresh_231_reg_7723[2]),
        .O(\over_thresh_234_reg_7744[7]_i_2_n_0 ));
  FDRE \over_thresh_234_reg_7744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[0]),
        .Q(over_thresh_234_reg_7744[0]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[1]),
        .Q(over_thresh_234_reg_7744[1]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[2]),
        .Q(over_thresh_234_reg_7744[2]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[3]),
        .Q(over_thresh_234_reg_7744[3]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[4]),
        .Q(over_thresh_234_reg_7744[4]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[5]),
        .Q(over_thresh_234_reg_7744[5]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[6]),
        .Q(over_thresh_234_reg_7744[6]),
        .R(1'b0));
  FDRE \over_thresh_234_reg_7744_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state80),
        .D(over_thresh_234_fu_4848_p3[7]),
        .Q(over_thresh_234_reg_7744[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_237_reg_7765[0]_i_1 
       (.I0(icmp_ln49_156_reg_7750),
        .I1(over_thresh_234_reg_7744[0]),
        .I2(CO),
        .O(over_thresh_237_fu_4873_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_237_reg_7765[1]_i_1 
       (.I0(over_thresh_234_reg_7744[1]),
        .I1(CO),
        .I2(over_thresh_234_reg_7744[0]),
        .I3(icmp_ln49_156_reg_7750),
        .O(over_thresh_237_fu_4873_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_237_reg_7765[2]_i_1 
       (.I0(over_thresh_234_reg_7744[2]),
        .I1(icmp_ln49_156_reg_7750),
        .I2(over_thresh_234_reg_7744[0]),
        .I3(CO),
        .I4(over_thresh_234_reg_7744[1]),
        .O(over_thresh_237_fu_4873_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_237_reg_7765[3]_i_1 
       (.I0(over_thresh_234_reg_7744[3]),
        .I1(over_thresh_234_reg_7744[1]),
        .I2(CO),
        .I3(over_thresh_234_reg_7744[0]),
        .I4(icmp_ln49_156_reg_7750),
        .I5(over_thresh_234_reg_7744[2]),
        .O(over_thresh_237_fu_4873_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_237_reg_7765[4]_i_1 
       (.I0(over_thresh_234_reg_7744[4]),
        .I1(\over_thresh_237_reg_7765[7]_i_2_n_0 ),
        .O(over_thresh_237_fu_4873_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_237_reg_7765[5]_i_1 
       (.I0(over_thresh_234_reg_7744[5]),
        .I1(\over_thresh_237_reg_7765[7]_i_2_n_0 ),
        .I2(over_thresh_234_reg_7744[4]),
        .O(over_thresh_237_fu_4873_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_237_reg_7765[6]_i_1 
       (.I0(over_thresh_234_reg_7744[6]),
        .I1(over_thresh_234_reg_7744[4]),
        .I2(\over_thresh_237_reg_7765[7]_i_2_n_0 ),
        .I3(over_thresh_234_reg_7744[5]),
        .O(over_thresh_237_fu_4873_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_237_reg_7765[7]_i_1 
       (.I0(over_thresh_234_reg_7744[7]),
        .I1(over_thresh_234_reg_7744[5]),
        .I2(\over_thresh_237_reg_7765[7]_i_2_n_0 ),
        .I3(over_thresh_234_reg_7744[4]),
        .I4(over_thresh_234_reg_7744[6]),
        .O(over_thresh_237_fu_4873_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_237_reg_7765[7]_i_2 
       (.I0(over_thresh_234_reg_7744[3]),
        .I1(over_thresh_234_reg_7744[1]),
        .I2(CO),
        .I3(over_thresh_234_reg_7744[0]),
        .I4(icmp_ln49_156_reg_7750),
        .I5(over_thresh_234_reg_7744[2]),
        .O(\over_thresh_237_reg_7765[7]_i_2_n_0 ));
  FDRE \over_thresh_237_reg_7765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[0]),
        .Q(over_thresh_237_reg_7765[0]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[1]),
        .Q(over_thresh_237_reg_7765[1]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[2]),
        .Q(over_thresh_237_reg_7765[2]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[3]),
        .Q(over_thresh_237_reg_7765[3]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[4]),
        .Q(over_thresh_237_reg_7765[4]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[5]),
        .Q(over_thresh_237_reg_7765[5]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[6]),
        .Q(over_thresh_237_reg_7765[6]),
        .R(1'b0));
  FDRE \over_thresh_237_reg_7765_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state81),
        .D(over_thresh_237_fu_4873_p3[7]),
        .Q(over_thresh_237_reg_7765[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_240_reg_7786[0]_i_1 
       (.I0(icmp_ln49_158_reg_7771),
        .I1(over_thresh_237_reg_7765[0]),
        .I2(CO),
        .O(over_thresh_240_fu_4898_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_240_reg_7786[1]_i_1 
       (.I0(over_thresh_237_reg_7765[1]),
        .I1(CO),
        .I2(over_thresh_237_reg_7765[0]),
        .I3(icmp_ln49_158_reg_7771),
        .O(over_thresh_240_fu_4898_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_240_reg_7786[2]_i_1 
       (.I0(over_thresh_237_reg_7765[2]),
        .I1(icmp_ln49_158_reg_7771),
        .I2(over_thresh_237_reg_7765[0]),
        .I3(CO),
        .I4(over_thresh_237_reg_7765[1]),
        .O(over_thresh_240_fu_4898_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_240_reg_7786[3]_i_1 
       (.I0(over_thresh_237_reg_7765[3]),
        .I1(over_thresh_237_reg_7765[1]),
        .I2(CO),
        .I3(over_thresh_237_reg_7765[0]),
        .I4(icmp_ln49_158_reg_7771),
        .I5(over_thresh_237_reg_7765[2]),
        .O(over_thresh_240_fu_4898_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_240_reg_7786[4]_i_1 
       (.I0(over_thresh_237_reg_7765[4]),
        .I1(\over_thresh_240_reg_7786[7]_i_2_n_0 ),
        .O(over_thresh_240_fu_4898_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_240_reg_7786[5]_i_1 
       (.I0(over_thresh_237_reg_7765[5]),
        .I1(\over_thresh_240_reg_7786[7]_i_2_n_0 ),
        .I2(over_thresh_237_reg_7765[4]),
        .O(over_thresh_240_fu_4898_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_240_reg_7786[6]_i_1 
       (.I0(over_thresh_237_reg_7765[6]),
        .I1(over_thresh_237_reg_7765[4]),
        .I2(\over_thresh_240_reg_7786[7]_i_2_n_0 ),
        .I3(over_thresh_237_reg_7765[5]),
        .O(over_thresh_240_fu_4898_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_240_reg_7786[7]_i_1 
       (.I0(over_thresh_237_reg_7765[7]),
        .I1(over_thresh_237_reg_7765[5]),
        .I2(\over_thresh_240_reg_7786[7]_i_2_n_0 ),
        .I3(over_thresh_237_reg_7765[4]),
        .I4(over_thresh_237_reg_7765[6]),
        .O(over_thresh_240_fu_4898_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_240_reg_7786[7]_i_2 
       (.I0(over_thresh_237_reg_7765[3]),
        .I1(over_thresh_237_reg_7765[1]),
        .I2(CO),
        .I3(over_thresh_237_reg_7765[0]),
        .I4(icmp_ln49_158_reg_7771),
        .I5(over_thresh_237_reg_7765[2]),
        .O(\over_thresh_240_reg_7786[7]_i_2_n_0 ));
  FDRE \over_thresh_240_reg_7786_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[0]),
        .Q(over_thresh_240_reg_7786[0]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[1]),
        .Q(over_thresh_240_reg_7786[1]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[2]),
        .Q(over_thresh_240_reg_7786[2]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[3]),
        .Q(over_thresh_240_reg_7786[3]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[4]),
        .Q(over_thresh_240_reg_7786[4]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[5]),
        .Q(over_thresh_240_reg_7786[5]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[6]),
        .Q(over_thresh_240_reg_7786[6]),
        .R(1'b0));
  FDRE \over_thresh_240_reg_7786_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state82),
        .D(over_thresh_240_fu_4898_p3[7]),
        .Q(over_thresh_240_reg_7786[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_243_reg_7807[0]_i_1 
       (.I0(icmp_ln49_160_reg_7792),
        .I1(over_thresh_240_reg_7786[0]),
        .I2(CO),
        .O(over_thresh_243_fu_4923_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_243_reg_7807[1]_i_1 
       (.I0(over_thresh_240_reg_7786[1]),
        .I1(CO),
        .I2(over_thresh_240_reg_7786[0]),
        .I3(icmp_ln49_160_reg_7792),
        .O(over_thresh_243_fu_4923_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_243_reg_7807[2]_i_1 
       (.I0(over_thresh_240_reg_7786[2]),
        .I1(icmp_ln49_160_reg_7792),
        .I2(over_thresh_240_reg_7786[0]),
        .I3(CO),
        .I4(over_thresh_240_reg_7786[1]),
        .O(over_thresh_243_fu_4923_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_243_reg_7807[3]_i_1 
       (.I0(over_thresh_240_reg_7786[3]),
        .I1(over_thresh_240_reg_7786[1]),
        .I2(CO),
        .I3(over_thresh_240_reg_7786[0]),
        .I4(icmp_ln49_160_reg_7792),
        .I5(over_thresh_240_reg_7786[2]),
        .O(over_thresh_243_fu_4923_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_243_reg_7807[4]_i_1 
       (.I0(over_thresh_240_reg_7786[4]),
        .I1(\over_thresh_243_reg_7807[7]_i_2_n_0 ),
        .O(over_thresh_243_fu_4923_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_243_reg_7807[5]_i_1 
       (.I0(over_thresh_240_reg_7786[5]),
        .I1(\over_thresh_243_reg_7807[7]_i_2_n_0 ),
        .I2(over_thresh_240_reg_7786[4]),
        .O(over_thresh_243_fu_4923_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_243_reg_7807[6]_i_1 
       (.I0(over_thresh_240_reg_7786[6]),
        .I1(over_thresh_240_reg_7786[4]),
        .I2(\over_thresh_243_reg_7807[7]_i_2_n_0 ),
        .I3(over_thresh_240_reg_7786[5]),
        .O(over_thresh_243_fu_4923_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_243_reg_7807[7]_i_1 
       (.I0(over_thresh_240_reg_7786[7]),
        .I1(over_thresh_240_reg_7786[5]),
        .I2(\over_thresh_243_reg_7807[7]_i_2_n_0 ),
        .I3(over_thresh_240_reg_7786[4]),
        .I4(over_thresh_240_reg_7786[6]),
        .O(over_thresh_243_fu_4923_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_243_reg_7807[7]_i_2 
       (.I0(over_thresh_240_reg_7786[3]),
        .I1(over_thresh_240_reg_7786[1]),
        .I2(CO),
        .I3(over_thresh_240_reg_7786[0]),
        .I4(icmp_ln49_160_reg_7792),
        .I5(over_thresh_240_reg_7786[2]),
        .O(\over_thresh_243_reg_7807[7]_i_2_n_0 ));
  FDRE \over_thresh_243_reg_7807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[0]),
        .Q(over_thresh_243_reg_7807[0]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[1]),
        .Q(over_thresh_243_reg_7807[1]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[2]),
        .Q(over_thresh_243_reg_7807[2]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[3]),
        .Q(over_thresh_243_reg_7807[3]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[4]),
        .Q(over_thresh_243_reg_7807[4]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[5]),
        .Q(over_thresh_243_reg_7807[5]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[6]),
        .Q(over_thresh_243_reg_7807[6]),
        .R(1'b0));
  FDRE \over_thresh_243_reg_7807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state83),
        .D(over_thresh_243_fu_4923_p3[7]),
        .Q(over_thresh_243_reg_7807[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_246_reg_7828[0]_i_1 
       (.I0(icmp_ln49_162_reg_7813),
        .I1(over_thresh_243_reg_7807[0]),
        .I2(CO),
        .O(over_thresh_246_fu_4948_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_246_reg_7828[1]_i_1 
       (.I0(over_thresh_243_reg_7807[1]),
        .I1(CO),
        .I2(over_thresh_243_reg_7807[0]),
        .I3(icmp_ln49_162_reg_7813),
        .O(over_thresh_246_fu_4948_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_246_reg_7828[2]_i_1 
       (.I0(over_thresh_243_reg_7807[2]),
        .I1(icmp_ln49_162_reg_7813),
        .I2(over_thresh_243_reg_7807[0]),
        .I3(CO),
        .I4(over_thresh_243_reg_7807[1]),
        .O(over_thresh_246_fu_4948_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_246_reg_7828[3]_i_1 
       (.I0(over_thresh_243_reg_7807[3]),
        .I1(over_thresh_243_reg_7807[1]),
        .I2(CO),
        .I3(over_thresh_243_reg_7807[0]),
        .I4(icmp_ln49_162_reg_7813),
        .I5(over_thresh_243_reg_7807[2]),
        .O(over_thresh_246_fu_4948_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_246_reg_7828[4]_i_1 
       (.I0(over_thresh_243_reg_7807[4]),
        .I1(\over_thresh_246_reg_7828[7]_i_2_n_0 ),
        .O(over_thresh_246_fu_4948_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_246_reg_7828[5]_i_1 
       (.I0(over_thresh_243_reg_7807[5]),
        .I1(\over_thresh_246_reg_7828[7]_i_2_n_0 ),
        .I2(over_thresh_243_reg_7807[4]),
        .O(over_thresh_246_fu_4948_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_246_reg_7828[6]_i_1 
       (.I0(over_thresh_243_reg_7807[6]),
        .I1(over_thresh_243_reg_7807[4]),
        .I2(\over_thresh_246_reg_7828[7]_i_2_n_0 ),
        .I3(over_thresh_243_reg_7807[5]),
        .O(over_thresh_246_fu_4948_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_246_reg_7828[7]_i_1 
       (.I0(over_thresh_243_reg_7807[7]),
        .I1(over_thresh_243_reg_7807[5]),
        .I2(\over_thresh_246_reg_7828[7]_i_2_n_0 ),
        .I3(over_thresh_243_reg_7807[4]),
        .I4(over_thresh_243_reg_7807[6]),
        .O(over_thresh_246_fu_4948_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_246_reg_7828[7]_i_2 
       (.I0(over_thresh_243_reg_7807[3]),
        .I1(over_thresh_243_reg_7807[1]),
        .I2(CO),
        .I3(over_thresh_243_reg_7807[0]),
        .I4(icmp_ln49_162_reg_7813),
        .I5(over_thresh_243_reg_7807[2]),
        .O(\over_thresh_246_reg_7828[7]_i_2_n_0 ));
  FDRE \over_thresh_246_reg_7828_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[0]),
        .Q(over_thresh_246_reg_7828[0]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[1]),
        .Q(over_thresh_246_reg_7828[1]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[2]),
        .Q(over_thresh_246_reg_7828[2]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[3]),
        .Q(over_thresh_246_reg_7828[3]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[4]),
        .Q(over_thresh_246_reg_7828[4]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[5]),
        .Q(over_thresh_246_reg_7828[5]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[6]),
        .Q(over_thresh_246_reg_7828[6]),
        .R(1'b0));
  FDRE \over_thresh_246_reg_7828_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state84),
        .D(over_thresh_246_fu_4948_p3[7]),
        .Q(over_thresh_246_reg_7828[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_249_reg_7849[0]_i_1 
       (.I0(icmp_ln49_164_reg_7834),
        .I1(over_thresh_246_reg_7828[0]),
        .I2(CO),
        .O(over_thresh_249_fu_4973_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_249_reg_7849[1]_i_1 
       (.I0(over_thresh_246_reg_7828[1]),
        .I1(CO),
        .I2(over_thresh_246_reg_7828[0]),
        .I3(icmp_ln49_164_reg_7834),
        .O(over_thresh_249_fu_4973_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_249_reg_7849[2]_i_1 
       (.I0(over_thresh_246_reg_7828[2]),
        .I1(icmp_ln49_164_reg_7834),
        .I2(over_thresh_246_reg_7828[0]),
        .I3(CO),
        .I4(over_thresh_246_reg_7828[1]),
        .O(over_thresh_249_fu_4973_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_249_reg_7849[3]_i_1 
       (.I0(over_thresh_246_reg_7828[3]),
        .I1(over_thresh_246_reg_7828[1]),
        .I2(CO),
        .I3(over_thresh_246_reg_7828[0]),
        .I4(icmp_ln49_164_reg_7834),
        .I5(over_thresh_246_reg_7828[2]),
        .O(over_thresh_249_fu_4973_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_249_reg_7849[4]_i_1 
       (.I0(over_thresh_246_reg_7828[4]),
        .I1(\over_thresh_249_reg_7849[7]_i_2_n_0 ),
        .O(over_thresh_249_fu_4973_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_249_reg_7849[5]_i_1 
       (.I0(over_thresh_246_reg_7828[5]),
        .I1(\over_thresh_249_reg_7849[7]_i_2_n_0 ),
        .I2(over_thresh_246_reg_7828[4]),
        .O(over_thresh_249_fu_4973_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_249_reg_7849[6]_i_1 
       (.I0(over_thresh_246_reg_7828[6]),
        .I1(over_thresh_246_reg_7828[4]),
        .I2(\over_thresh_249_reg_7849[7]_i_2_n_0 ),
        .I3(over_thresh_246_reg_7828[5]),
        .O(over_thresh_249_fu_4973_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_249_reg_7849[7]_i_1 
       (.I0(over_thresh_246_reg_7828[7]),
        .I1(over_thresh_246_reg_7828[5]),
        .I2(\over_thresh_249_reg_7849[7]_i_2_n_0 ),
        .I3(over_thresh_246_reg_7828[4]),
        .I4(over_thresh_246_reg_7828[6]),
        .O(over_thresh_249_fu_4973_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_249_reg_7849[7]_i_2 
       (.I0(over_thresh_246_reg_7828[3]),
        .I1(over_thresh_246_reg_7828[1]),
        .I2(CO),
        .I3(over_thresh_246_reg_7828[0]),
        .I4(icmp_ln49_164_reg_7834),
        .I5(over_thresh_246_reg_7828[2]),
        .O(\over_thresh_249_reg_7849[7]_i_2_n_0 ));
  FDRE \over_thresh_249_reg_7849_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[0]),
        .Q(over_thresh_249_reg_7849[0]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[1]),
        .Q(over_thresh_249_reg_7849[1]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[2]),
        .Q(over_thresh_249_reg_7849[2]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[3]),
        .Q(over_thresh_249_reg_7849[3]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[4]),
        .Q(over_thresh_249_reg_7849[4]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[5]),
        .Q(over_thresh_249_reg_7849[5]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[6]),
        .Q(over_thresh_249_reg_7849[6]),
        .R(1'b0));
  FDRE \over_thresh_249_reg_7849_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state85),
        .D(over_thresh_249_fu_4973_p3[7]),
        .Q(over_thresh_249_reg_7849[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_24_reg_6277[0]_i_1 
       (.I0(icmp_ln49_14_reg_6262),
        .I1(over_thresh_21_reg_6257[0]),
        .I2(CO),
        .O(over_thresh_24_fu_3083_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_24_reg_6277[1]_i_1 
       (.I0(over_thresh_21_reg_6257[1]),
        .I1(CO),
        .I2(over_thresh_21_reg_6257[0]),
        .I3(icmp_ln49_14_reg_6262),
        .O(over_thresh_24_fu_3083_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_24_reg_6277[2]_i_1 
       (.I0(over_thresh_21_reg_6257[2]),
        .I1(icmp_ln49_14_reg_6262),
        .I2(over_thresh_21_reg_6257[0]),
        .I3(CO),
        .I4(over_thresh_21_reg_6257[1]),
        .O(over_thresh_24_fu_3083_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_24_reg_6277[3]_i_1 
       (.I0(over_thresh_21_reg_6257[3]),
        .I1(over_thresh_21_reg_6257[1]),
        .I2(CO),
        .I3(over_thresh_21_reg_6257[0]),
        .I4(icmp_ln49_14_reg_6262),
        .I5(over_thresh_21_reg_6257[2]),
        .O(over_thresh_24_fu_3083_p3[3]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_24_reg_6277[4]_i_1 
       (.I0(over_thresh_21_reg_6257[3]),
        .I1(over_thresh_21_reg_6257[1]),
        .I2(CO),
        .I3(over_thresh_21_reg_6257[0]),
        .I4(icmp_ln49_14_reg_6262),
        .I5(over_thresh_21_reg_6257[2]),
        .O(over_thresh_24_fu_3083_p3[4]));
  FDRE \over_thresh_24_reg_6277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3083_p3[0]),
        .Q(over_thresh_24_reg_6277[0]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6277_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3083_p3[1]),
        .Q(over_thresh_24_reg_6277[1]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6277_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3083_p3[2]),
        .Q(over_thresh_24_reg_6277[2]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6277_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3083_p3[3]),
        .Q(over_thresh_24_reg_6277[3]),
        .R(1'b0));
  FDRE \over_thresh_24_reg_6277_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(over_thresh_24_fu_3083_p3[4]),
        .Q(over_thresh_24_reg_6277[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_252_reg_7870[0]_i_1 
       (.I0(icmp_ln49_166_reg_7855),
        .I1(over_thresh_249_reg_7849[0]),
        .I2(CO),
        .O(over_thresh_252_fu_4998_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_252_reg_7870[1]_i_1 
       (.I0(over_thresh_249_reg_7849[1]),
        .I1(CO),
        .I2(over_thresh_249_reg_7849[0]),
        .I3(icmp_ln49_166_reg_7855),
        .O(over_thresh_252_fu_4998_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_252_reg_7870[2]_i_1 
       (.I0(over_thresh_249_reg_7849[2]),
        .I1(icmp_ln49_166_reg_7855),
        .I2(over_thresh_249_reg_7849[0]),
        .I3(CO),
        .I4(over_thresh_249_reg_7849[1]),
        .O(over_thresh_252_fu_4998_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_252_reg_7870[3]_i_1 
       (.I0(over_thresh_249_reg_7849[3]),
        .I1(over_thresh_249_reg_7849[1]),
        .I2(CO),
        .I3(over_thresh_249_reg_7849[0]),
        .I4(icmp_ln49_166_reg_7855),
        .I5(over_thresh_249_reg_7849[2]),
        .O(over_thresh_252_fu_4998_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_252_reg_7870[4]_i_1 
       (.I0(over_thresh_249_reg_7849[4]),
        .I1(\over_thresh_252_reg_7870[7]_i_2_n_0 ),
        .O(over_thresh_252_fu_4998_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_252_reg_7870[5]_i_1 
       (.I0(over_thresh_249_reg_7849[5]),
        .I1(\over_thresh_252_reg_7870[7]_i_2_n_0 ),
        .I2(over_thresh_249_reg_7849[4]),
        .O(over_thresh_252_fu_4998_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_252_reg_7870[6]_i_1 
       (.I0(over_thresh_249_reg_7849[6]),
        .I1(over_thresh_249_reg_7849[4]),
        .I2(\over_thresh_252_reg_7870[7]_i_2_n_0 ),
        .I3(over_thresh_249_reg_7849[5]),
        .O(over_thresh_252_fu_4998_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_252_reg_7870[7]_i_1 
       (.I0(over_thresh_249_reg_7849[7]),
        .I1(over_thresh_249_reg_7849[5]),
        .I2(\over_thresh_252_reg_7870[7]_i_2_n_0 ),
        .I3(over_thresh_249_reg_7849[4]),
        .I4(over_thresh_249_reg_7849[6]),
        .O(over_thresh_252_fu_4998_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_252_reg_7870[7]_i_2 
       (.I0(over_thresh_249_reg_7849[3]),
        .I1(over_thresh_249_reg_7849[1]),
        .I2(CO),
        .I3(over_thresh_249_reg_7849[0]),
        .I4(icmp_ln49_166_reg_7855),
        .I5(over_thresh_249_reg_7849[2]),
        .O(\over_thresh_252_reg_7870[7]_i_2_n_0 ));
  FDRE \over_thresh_252_reg_7870_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[0]),
        .Q(over_thresh_252_reg_7870[0]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[1]),
        .Q(over_thresh_252_reg_7870[1]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[2]),
        .Q(over_thresh_252_reg_7870[2]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[3]),
        .Q(over_thresh_252_reg_7870[3]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[4]),
        .Q(over_thresh_252_reg_7870[4]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[5]),
        .Q(over_thresh_252_reg_7870[5]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[6]),
        .Q(over_thresh_252_reg_7870[6]),
        .R(1'b0));
  FDRE \over_thresh_252_reg_7870_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state86),
        .D(over_thresh_252_fu_4998_p3[7]),
        .Q(over_thresh_252_reg_7870[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_255_reg_7891[0]_i_1 
       (.I0(icmp_ln49_168_reg_7876),
        .I1(over_thresh_252_reg_7870[0]),
        .I2(CO),
        .O(over_thresh_255_fu_5023_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_255_reg_7891[1]_i_1 
       (.I0(over_thresh_252_reg_7870[1]),
        .I1(CO),
        .I2(over_thresh_252_reg_7870[0]),
        .I3(icmp_ln49_168_reg_7876),
        .O(over_thresh_255_fu_5023_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_255_reg_7891[2]_i_1 
       (.I0(over_thresh_252_reg_7870[2]),
        .I1(icmp_ln49_168_reg_7876),
        .I2(over_thresh_252_reg_7870[0]),
        .I3(CO),
        .I4(over_thresh_252_reg_7870[1]),
        .O(over_thresh_255_fu_5023_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_255_reg_7891[3]_i_1 
       (.I0(over_thresh_252_reg_7870[3]),
        .I1(over_thresh_252_reg_7870[1]),
        .I2(CO),
        .I3(over_thresh_252_reg_7870[0]),
        .I4(icmp_ln49_168_reg_7876),
        .I5(over_thresh_252_reg_7870[2]),
        .O(over_thresh_255_fu_5023_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_255_reg_7891[4]_i_1 
       (.I0(over_thresh_252_reg_7870[4]),
        .I1(\over_thresh_255_reg_7891[7]_i_2_n_0 ),
        .O(over_thresh_255_fu_5023_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_255_reg_7891[5]_i_1 
       (.I0(over_thresh_252_reg_7870[5]),
        .I1(\over_thresh_255_reg_7891[7]_i_2_n_0 ),
        .I2(over_thresh_252_reg_7870[4]),
        .O(over_thresh_255_fu_5023_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_255_reg_7891[6]_i_1 
       (.I0(over_thresh_252_reg_7870[6]),
        .I1(over_thresh_252_reg_7870[4]),
        .I2(\over_thresh_255_reg_7891[7]_i_2_n_0 ),
        .I3(over_thresh_252_reg_7870[5]),
        .O(over_thresh_255_fu_5023_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_255_reg_7891[7]_i_1 
       (.I0(over_thresh_252_reg_7870[7]),
        .I1(over_thresh_252_reg_7870[5]),
        .I2(\over_thresh_255_reg_7891[7]_i_2_n_0 ),
        .I3(over_thresh_252_reg_7870[4]),
        .I4(over_thresh_252_reg_7870[6]),
        .O(over_thresh_255_fu_5023_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_255_reg_7891[7]_i_2 
       (.I0(over_thresh_252_reg_7870[3]),
        .I1(over_thresh_252_reg_7870[1]),
        .I2(CO),
        .I3(over_thresh_252_reg_7870[0]),
        .I4(icmp_ln49_168_reg_7876),
        .I5(over_thresh_252_reg_7870[2]),
        .O(\over_thresh_255_reg_7891[7]_i_2_n_0 ));
  FDRE \over_thresh_255_reg_7891_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[0]),
        .Q(over_thresh_255_reg_7891[0]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[1]),
        .Q(over_thresh_255_reg_7891[1]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[2]),
        .Q(over_thresh_255_reg_7891[2]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[3]),
        .Q(over_thresh_255_reg_7891[3]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[4]),
        .Q(over_thresh_255_reg_7891[4]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[5]),
        .Q(over_thresh_255_reg_7891[5]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[6]),
        .Q(over_thresh_255_reg_7891[6]),
        .R(1'b0));
  FDRE \over_thresh_255_reg_7891_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state87),
        .D(over_thresh_255_fu_5023_p3[7]),
        .Q(over_thresh_255_reg_7891[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_258_reg_7912[0]_i_1 
       (.I0(icmp_ln49_170_reg_7897),
        .I1(over_thresh_255_reg_7891[0]),
        .I2(CO),
        .O(over_thresh_258_fu_5048_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_258_reg_7912[1]_i_1 
       (.I0(over_thresh_255_reg_7891[1]),
        .I1(CO),
        .I2(over_thresh_255_reg_7891[0]),
        .I3(icmp_ln49_170_reg_7897),
        .O(over_thresh_258_fu_5048_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_258_reg_7912[2]_i_1 
       (.I0(over_thresh_255_reg_7891[2]),
        .I1(icmp_ln49_170_reg_7897),
        .I2(over_thresh_255_reg_7891[0]),
        .I3(CO),
        .I4(over_thresh_255_reg_7891[1]),
        .O(over_thresh_258_fu_5048_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_258_reg_7912[3]_i_1 
       (.I0(over_thresh_255_reg_7891[3]),
        .I1(over_thresh_255_reg_7891[1]),
        .I2(CO),
        .I3(over_thresh_255_reg_7891[0]),
        .I4(icmp_ln49_170_reg_7897),
        .I5(over_thresh_255_reg_7891[2]),
        .O(over_thresh_258_fu_5048_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_258_reg_7912[4]_i_1 
       (.I0(over_thresh_255_reg_7891[4]),
        .I1(\over_thresh_258_reg_7912[7]_i_2_n_0 ),
        .O(over_thresh_258_fu_5048_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_258_reg_7912[5]_i_1 
       (.I0(over_thresh_255_reg_7891[5]),
        .I1(\over_thresh_258_reg_7912[7]_i_2_n_0 ),
        .I2(over_thresh_255_reg_7891[4]),
        .O(over_thresh_258_fu_5048_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_258_reg_7912[6]_i_1 
       (.I0(over_thresh_255_reg_7891[6]),
        .I1(over_thresh_255_reg_7891[4]),
        .I2(\over_thresh_258_reg_7912[7]_i_2_n_0 ),
        .I3(over_thresh_255_reg_7891[5]),
        .O(over_thresh_258_fu_5048_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_258_reg_7912[7]_i_1 
       (.I0(over_thresh_255_reg_7891[7]),
        .I1(over_thresh_255_reg_7891[5]),
        .I2(\over_thresh_258_reg_7912[7]_i_2_n_0 ),
        .I3(over_thresh_255_reg_7891[4]),
        .I4(over_thresh_255_reg_7891[6]),
        .O(over_thresh_258_fu_5048_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_258_reg_7912[7]_i_2 
       (.I0(over_thresh_255_reg_7891[3]),
        .I1(over_thresh_255_reg_7891[1]),
        .I2(CO),
        .I3(over_thresh_255_reg_7891[0]),
        .I4(icmp_ln49_170_reg_7897),
        .I5(over_thresh_255_reg_7891[2]),
        .O(\over_thresh_258_reg_7912[7]_i_2_n_0 ));
  FDRE \over_thresh_258_reg_7912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[0]),
        .Q(over_thresh_258_reg_7912[0]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[1]),
        .Q(over_thresh_258_reg_7912[1]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[2]),
        .Q(over_thresh_258_reg_7912[2]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[3]),
        .Q(over_thresh_258_reg_7912[3]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[4]),
        .Q(over_thresh_258_reg_7912[4]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[5]),
        .Q(over_thresh_258_reg_7912[5]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[6]),
        .Q(over_thresh_258_reg_7912[6]),
        .R(1'b0));
  FDRE \over_thresh_258_reg_7912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(over_thresh_258_fu_5048_p3[7]),
        .Q(over_thresh_258_reg_7912[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_261_reg_7933[0]_i_1 
       (.I0(icmp_ln49_172_reg_7918),
        .I1(over_thresh_258_reg_7912[0]),
        .I2(CO),
        .O(over_thresh_261_fu_5073_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_261_reg_7933[1]_i_1 
       (.I0(over_thresh_258_reg_7912[1]),
        .I1(CO),
        .I2(over_thresh_258_reg_7912[0]),
        .I3(icmp_ln49_172_reg_7918),
        .O(over_thresh_261_fu_5073_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_261_reg_7933[2]_i_1 
       (.I0(over_thresh_258_reg_7912[2]),
        .I1(icmp_ln49_172_reg_7918),
        .I2(over_thresh_258_reg_7912[0]),
        .I3(CO),
        .I4(over_thresh_258_reg_7912[1]),
        .O(over_thresh_261_fu_5073_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_261_reg_7933[3]_i_1 
       (.I0(over_thresh_258_reg_7912[3]),
        .I1(over_thresh_258_reg_7912[1]),
        .I2(CO),
        .I3(over_thresh_258_reg_7912[0]),
        .I4(icmp_ln49_172_reg_7918),
        .I5(over_thresh_258_reg_7912[2]),
        .O(over_thresh_261_fu_5073_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_261_reg_7933[4]_i_1 
       (.I0(over_thresh_258_reg_7912[4]),
        .I1(\over_thresh_261_reg_7933[7]_i_2_n_0 ),
        .O(over_thresh_261_fu_5073_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_261_reg_7933[5]_i_1 
       (.I0(over_thresh_258_reg_7912[5]),
        .I1(\over_thresh_261_reg_7933[7]_i_2_n_0 ),
        .I2(over_thresh_258_reg_7912[4]),
        .O(over_thresh_261_fu_5073_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_261_reg_7933[6]_i_1 
       (.I0(over_thresh_258_reg_7912[6]),
        .I1(over_thresh_258_reg_7912[4]),
        .I2(\over_thresh_261_reg_7933[7]_i_2_n_0 ),
        .I3(over_thresh_258_reg_7912[5]),
        .O(over_thresh_261_fu_5073_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_261_reg_7933[7]_i_1 
       (.I0(over_thresh_258_reg_7912[7]),
        .I1(over_thresh_258_reg_7912[5]),
        .I2(\over_thresh_261_reg_7933[7]_i_2_n_0 ),
        .I3(over_thresh_258_reg_7912[4]),
        .I4(over_thresh_258_reg_7912[6]),
        .O(over_thresh_261_fu_5073_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_261_reg_7933[7]_i_2 
       (.I0(over_thresh_258_reg_7912[3]),
        .I1(over_thresh_258_reg_7912[1]),
        .I2(CO),
        .I3(over_thresh_258_reg_7912[0]),
        .I4(icmp_ln49_172_reg_7918),
        .I5(over_thresh_258_reg_7912[2]),
        .O(\over_thresh_261_reg_7933[7]_i_2_n_0 ));
  FDRE \over_thresh_261_reg_7933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[0]),
        .Q(over_thresh_261_reg_7933[0]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[1]),
        .Q(over_thresh_261_reg_7933[1]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[2]),
        .Q(over_thresh_261_reg_7933[2]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[3]),
        .Q(over_thresh_261_reg_7933[3]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[4]),
        .Q(over_thresh_261_reg_7933[4]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[5]),
        .Q(over_thresh_261_reg_7933[5]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[6]),
        .Q(over_thresh_261_reg_7933[6]),
        .R(1'b0));
  FDRE \over_thresh_261_reg_7933_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(over_thresh_261_fu_5073_p3[7]),
        .Q(over_thresh_261_reg_7933[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_264_reg_7954[0]_i_1 
       (.I0(icmp_ln49_174_reg_7939),
        .I1(over_thresh_261_reg_7933[0]),
        .I2(CO),
        .O(over_thresh_264_fu_5098_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_264_reg_7954[1]_i_1 
       (.I0(over_thresh_261_reg_7933[1]),
        .I1(CO),
        .I2(over_thresh_261_reg_7933[0]),
        .I3(icmp_ln49_174_reg_7939),
        .O(over_thresh_264_fu_5098_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_264_reg_7954[2]_i_1 
       (.I0(over_thresh_261_reg_7933[2]),
        .I1(icmp_ln49_174_reg_7939),
        .I2(over_thresh_261_reg_7933[0]),
        .I3(CO),
        .I4(over_thresh_261_reg_7933[1]),
        .O(over_thresh_264_fu_5098_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_264_reg_7954[3]_i_1 
       (.I0(over_thresh_261_reg_7933[3]),
        .I1(over_thresh_261_reg_7933[1]),
        .I2(CO),
        .I3(over_thresh_261_reg_7933[0]),
        .I4(icmp_ln49_174_reg_7939),
        .I5(over_thresh_261_reg_7933[2]),
        .O(over_thresh_264_fu_5098_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_264_reg_7954[4]_i_1 
       (.I0(over_thresh_261_reg_7933[4]),
        .I1(\over_thresh_264_reg_7954[7]_i_2_n_0 ),
        .O(over_thresh_264_fu_5098_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_264_reg_7954[5]_i_1 
       (.I0(over_thresh_261_reg_7933[5]),
        .I1(\over_thresh_264_reg_7954[7]_i_2_n_0 ),
        .I2(over_thresh_261_reg_7933[4]),
        .O(over_thresh_264_fu_5098_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_264_reg_7954[6]_i_1 
       (.I0(over_thresh_261_reg_7933[6]),
        .I1(over_thresh_261_reg_7933[4]),
        .I2(\over_thresh_264_reg_7954[7]_i_2_n_0 ),
        .I3(over_thresh_261_reg_7933[5]),
        .O(over_thresh_264_fu_5098_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_264_reg_7954[7]_i_1 
       (.I0(over_thresh_261_reg_7933[7]),
        .I1(over_thresh_261_reg_7933[5]),
        .I2(\over_thresh_264_reg_7954[7]_i_2_n_0 ),
        .I3(over_thresh_261_reg_7933[4]),
        .I4(over_thresh_261_reg_7933[6]),
        .O(over_thresh_264_fu_5098_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_264_reg_7954[7]_i_2 
       (.I0(over_thresh_261_reg_7933[3]),
        .I1(over_thresh_261_reg_7933[1]),
        .I2(CO),
        .I3(over_thresh_261_reg_7933[0]),
        .I4(icmp_ln49_174_reg_7939),
        .I5(over_thresh_261_reg_7933[2]),
        .O(\over_thresh_264_reg_7954[7]_i_2_n_0 ));
  FDRE \over_thresh_264_reg_7954_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[0]),
        .Q(over_thresh_264_reg_7954[0]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[1]),
        .Q(over_thresh_264_reg_7954[1]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[2]),
        .Q(over_thresh_264_reg_7954[2]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[3]),
        .Q(over_thresh_264_reg_7954[3]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[4]),
        .Q(over_thresh_264_reg_7954[4]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[5]),
        .Q(over_thresh_264_reg_7954[5]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[6]),
        .Q(over_thresh_264_reg_7954[6]),
        .R(1'b0));
  FDRE \over_thresh_264_reg_7954_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(over_thresh_264_fu_5098_p3[7]),
        .Q(over_thresh_264_reg_7954[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_267_reg_7975[0]_i_1 
       (.I0(icmp_ln49_176_reg_7960),
        .I1(over_thresh_264_reg_7954[0]),
        .I2(CO),
        .O(over_thresh_267_fu_5123_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_267_reg_7975[1]_i_1 
       (.I0(over_thresh_264_reg_7954[1]),
        .I1(CO),
        .I2(over_thresh_264_reg_7954[0]),
        .I3(icmp_ln49_176_reg_7960),
        .O(over_thresh_267_fu_5123_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_267_reg_7975[2]_i_1 
       (.I0(over_thresh_264_reg_7954[2]),
        .I1(icmp_ln49_176_reg_7960),
        .I2(over_thresh_264_reg_7954[0]),
        .I3(CO),
        .I4(over_thresh_264_reg_7954[1]),
        .O(over_thresh_267_fu_5123_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_267_reg_7975[3]_i_1 
       (.I0(over_thresh_264_reg_7954[3]),
        .I1(over_thresh_264_reg_7954[1]),
        .I2(CO),
        .I3(over_thresh_264_reg_7954[0]),
        .I4(icmp_ln49_176_reg_7960),
        .I5(over_thresh_264_reg_7954[2]),
        .O(over_thresh_267_fu_5123_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_267_reg_7975[4]_i_1 
       (.I0(over_thresh_264_reg_7954[4]),
        .I1(\over_thresh_267_reg_7975[7]_i_2_n_0 ),
        .O(over_thresh_267_fu_5123_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_267_reg_7975[5]_i_1 
       (.I0(over_thresh_264_reg_7954[5]),
        .I1(\over_thresh_267_reg_7975[7]_i_2_n_0 ),
        .I2(over_thresh_264_reg_7954[4]),
        .O(over_thresh_267_fu_5123_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_267_reg_7975[6]_i_1 
       (.I0(over_thresh_264_reg_7954[6]),
        .I1(over_thresh_264_reg_7954[4]),
        .I2(\over_thresh_267_reg_7975[7]_i_2_n_0 ),
        .I3(over_thresh_264_reg_7954[5]),
        .O(over_thresh_267_fu_5123_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_267_reg_7975[7]_i_1 
       (.I0(over_thresh_264_reg_7954[7]),
        .I1(over_thresh_264_reg_7954[5]),
        .I2(\over_thresh_267_reg_7975[7]_i_2_n_0 ),
        .I3(over_thresh_264_reg_7954[4]),
        .I4(over_thresh_264_reg_7954[6]),
        .O(over_thresh_267_fu_5123_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_267_reg_7975[7]_i_2 
       (.I0(over_thresh_264_reg_7954[3]),
        .I1(over_thresh_264_reg_7954[1]),
        .I2(CO),
        .I3(over_thresh_264_reg_7954[0]),
        .I4(icmp_ln49_176_reg_7960),
        .I5(over_thresh_264_reg_7954[2]),
        .O(\over_thresh_267_reg_7975[7]_i_2_n_0 ));
  FDRE \over_thresh_267_reg_7975_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[0]),
        .Q(over_thresh_267_reg_7975[0]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[1]),
        .Q(over_thresh_267_reg_7975[1]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[2]),
        .Q(over_thresh_267_reg_7975[2]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[3]),
        .Q(over_thresh_267_reg_7975[3]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[4]),
        .Q(over_thresh_267_reg_7975[4]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[5]),
        .Q(over_thresh_267_reg_7975[5]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[6]),
        .Q(over_thresh_267_reg_7975[6]),
        .R(1'b0));
  FDRE \over_thresh_267_reg_7975_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state91),
        .D(over_thresh_267_fu_5123_p3[7]),
        .Q(over_thresh_267_reg_7975[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_270_reg_7996[0]_i_1 
       (.I0(icmp_ln49_178_reg_7981),
        .I1(over_thresh_267_reg_7975[0]),
        .I2(CO),
        .O(over_thresh_270_fu_5148_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_270_reg_7996[1]_i_1 
       (.I0(over_thresh_267_reg_7975[1]),
        .I1(CO),
        .I2(over_thresh_267_reg_7975[0]),
        .I3(icmp_ln49_178_reg_7981),
        .O(over_thresh_270_fu_5148_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_270_reg_7996[2]_i_1 
       (.I0(over_thresh_267_reg_7975[2]),
        .I1(icmp_ln49_178_reg_7981),
        .I2(over_thresh_267_reg_7975[0]),
        .I3(CO),
        .I4(over_thresh_267_reg_7975[1]),
        .O(over_thresh_270_fu_5148_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_270_reg_7996[3]_i_1 
       (.I0(over_thresh_267_reg_7975[3]),
        .I1(over_thresh_267_reg_7975[1]),
        .I2(CO),
        .I3(over_thresh_267_reg_7975[0]),
        .I4(icmp_ln49_178_reg_7981),
        .I5(over_thresh_267_reg_7975[2]),
        .O(over_thresh_270_fu_5148_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_270_reg_7996[4]_i_1 
       (.I0(over_thresh_267_reg_7975[4]),
        .I1(\over_thresh_270_reg_7996[7]_i_2_n_0 ),
        .O(over_thresh_270_fu_5148_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_270_reg_7996[5]_i_1 
       (.I0(over_thresh_267_reg_7975[5]),
        .I1(\over_thresh_270_reg_7996[7]_i_2_n_0 ),
        .I2(over_thresh_267_reg_7975[4]),
        .O(over_thresh_270_fu_5148_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_270_reg_7996[6]_i_1 
       (.I0(over_thresh_267_reg_7975[6]),
        .I1(over_thresh_267_reg_7975[4]),
        .I2(\over_thresh_270_reg_7996[7]_i_2_n_0 ),
        .I3(over_thresh_267_reg_7975[5]),
        .O(over_thresh_270_fu_5148_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_270_reg_7996[7]_i_1 
       (.I0(over_thresh_267_reg_7975[7]),
        .I1(over_thresh_267_reg_7975[5]),
        .I2(\over_thresh_270_reg_7996[7]_i_2_n_0 ),
        .I3(over_thresh_267_reg_7975[4]),
        .I4(over_thresh_267_reg_7975[6]),
        .O(over_thresh_270_fu_5148_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_270_reg_7996[7]_i_2 
       (.I0(over_thresh_267_reg_7975[3]),
        .I1(over_thresh_267_reg_7975[1]),
        .I2(CO),
        .I3(over_thresh_267_reg_7975[0]),
        .I4(icmp_ln49_178_reg_7981),
        .I5(over_thresh_267_reg_7975[2]),
        .O(\over_thresh_270_reg_7996[7]_i_2_n_0 ));
  FDRE \over_thresh_270_reg_7996_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[0]),
        .Q(over_thresh_270_reg_7996[0]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[1]),
        .Q(over_thresh_270_reg_7996[1]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[2]),
        .Q(over_thresh_270_reg_7996[2]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[3]),
        .Q(over_thresh_270_reg_7996[3]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[4]),
        .Q(over_thresh_270_reg_7996[4]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[5]),
        .Q(over_thresh_270_reg_7996[5]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[6]),
        .Q(over_thresh_270_reg_7996[6]),
        .R(1'b0));
  FDRE \over_thresh_270_reg_7996_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state92),
        .D(over_thresh_270_fu_5148_p3[7]),
        .Q(over_thresh_270_reg_7996[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_273_reg_8017[0]_i_1 
       (.I0(icmp_ln49_180_reg_8002),
        .I1(over_thresh_270_reg_7996[0]),
        .I2(CO),
        .O(over_thresh_273_fu_5173_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_273_reg_8017[1]_i_1 
       (.I0(over_thresh_270_reg_7996[1]),
        .I1(CO),
        .I2(over_thresh_270_reg_7996[0]),
        .I3(icmp_ln49_180_reg_8002),
        .O(over_thresh_273_fu_5173_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_273_reg_8017[2]_i_1 
       (.I0(over_thresh_270_reg_7996[2]),
        .I1(icmp_ln49_180_reg_8002),
        .I2(over_thresh_270_reg_7996[0]),
        .I3(CO),
        .I4(over_thresh_270_reg_7996[1]),
        .O(over_thresh_273_fu_5173_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_273_reg_8017[3]_i_1 
       (.I0(over_thresh_270_reg_7996[3]),
        .I1(over_thresh_270_reg_7996[1]),
        .I2(CO),
        .I3(over_thresh_270_reg_7996[0]),
        .I4(icmp_ln49_180_reg_8002),
        .I5(over_thresh_270_reg_7996[2]),
        .O(over_thresh_273_fu_5173_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_273_reg_8017[4]_i_1 
       (.I0(over_thresh_270_reg_7996[4]),
        .I1(\over_thresh_273_reg_8017[7]_i_2_n_0 ),
        .O(over_thresh_273_fu_5173_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_273_reg_8017[5]_i_1 
       (.I0(over_thresh_270_reg_7996[5]),
        .I1(\over_thresh_273_reg_8017[7]_i_2_n_0 ),
        .I2(over_thresh_270_reg_7996[4]),
        .O(over_thresh_273_fu_5173_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_273_reg_8017[6]_i_1 
       (.I0(over_thresh_270_reg_7996[6]),
        .I1(over_thresh_270_reg_7996[4]),
        .I2(\over_thresh_273_reg_8017[7]_i_2_n_0 ),
        .I3(over_thresh_270_reg_7996[5]),
        .O(over_thresh_273_fu_5173_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_273_reg_8017[7]_i_1 
       (.I0(over_thresh_270_reg_7996[7]),
        .I1(over_thresh_270_reg_7996[5]),
        .I2(\over_thresh_273_reg_8017[7]_i_2_n_0 ),
        .I3(over_thresh_270_reg_7996[4]),
        .I4(over_thresh_270_reg_7996[6]),
        .O(over_thresh_273_fu_5173_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_273_reg_8017[7]_i_2 
       (.I0(over_thresh_270_reg_7996[3]),
        .I1(over_thresh_270_reg_7996[1]),
        .I2(CO),
        .I3(over_thresh_270_reg_7996[0]),
        .I4(icmp_ln49_180_reg_8002),
        .I5(over_thresh_270_reg_7996[2]),
        .O(\over_thresh_273_reg_8017[7]_i_2_n_0 ));
  FDRE \over_thresh_273_reg_8017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[0]),
        .Q(over_thresh_273_reg_8017[0]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[1]),
        .Q(over_thresh_273_reg_8017[1]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[2]),
        .Q(over_thresh_273_reg_8017[2]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[3]),
        .Q(over_thresh_273_reg_8017[3]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[4]),
        .Q(over_thresh_273_reg_8017[4]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[5]),
        .Q(over_thresh_273_reg_8017[5]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[6]),
        .Q(over_thresh_273_reg_8017[6]),
        .R(1'b0));
  FDRE \over_thresh_273_reg_8017_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state93),
        .D(over_thresh_273_fu_5173_p3[7]),
        .Q(over_thresh_273_reg_8017[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_276_reg_8038[0]_i_1 
       (.I0(icmp_ln49_182_reg_8023),
        .I1(over_thresh_273_reg_8017[0]),
        .I2(CO),
        .O(over_thresh_276_fu_5198_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_276_reg_8038[1]_i_1 
       (.I0(over_thresh_273_reg_8017[1]),
        .I1(CO),
        .I2(over_thresh_273_reg_8017[0]),
        .I3(icmp_ln49_182_reg_8023),
        .O(over_thresh_276_fu_5198_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_276_reg_8038[2]_i_1 
       (.I0(over_thresh_273_reg_8017[2]),
        .I1(icmp_ln49_182_reg_8023),
        .I2(over_thresh_273_reg_8017[0]),
        .I3(CO),
        .I4(over_thresh_273_reg_8017[1]),
        .O(over_thresh_276_fu_5198_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_276_reg_8038[3]_i_1 
       (.I0(over_thresh_273_reg_8017[3]),
        .I1(over_thresh_273_reg_8017[1]),
        .I2(CO),
        .I3(over_thresh_273_reg_8017[0]),
        .I4(icmp_ln49_182_reg_8023),
        .I5(over_thresh_273_reg_8017[2]),
        .O(over_thresh_276_fu_5198_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_276_reg_8038[4]_i_1 
       (.I0(over_thresh_273_reg_8017[4]),
        .I1(\over_thresh_276_reg_8038[7]_i_2_n_0 ),
        .O(over_thresh_276_fu_5198_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_276_reg_8038[5]_i_1 
       (.I0(over_thresh_273_reg_8017[5]),
        .I1(\over_thresh_276_reg_8038[7]_i_2_n_0 ),
        .I2(over_thresh_273_reg_8017[4]),
        .O(over_thresh_276_fu_5198_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_276_reg_8038[6]_i_1 
       (.I0(over_thresh_273_reg_8017[6]),
        .I1(over_thresh_273_reg_8017[4]),
        .I2(\over_thresh_276_reg_8038[7]_i_2_n_0 ),
        .I3(over_thresh_273_reg_8017[5]),
        .O(over_thresh_276_fu_5198_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_276_reg_8038[7]_i_1 
       (.I0(over_thresh_273_reg_8017[7]),
        .I1(over_thresh_273_reg_8017[5]),
        .I2(\over_thresh_276_reg_8038[7]_i_2_n_0 ),
        .I3(over_thresh_273_reg_8017[4]),
        .I4(over_thresh_273_reg_8017[6]),
        .O(over_thresh_276_fu_5198_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_276_reg_8038[7]_i_2 
       (.I0(over_thresh_273_reg_8017[3]),
        .I1(over_thresh_273_reg_8017[1]),
        .I2(CO),
        .I3(over_thresh_273_reg_8017[0]),
        .I4(icmp_ln49_182_reg_8023),
        .I5(over_thresh_273_reg_8017[2]),
        .O(\over_thresh_276_reg_8038[7]_i_2_n_0 ));
  FDRE \over_thresh_276_reg_8038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[0]),
        .Q(over_thresh_276_reg_8038[0]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[1]),
        .Q(over_thresh_276_reg_8038[1]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[2]),
        .Q(over_thresh_276_reg_8038[2]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[3]),
        .Q(over_thresh_276_reg_8038[3]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[4]),
        .Q(over_thresh_276_reg_8038[4]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[5]),
        .Q(over_thresh_276_reg_8038[5]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[6]),
        .Q(over_thresh_276_reg_8038[6]),
        .R(1'b0));
  FDRE \over_thresh_276_reg_8038_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state94),
        .D(over_thresh_276_fu_5198_p3[7]),
        .Q(over_thresh_276_reg_8038[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_279_reg_8059[0]_i_1 
       (.I0(icmp_ln49_184_reg_8044),
        .I1(over_thresh_276_reg_8038[0]),
        .I2(CO),
        .O(over_thresh_279_fu_5223_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_279_reg_8059[1]_i_1 
       (.I0(over_thresh_276_reg_8038[1]),
        .I1(CO),
        .I2(over_thresh_276_reg_8038[0]),
        .I3(icmp_ln49_184_reg_8044),
        .O(over_thresh_279_fu_5223_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_279_reg_8059[2]_i_1 
       (.I0(over_thresh_276_reg_8038[2]),
        .I1(icmp_ln49_184_reg_8044),
        .I2(over_thresh_276_reg_8038[0]),
        .I3(CO),
        .I4(over_thresh_276_reg_8038[1]),
        .O(over_thresh_279_fu_5223_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_279_reg_8059[3]_i_1 
       (.I0(over_thresh_276_reg_8038[3]),
        .I1(over_thresh_276_reg_8038[1]),
        .I2(CO),
        .I3(over_thresh_276_reg_8038[0]),
        .I4(icmp_ln49_184_reg_8044),
        .I5(over_thresh_276_reg_8038[2]),
        .O(over_thresh_279_fu_5223_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_279_reg_8059[4]_i_1 
       (.I0(over_thresh_276_reg_8038[4]),
        .I1(\over_thresh_279_reg_8059[7]_i_2_n_0 ),
        .O(over_thresh_279_fu_5223_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_279_reg_8059[5]_i_1 
       (.I0(over_thresh_276_reg_8038[5]),
        .I1(\over_thresh_279_reg_8059[7]_i_2_n_0 ),
        .I2(over_thresh_276_reg_8038[4]),
        .O(over_thresh_279_fu_5223_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_279_reg_8059[6]_i_1 
       (.I0(over_thresh_276_reg_8038[6]),
        .I1(over_thresh_276_reg_8038[4]),
        .I2(\over_thresh_279_reg_8059[7]_i_2_n_0 ),
        .I3(over_thresh_276_reg_8038[5]),
        .O(over_thresh_279_fu_5223_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_279_reg_8059[7]_i_1 
       (.I0(over_thresh_276_reg_8038[7]),
        .I1(over_thresh_276_reg_8038[5]),
        .I2(\over_thresh_279_reg_8059[7]_i_2_n_0 ),
        .I3(over_thresh_276_reg_8038[4]),
        .I4(over_thresh_276_reg_8038[6]),
        .O(over_thresh_279_fu_5223_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_279_reg_8059[7]_i_2 
       (.I0(over_thresh_276_reg_8038[3]),
        .I1(over_thresh_276_reg_8038[1]),
        .I2(CO),
        .I3(over_thresh_276_reg_8038[0]),
        .I4(icmp_ln49_184_reg_8044),
        .I5(over_thresh_276_reg_8038[2]),
        .O(\over_thresh_279_reg_8059[7]_i_2_n_0 ));
  FDRE \over_thresh_279_reg_8059_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[0]),
        .Q(over_thresh_279_reg_8059[0]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[1]),
        .Q(over_thresh_279_reg_8059[1]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[2]),
        .Q(over_thresh_279_reg_8059[2]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[3]),
        .Q(over_thresh_279_reg_8059[3]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[4]),
        .Q(over_thresh_279_reg_8059[4]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[5]),
        .Q(over_thresh_279_reg_8059[5]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[6]),
        .Q(over_thresh_279_reg_8059[6]),
        .R(1'b0));
  FDRE \over_thresh_279_reg_8059_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state95),
        .D(over_thresh_279_fu_5223_p3[7]),
        .Q(over_thresh_279_reg_8059[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_27_reg_6298[0]_i_1 
       (.I0(icmp_ln49_16_reg_6283),
        .I1(over_thresh_24_reg_6277[0]),
        .I2(CO),
        .O(over_thresh_27_fu_3108_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_27_reg_6298[1]_i_1 
       (.I0(over_thresh_24_reg_6277[1]),
        .I1(CO),
        .I2(over_thresh_24_reg_6277[0]),
        .I3(icmp_ln49_16_reg_6283),
        .O(over_thresh_27_fu_3108_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_27_reg_6298[2]_i_1 
       (.I0(over_thresh_24_reg_6277[2]),
        .I1(icmp_ln49_16_reg_6283),
        .I2(over_thresh_24_reg_6277[0]),
        .I3(CO),
        .I4(over_thresh_24_reg_6277[1]),
        .O(over_thresh_27_fu_3108_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_27_reg_6298[3]_i_1 
       (.I0(over_thresh_24_reg_6277[3]),
        .I1(over_thresh_24_reg_6277[1]),
        .I2(CO),
        .I3(over_thresh_24_reg_6277[0]),
        .I4(icmp_ln49_16_reg_6283),
        .I5(over_thresh_24_reg_6277[2]),
        .O(over_thresh_27_fu_3108_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_27_reg_6298[4]_i_1 
       (.I0(over_thresh_24_reg_6277[4]),
        .I1(\over_thresh_27_reg_6298[4]_i_2_n_0 ),
        .I2(over_thresh_24_reg_6277[3]),
        .O(over_thresh_27_fu_3108_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_27_reg_6298[4]_i_2 
       (.I0(over_thresh_24_reg_6277[2]),
        .I1(icmp_ln49_16_reg_6283),
        .I2(over_thresh_24_reg_6277[0]),
        .I3(CO),
        .I4(over_thresh_24_reg_6277[1]),
        .O(\over_thresh_27_reg_6298[4]_i_2_n_0 ));
  FDRE \over_thresh_27_reg_6298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3108_p3[0]),
        .Q(over_thresh_27_reg_6298[0]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3108_p3[1]),
        .Q(over_thresh_27_reg_6298[1]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3108_p3[2]),
        .Q(over_thresh_27_reg_6298[2]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3108_p3[3]),
        .Q(over_thresh_27_reg_6298[3]),
        .R(1'b0));
  FDRE \over_thresh_27_reg_6298_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(over_thresh_27_fu_3108_p3[4]),
        .Q(over_thresh_27_reg_6298[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_282_reg_8080[0]_i_1 
       (.I0(icmp_ln49_186_reg_8065),
        .I1(over_thresh_279_reg_8059[0]),
        .I2(CO),
        .O(over_thresh_282_fu_5248_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_282_reg_8080[1]_i_1 
       (.I0(over_thresh_279_reg_8059[1]),
        .I1(CO),
        .I2(over_thresh_279_reg_8059[0]),
        .I3(icmp_ln49_186_reg_8065),
        .O(over_thresh_282_fu_5248_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_282_reg_8080[2]_i_1 
       (.I0(over_thresh_279_reg_8059[2]),
        .I1(icmp_ln49_186_reg_8065),
        .I2(over_thresh_279_reg_8059[0]),
        .I3(CO),
        .I4(over_thresh_279_reg_8059[1]),
        .O(over_thresh_282_fu_5248_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_282_reg_8080[3]_i_1 
       (.I0(over_thresh_279_reg_8059[3]),
        .I1(over_thresh_279_reg_8059[1]),
        .I2(CO),
        .I3(over_thresh_279_reg_8059[0]),
        .I4(icmp_ln49_186_reg_8065),
        .I5(over_thresh_279_reg_8059[2]),
        .O(over_thresh_282_fu_5248_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_282_reg_8080[4]_i_1 
       (.I0(over_thresh_279_reg_8059[4]),
        .I1(\over_thresh_282_reg_8080[7]_i_2_n_0 ),
        .O(over_thresh_282_fu_5248_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_282_reg_8080[5]_i_1 
       (.I0(over_thresh_279_reg_8059[5]),
        .I1(\over_thresh_282_reg_8080[7]_i_2_n_0 ),
        .I2(over_thresh_279_reg_8059[4]),
        .O(over_thresh_282_fu_5248_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_282_reg_8080[6]_i_1 
       (.I0(over_thresh_279_reg_8059[6]),
        .I1(over_thresh_279_reg_8059[4]),
        .I2(\over_thresh_282_reg_8080[7]_i_2_n_0 ),
        .I3(over_thresh_279_reg_8059[5]),
        .O(over_thresh_282_fu_5248_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_282_reg_8080[7]_i_1 
       (.I0(over_thresh_279_reg_8059[7]),
        .I1(over_thresh_279_reg_8059[5]),
        .I2(\over_thresh_282_reg_8080[7]_i_2_n_0 ),
        .I3(over_thresh_279_reg_8059[4]),
        .I4(over_thresh_279_reg_8059[6]),
        .O(over_thresh_282_fu_5248_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_282_reg_8080[7]_i_2 
       (.I0(over_thresh_279_reg_8059[3]),
        .I1(over_thresh_279_reg_8059[1]),
        .I2(CO),
        .I3(over_thresh_279_reg_8059[0]),
        .I4(icmp_ln49_186_reg_8065),
        .I5(over_thresh_279_reg_8059[2]),
        .O(\over_thresh_282_reg_8080[7]_i_2_n_0 ));
  FDRE \over_thresh_282_reg_8080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[0]),
        .Q(over_thresh_282_reg_8080[0]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[1]),
        .Q(over_thresh_282_reg_8080[1]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[2]),
        .Q(over_thresh_282_reg_8080[2]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[3]),
        .Q(over_thresh_282_reg_8080[3]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[4]),
        .Q(over_thresh_282_reg_8080[4]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[5]),
        .Q(over_thresh_282_reg_8080[5]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[6]),
        .Q(over_thresh_282_reg_8080[6]),
        .R(1'b0));
  FDRE \over_thresh_282_reg_8080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state96),
        .D(over_thresh_282_fu_5248_p3[7]),
        .Q(over_thresh_282_reg_8080[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_285_reg_8101[0]_i_1 
       (.I0(icmp_ln49_188_reg_8086),
        .I1(over_thresh_282_reg_8080[0]),
        .I2(CO),
        .O(over_thresh_285_fu_5273_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_285_reg_8101[1]_i_1 
       (.I0(over_thresh_282_reg_8080[1]),
        .I1(CO),
        .I2(over_thresh_282_reg_8080[0]),
        .I3(icmp_ln49_188_reg_8086),
        .O(over_thresh_285_fu_5273_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_285_reg_8101[2]_i_1 
       (.I0(over_thresh_282_reg_8080[2]),
        .I1(icmp_ln49_188_reg_8086),
        .I2(over_thresh_282_reg_8080[0]),
        .I3(CO),
        .I4(over_thresh_282_reg_8080[1]),
        .O(over_thresh_285_fu_5273_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_285_reg_8101[3]_i_1 
       (.I0(over_thresh_282_reg_8080[3]),
        .I1(over_thresh_282_reg_8080[1]),
        .I2(CO),
        .I3(over_thresh_282_reg_8080[0]),
        .I4(icmp_ln49_188_reg_8086),
        .I5(over_thresh_282_reg_8080[2]),
        .O(over_thresh_285_fu_5273_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_285_reg_8101[4]_i_1 
       (.I0(over_thresh_282_reg_8080[4]),
        .I1(\over_thresh_285_reg_8101[7]_i_2_n_0 ),
        .O(over_thresh_285_fu_5273_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_285_reg_8101[5]_i_1 
       (.I0(over_thresh_282_reg_8080[5]),
        .I1(\over_thresh_285_reg_8101[7]_i_2_n_0 ),
        .I2(over_thresh_282_reg_8080[4]),
        .O(over_thresh_285_fu_5273_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_285_reg_8101[6]_i_1 
       (.I0(over_thresh_282_reg_8080[6]),
        .I1(over_thresh_282_reg_8080[4]),
        .I2(\over_thresh_285_reg_8101[7]_i_2_n_0 ),
        .I3(over_thresh_282_reg_8080[5]),
        .O(over_thresh_285_fu_5273_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_285_reg_8101[7]_i_1 
       (.I0(over_thresh_282_reg_8080[7]),
        .I1(over_thresh_282_reg_8080[5]),
        .I2(\over_thresh_285_reg_8101[7]_i_2_n_0 ),
        .I3(over_thresh_282_reg_8080[4]),
        .I4(over_thresh_282_reg_8080[6]),
        .O(over_thresh_285_fu_5273_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_285_reg_8101[7]_i_2 
       (.I0(over_thresh_282_reg_8080[3]),
        .I1(over_thresh_282_reg_8080[1]),
        .I2(CO),
        .I3(over_thresh_282_reg_8080[0]),
        .I4(icmp_ln49_188_reg_8086),
        .I5(over_thresh_282_reg_8080[2]),
        .O(\over_thresh_285_reg_8101[7]_i_2_n_0 ));
  FDRE \over_thresh_285_reg_8101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[0]),
        .Q(over_thresh_285_reg_8101[0]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[1]),
        .Q(over_thresh_285_reg_8101[1]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[2]),
        .Q(over_thresh_285_reg_8101[2]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[3]),
        .Q(over_thresh_285_reg_8101[3]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[4]),
        .Q(over_thresh_285_reg_8101[4]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[5]),
        .Q(over_thresh_285_reg_8101[5]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[6]),
        .Q(over_thresh_285_reg_8101[6]),
        .R(1'b0));
  FDRE \over_thresh_285_reg_8101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state97),
        .D(over_thresh_285_fu_5273_p3[7]),
        .Q(over_thresh_285_reg_8101[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_288_reg_8122[0]_i_1 
       (.I0(icmp_ln49_190_reg_8107),
        .I1(over_thresh_285_reg_8101[0]),
        .I2(CO),
        .O(over_thresh_288_fu_5298_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_288_reg_8122[1]_i_1 
       (.I0(over_thresh_285_reg_8101[1]),
        .I1(CO),
        .I2(over_thresh_285_reg_8101[0]),
        .I3(icmp_ln49_190_reg_8107),
        .O(over_thresh_288_fu_5298_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_288_reg_8122[2]_i_1 
       (.I0(over_thresh_285_reg_8101[2]),
        .I1(icmp_ln49_190_reg_8107),
        .I2(over_thresh_285_reg_8101[0]),
        .I3(CO),
        .I4(over_thresh_285_reg_8101[1]),
        .O(over_thresh_288_fu_5298_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_288_reg_8122[3]_i_1 
       (.I0(over_thresh_285_reg_8101[3]),
        .I1(over_thresh_285_reg_8101[1]),
        .I2(CO),
        .I3(over_thresh_285_reg_8101[0]),
        .I4(icmp_ln49_190_reg_8107),
        .I5(over_thresh_285_reg_8101[2]),
        .O(over_thresh_288_fu_5298_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_288_reg_8122[4]_i_1 
       (.I0(over_thresh_285_reg_8101[4]),
        .I1(\over_thresh_288_reg_8122[7]_i_2_n_0 ),
        .O(over_thresh_288_fu_5298_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_288_reg_8122[5]_i_1 
       (.I0(over_thresh_285_reg_8101[5]),
        .I1(\over_thresh_288_reg_8122[7]_i_2_n_0 ),
        .I2(over_thresh_285_reg_8101[4]),
        .O(over_thresh_288_fu_5298_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_288_reg_8122[6]_i_1 
       (.I0(over_thresh_285_reg_8101[6]),
        .I1(over_thresh_285_reg_8101[4]),
        .I2(\over_thresh_288_reg_8122[7]_i_2_n_0 ),
        .I3(over_thresh_285_reg_8101[5]),
        .O(over_thresh_288_fu_5298_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_288_reg_8122[7]_i_1 
       (.I0(over_thresh_285_reg_8101[7]),
        .I1(over_thresh_285_reg_8101[5]),
        .I2(\over_thresh_288_reg_8122[7]_i_2_n_0 ),
        .I3(over_thresh_285_reg_8101[4]),
        .I4(over_thresh_285_reg_8101[6]),
        .O(over_thresh_288_fu_5298_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_288_reg_8122[7]_i_2 
       (.I0(over_thresh_285_reg_8101[3]),
        .I1(over_thresh_285_reg_8101[1]),
        .I2(CO),
        .I3(over_thresh_285_reg_8101[0]),
        .I4(icmp_ln49_190_reg_8107),
        .I5(over_thresh_285_reg_8101[2]),
        .O(\over_thresh_288_reg_8122[7]_i_2_n_0 ));
  FDRE \over_thresh_288_reg_8122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[0]),
        .Q(over_thresh_288_reg_8122[0]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[1]),
        .Q(over_thresh_288_reg_8122[1]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[2]),
        .Q(over_thresh_288_reg_8122[2]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[3]),
        .Q(over_thresh_288_reg_8122[3]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[4]),
        .Q(over_thresh_288_reg_8122[4]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[5]),
        .Q(over_thresh_288_reg_8122[5]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[6]),
        .Q(over_thresh_288_reg_8122[6]),
        .R(1'b0));
  FDRE \over_thresh_288_reg_8122_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state98),
        .D(over_thresh_288_fu_5298_p3[7]),
        .Q(over_thresh_288_reg_8122[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_291_reg_8143[0]_i_1 
       (.I0(icmp_ln49_192_reg_8128),
        .I1(over_thresh_288_reg_8122[0]),
        .I2(CO),
        .O(over_thresh_291_fu_5323_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_291_reg_8143[1]_i_1 
       (.I0(over_thresh_288_reg_8122[1]),
        .I1(CO),
        .I2(over_thresh_288_reg_8122[0]),
        .I3(icmp_ln49_192_reg_8128),
        .O(over_thresh_291_fu_5323_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_291_reg_8143[2]_i_1 
       (.I0(over_thresh_288_reg_8122[2]),
        .I1(icmp_ln49_192_reg_8128),
        .I2(over_thresh_288_reg_8122[0]),
        .I3(CO),
        .I4(over_thresh_288_reg_8122[1]),
        .O(over_thresh_291_fu_5323_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_291_reg_8143[3]_i_1 
       (.I0(over_thresh_288_reg_8122[3]),
        .I1(over_thresh_288_reg_8122[1]),
        .I2(CO),
        .I3(over_thresh_288_reg_8122[0]),
        .I4(icmp_ln49_192_reg_8128),
        .I5(over_thresh_288_reg_8122[2]),
        .O(over_thresh_291_fu_5323_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_291_reg_8143[4]_i_1 
       (.I0(over_thresh_288_reg_8122[4]),
        .I1(\over_thresh_291_reg_8143[7]_i_2_n_0 ),
        .O(over_thresh_291_fu_5323_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_291_reg_8143[5]_i_1 
       (.I0(over_thresh_288_reg_8122[5]),
        .I1(\over_thresh_291_reg_8143[7]_i_2_n_0 ),
        .I2(over_thresh_288_reg_8122[4]),
        .O(over_thresh_291_fu_5323_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_291_reg_8143[6]_i_1 
       (.I0(over_thresh_288_reg_8122[6]),
        .I1(over_thresh_288_reg_8122[4]),
        .I2(\over_thresh_291_reg_8143[7]_i_2_n_0 ),
        .I3(over_thresh_288_reg_8122[5]),
        .O(over_thresh_291_fu_5323_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_291_reg_8143[7]_i_1 
       (.I0(over_thresh_288_reg_8122[7]),
        .I1(over_thresh_288_reg_8122[5]),
        .I2(\over_thresh_291_reg_8143[7]_i_2_n_0 ),
        .I3(over_thresh_288_reg_8122[4]),
        .I4(over_thresh_288_reg_8122[6]),
        .O(over_thresh_291_fu_5323_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_291_reg_8143[7]_i_2 
       (.I0(over_thresh_288_reg_8122[3]),
        .I1(over_thresh_288_reg_8122[1]),
        .I2(CO),
        .I3(over_thresh_288_reg_8122[0]),
        .I4(icmp_ln49_192_reg_8128),
        .I5(over_thresh_288_reg_8122[2]),
        .O(\over_thresh_291_reg_8143[7]_i_2_n_0 ));
  FDRE \over_thresh_291_reg_8143_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[0]),
        .Q(over_thresh_291_reg_8143[0]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[1]),
        .Q(over_thresh_291_reg_8143[1]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[2]),
        .Q(over_thresh_291_reg_8143[2]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[3]),
        .Q(over_thresh_291_reg_8143[3]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[4]),
        .Q(over_thresh_291_reg_8143[4]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[5]),
        .Q(over_thresh_291_reg_8143[5]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[6]),
        .Q(over_thresh_291_reg_8143[6]),
        .R(1'b0));
  FDRE \over_thresh_291_reg_8143_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state99),
        .D(over_thresh_291_fu_5323_p3[7]),
        .Q(over_thresh_291_reg_8143[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_294_reg_8164[0]_i_1 
       (.I0(icmp_ln49_194_reg_8149),
        .I1(over_thresh_291_reg_8143[0]),
        .I2(CO),
        .O(over_thresh_294_fu_5348_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_294_reg_8164[1]_i_1 
       (.I0(over_thresh_291_reg_8143[1]),
        .I1(CO),
        .I2(over_thresh_291_reg_8143[0]),
        .I3(icmp_ln49_194_reg_8149),
        .O(over_thresh_294_fu_5348_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_294_reg_8164[2]_i_1 
       (.I0(over_thresh_291_reg_8143[2]),
        .I1(icmp_ln49_194_reg_8149),
        .I2(over_thresh_291_reg_8143[0]),
        .I3(CO),
        .I4(over_thresh_291_reg_8143[1]),
        .O(over_thresh_294_fu_5348_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_294_reg_8164[3]_i_1 
       (.I0(over_thresh_291_reg_8143[3]),
        .I1(over_thresh_291_reg_8143[1]),
        .I2(CO),
        .I3(over_thresh_291_reg_8143[0]),
        .I4(icmp_ln49_194_reg_8149),
        .I5(over_thresh_291_reg_8143[2]),
        .O(over_thresh_294_fu_5348_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_294_reg_8164[4]_i_1 
       (.I0(over_thresh_291_reg_8143[4]),
        .I1(\over_thresh_294_reg_8164[7]_i_2_n_0 ),
        .O(over_thresh_294_fu_5348_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_294_reg_8164[5]_i_1 
       (.I0(over_thresh_291_reg_8143[5]),
        .I1(\over_thresh_294_reg_8164[7]_i_2_n_0 ),
        .I2(over_thresh_291_reg_8143[4]),
        .O(over_thresh_294_fu_5348_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_294_reg_8164[6]_i_1 
       (.I0(over_thresh_291_reg_8143[6]),
        .I1(over_thresh_291_reg_8143[4]),
        .I2(\over_thresh_294_reg_8164[7]_i_2_n_0 ),
        .I3(over_thresh_291_reg_8143[5]),
        .O(over_thresh_294_fu_5348_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_294_reg_8164[7]_i_1 
       (.I0(over_thresh_291_reg_8143[7]),
        .I1(over_thresh_291_reg_8143[5]),
        .I2(\over_thresh_294_reg_8164[7]_i_2_n_0 ),
        .I3(over_thresh_291_reg_8143[4]),
        .I4(over_thresh_291_reg_8143[6]),
        .O(over_thresh_294_fu_5348_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_294_reg_8164[7]_i_2 
       (.I0(over_thresh_291_reg_8143[3]),
        .I1(over_thresh_291_reg_8143[1]),
        .I2(CO),
        .I3(over_thresh_291_reg_8143[0]),
        .I4(icmp_ln49_194_reg_8149),
        .I5(over_thresh_291_reg_8143[2]),
        .O(\over_thresh_294_reg_8164[7]_i_2_n_0 ));
  FDRE \over_thresh_294_reg_8164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[0]),
        .Q(over_thresh_294_reg_8164[0]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[1]),
        .Q(over_thresh_294_reg_8164[1]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[2]),
        .Q(over_thresh_294_reg_8164[2]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[3]),
        .Q(over_thresh_294_reg_8164[3]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[4]),
        .Q(over_thresh_294_reg_8164[4]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[5]),
        .Q(over_thresh_294_reg_8164[5]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[6]),
        .Q(over_thresh_294_reg_8164[6]),
        .R(1'b0));
  FDRE \over_thresh_294_reg_8164_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(over_thresh_294_fu_5348_p3[7]),
        .Q(over_thresh_294_reg_8164[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_297_reg_8185[0]_i_1 
       (.I0(icmp_ln49_196_reg_8170),
        .I1(over_thresh_294_reg_8164[0]),
        .I2(CO),
        .O(over_thresh_297_fu_5373_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_297_reg_8185[1]_i_1 
       (.I0(over_thresh_294_reg_8164[1]),
        .I1(CO),
        .I2(over_thresh_294_reg_8164[0]),
        .I3(icmp_ln49_196_reg_8170),
        .O(over_thresh_297_fu_5373_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_297_reg_8185[2]_i_1 
       (.I0(over_thresh_294_reg_8164[2]),
        .I1(icmp_ln49_196_reg_8170),
        .I2(over_thresh_294_reg_8164[0]),
        .I3(CO),
        .I4(over_thresh_294_reg_8164[1]),
        .O(over_thresh_297_fu_5373_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_297_reg_8185[3]_i_1 
       (.I0(over_thresh_294_reg_8164[3]),
        .I1(over_thresh_294_reg_8164[1]),
        .I2(CO),
        .I3(over_thresh_294_reg_8164[0]),
        .I4(icmp_ln49_196_reg_8170),
        .I5(over_thresh_294_reg_8164[2]),
        .O(over_thresh_297_fu_5373_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_297_reg_8185[4]_i_1 
       (.I0(over_thresh_294_reg_8164[4]),
        .I1(\over_thresh_297_reg_8185[7]_i_2_n_0 ),
        .O(over_thresh_297_fu_5373_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_297_reg_8185[5]_i_1 
       (.I0(over_thresh_294_reg_8164[5]),
        .I1(\over_thresh_297_reg_8185[7]_i_2_n_0 ),
        .I2(over_thresh_294_reg_8164[4]),
        .O(over_thresh_297_fu_5373_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_297_reg_8185[6]_i_1 
       (.I0(over_thresh_294_reg_8164[6]),
        .I1(over_thresh_294_reg_8164[4]),
        .I2(\over_thresh_297_reg_8185[7]_i_2_n_0 ),
        .I3(over_thresh_294_reg_8164[5]),
        .O(over_thresh_297_fu_5373_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_297_reg_8185[7]_i_1 
       (.I0(over_thresh_294_reg_8164[7]),
        .I1(over_thresh_294_reg_8164[5]),
        .I2(\over_thresh_297_reg_8185[7]_i_2_n_0 ),
        .I3(over_thresh_294_reg_8164[4]),
        .I4(over_thresh_294_reg_8164[6]),
        .O(over_thresh_297_fu_5373_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_297_reg_8185[7]_i_2 
       (.I0(over_thresh_294_reg_8164[3]),
        .I1(over_thresh_294_reg_8164[1]),
        .I2(CO),
        .I3(over_thresh_294_reg_8164[0]),
        .I4(icmp_ln49_196_reg_8170),
        .I5(over_thresh_294_reg_8164[2]),
        .O(\over_thresh_297_reg_8185[7]_i_2_n_0 ));
  FDRE \over_thresh_297_reg_8185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[0]),
        .Q(over_thresh_297_reg_8185[0]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[1]),
        .Q(over_thresh_297_reg_8185[1]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[2]),
        .Q(over_thresh_297_reg_8185[2]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[3]),
        .Q(over_thresh_297_reg_8185[3]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[4]),
        .Q(over_thresh_297_reg_8185[4]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[5]),
        .Q(over_thresh_297_reg_8185[5]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[6]),
        .Q(over_thresh_297_reg_8185[6]),
        .R(1'b0));
  FDRE \over_thresh_297_reg_8185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state101),
        .D(over_thresh_297_fu_5373_p3[7]),
        .Q(over_thresh_297_reg_8185[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_300_reg_8206[0]_i_1 
       (.I0(icmp_ln49_198_reg_8191),
        .I1(over_thresh_297_reg_8185[0]),
        .I2(CO),
        .O(over_thresh_300_fu_5398_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_300_reg_8206[1]_i_1 
       (.I0(over_thresh_297_reg_8185[1]),
        .I1(CO),
        .I2(over_thresh_297_reg_8185[0]),
        .I3(icmp_ln49_198_reg_8191),
        .O(over_thresh_300_fu_5398_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_300_reg_8206[2]_i_1 
       (.I0(over_thresh_297_reg_8185[2]),
        .I1(icmp_ln49_198_reg_8191),
        .I2(over_thresh_297_reg_8185[0]),
        .I3(CO),
        .I4(over_thresh_297_reg_8185[1]),
        .O(over_thresh_300_fu_5398_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_300_reg_8206[3]_i_1 
       (.I0(over_thresh_297_reg_8185[3]),
        .I1(over_thresh_297_reg_8185[1]),
        .I2(CO),
        .I3(over_thresh_297_reg_8185[0]),
        .I4(icmp_ln49_198_reg_8191),
        .I5(over_thresh_297_reg_8185[2]),
        .O(over_thresh_300_fu_5398_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_300_reg_8206[4]_i_1 
       (.I0(over_thresh_297_reg_8185[4]),
        .I1(\over_thresh_300_reg_8206[7]_i_2_n_0 ),
        .O(over_thresh_300_fu_5398_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_300_reg_8206[5]_i_1 
       (.I0(over_thresh_297_reg_8185[5]),
        .I1(\over_thresh_300_reg_8206[7]_i_2_n_0 ),
        .I2(over_thresh_297_reg_8185[4]),
        .O(over_thresh_300_fu_5398_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_300_reg_8206[6]_i_1 
       (.I0(over_thresh_297_reg_8185[6]),
        .I1(over_thresh_297_reg_8185[4]),
        .I2(\over_thresh_300_reg_8206[7]_i_2_n_0 ),
        .I3(over_thresh_297_reg_8185[5]),
        .O(over_thresh_300_fu_5398_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_300_reg_8206[7]_i_1 
       (.I0(over_thresh_297_reg_8185[7]),
        .I1(over_thresh_297_reg_8185[5]),
        .I2(\over_thresh_300_reg_8206[7]_i_2_n_0 ),
        .I3(over_thresh_297_reg_8185[4]),
        .I4(over_thresh_297_reg_8185[6]),
        .O(over_thresh_300_fu_5398_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_300_reg_8206[7]_i_2 
       (.I0(over_thresh_297_reg_8185[3]),
        .I1(over_thresh_297_reg_8185[1]),
        .I2(CO),
        .I3(over_thresh_297_reg_8185[0]),
        .I4(icmp_ln49_198_reg_8191),
        .I5(over_thresh_297_reg_8185[2]),
        .O(\over_thresh_300_reg_8206[7]_i_2_n_0 ));
  FDRE \over_thresh_300_reg_8206_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[0]),
        .Q(over_thresh_300_reg_8206[0]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[1]),
        .Q(over_thresh_300_reg_8206[1]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[2]),
        .Q(over_thresh_300_reg_8206[2]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[3]),
        .Q(over_thresh_300_reg_8206[3]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[4]),
        .Q(over_thresh_300_reg_8206[4]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[5]),
        .Q(over_thresh_300_reg_8206[5]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[6]),
        .Q(over_thresh_300_reg_8206[6]),
        .R(1'b0));
  FDRE \over_thresh_300_reg_8206_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state102),
        .D(over_thresh_300_fu_5398_p3[7]),
        .Q(over_thresh_300_reg_8206[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_303_reg_8227[0]_i_1 
       (.I0(icmp_ln49_200_reg_8212),
        .I1(over_thresh_300_reg_8206[0]),
        .I2(CO),
        .O(over_thresh_303_fu_5423_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_303_reg_8227[1]_i_1 
       (.I0(over_thresh_300_reg_8206[1]),
        .I1(CO),
        .I2(over_thresh_300_reg_8206[0]),
        .I3(icmp_ln49_200_reg_8212),
        .O(over_thresh_303_fu_5423_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_303_reg_8227[2]_i_1 
       (.I0(over_thresh_300_reg_8206[2]),
        .I1(icmp_ln49_200_reg_8212),
        .I2(over_thresh_300_reg_8206[0]),
        .I3(CO),
        .I4(over_thresh_300_reg_8206[1]),
        .O(over_thresh_303_fu_5423_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_303_reg_8227[3]_i_1 
       (.I0(over_thresh_300_reg_8206[3]),
        .I1(over_thresh_300_reg_8206[1]),
        .I2(CO),
        .I3(over_thresh_300_reg_8206[0]),
        .I4(icmp_ln49_200_reg_8212),
        .I5(over_thresh_300_reg_8206[2]),
        .O(over_thresh_303_fu_5423_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_303_reg_8227[4]_i_1 
       (.I0(over_thresh_300_reg_8206[4]),
        .I1(\over_thresh_303_reg_8227[7]_i_2_n_0 ),
        .O(over_thresh_303_fu_5423_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_303_reg_8227[5]_i_1 
       (.I0(over_thresh_300_reg_8206[5]),
        .I1(\over_thresh_303_reg_8227[7]_i_2_n_0 ),
        .I2(over_thresh_300_reg_8206[4]),
        .O(over_thresh_303_fu_5423_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_303_reg_8227[6]_i_1 
       (.I0(over_thresh_300_reg_8206[6]),
        .I1(over_thresh_300_reg_8206[4]),
        .I2(\over_thresh_303_reg_8227[7]_i_2_n_0 ),
        .I3(over_thresh_300_reg_8206[5]),
        .O(over_thresh_303_fu_5423_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_303_reg_8227[7]_i_1 
       (.I0(over_thresh_300_reg_8206[7]),
        .I1(over_thresh_300_reg_8206[5]),
        .I2(\over_thresh_303_reg_8227[7]_i_2_n_0 ),
        .I3(over_thresh_300_reg_8206[4]),
        .I4(over_thresh_300_reg_8206[6]),
        .O(over_thresh_303_fu_5423_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_303_reg_8227[7]_i_2 
       (.I0(over_thresh_300_reg_8206[3]),
        .I1(over_thresh_300_reg_8206[1]),
        .I2(CO),
        .I3(over_thresh_300_reg_8206[0]),
        .I4(icmp_ln49_200_reg_8212),
        .I5(over_thresh_300_reg_8206[2]),
        .O(\over_thresh_303_reg_8227[7]_i_2_n_0 ));
  FDRE \over_thresh_303_reg_8227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[0]),
        .Q(over_thresh_303_reg_8227[0]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[1]),
        .Q(over_thresh_303_reg_8227[1]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[2]),
        .Q(over_thresh_303_reg_8227[2]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[3]),
        .Q(over_thresh_303_reg_8227[3]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[4]),
        .Q(over_thresh_303_reg_8227[4]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[5]),
        .Q(over_thresh_303_reg_8227[5]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[6]),
        .Q(over_thresh_303_reg_8227[6]),
        .R(1'b0));
  FDRE \over_thresh_303_reg_8227_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(over_thresh_303_fu_5423_p3[7]),
        .Q(over_thresh_303_reg_8227[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_306_reg_8248[0]_i_1 
       (.I0(icmp_ln49_202_reg_8233),
        .I1(over_thresh_303_reg_8227[0]),
        .I2(CO),
        .O(over_thresh_306_fu_5448_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_306_reg_8248[1]_i_1 
       (.I0(over_thresh_303_reg_8227[1]),
        .I1(CO),
        .I2(over_thresh_303_reg_8227[0]),
        .I3(icmp_ln49_202_reg_8233),
        .O(over_thresh_306_fu_5448_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_306_reg_8248[2]_i_1 
       (.I0(over_thresh_303_reg_8227[2]),
        .I1(icmp_ln49_202_reg_8233),
        .I2(over_thresh_303_reg_8227[0]),
        .I3(CO),
        .I4(over_thresh_303_reg_8227[1]),
        .O(over_thresh_306_fu_5448_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_306_reg_8248[3]_i_1 
       (.I0(over_thresh_303_reg_8227[3]),
        .I1(over_thresh_303_reg_8227[1]),
        .I2(CO),
        .I3(over_thresh_303_reg_8227[0]),
        .I4(icmp_ln49_202_reg_8233),
        .I5(over_thresh_303_reg_8227[2]),
        .O(over_thresh_306_fu_5448_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_306_reg_8248[4]_i_1 
       (.I0(over_thresh_303_reg_8227[4]),
        .I1(\over_thresh_306_reg_8248[7]_i_2_n_0 ),
        .O(over_thresh_306_fu_5448_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_306_reg_8248[5]_i_1 
       (.I0(over_thresh_303_reg_8227[5]),
        .I1(\over_thresh_306_reg_8248[7]_i_2_n_0 ),
        .I2(over_thresh_303_reg_8227[4]),
        .O(over_thresh_306_fu_5448_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_306_reg_8248[6]_i_1 
       (.I0(over_thresh_303_reg_8227[6]),
        .I1(over_thresh_303_reg_8227[4]),
        .I2(\over_thresh_306_reg_8248[7]_i_2_n_0 ),
        .I3(over_thresh_303_reg_8227[5]),
        .O(over_thresh_306_fu_5448_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_306_reg_8248[7]_i_1 
       (.I0(over_thresh_303_reg_8227[7]),
        .I1(over_thresh_303_reg_8227[5]),
        .I2(\over_thresh_306_reg_8248[7]_i_2_n_0 ),
        .I3(over_thresh_303_reg_8227[4]),
        .I4(over_thresh_303_reg_8227[6]),
        .O(over_thresh_306_fu_5448_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_306_reg_8248[7]_i_2 
       (.I0(over_thresh_303_reg_8227[3]),
        .I1(over_thresh_303_reg_8227[1]),
        .I2(CO),
        .I3(over_thresh_303_reg_8227[0]),
        .I4(icmp_ln49_202_reg_8233),
        .I5(over_thresh_303_reg_8227[2]),
        .O(\over_thresh_306_reg_8248[7]_i_2_n_0 ));
  FDRE \over_thresh_306_reg_8248_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[0]),
        .Q(over_thresh_306_reg_8248[0]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[1]),
        .Q(over_thresh_306_reg_8248[1]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[2]),
        .Q(over_thresh_306_reg_8248[2]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[3]),
        .Q(over_thresh_306_reg_8248[3]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[4]),
        .Q(over_thresh_306_reg_8248[4]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[5]),
        .Q(over_thresh_306_reg_8248[5]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[6]),
        .Q(over_thresh_306_reg_8248[6]),
        .R(1'b0));
  FDRE \over_thresh_306_reg_8248_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(over_thresh_306_fu_5448_p3[7]),
        .Q(over_thresh_306_reg_8248[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_309_reg_8269[0]_i_1 
       (.I0(icmp_ln49_204_reg_8254),
        .I1(over_thresh_306_reg_8248[0]),
        .I2(CO),
        .O(over_thresh_309_fu_5473_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_309_reg_8269[1]_i_1 
       (.I0(over_thresh_306_reg_8248[1]),
        .I1(CO),
        .I2(over_thresh_306_reg_8248[0]),
        .I3(icmp_ln49_204_reg_8254),
        .O(over_thresh_309_fu_5473_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_309_reg_8269[2]_i_1 
       (.I0(over_thresh_306_reg_8248[2]),
        .I1(icmp_ln49_204_reg_8254),
        .I2(over_thresh_306_reg_8248[0]),
        .I3(CO),
        .I4(over_thresh_306_reg_8248[1]),
        .O(over_thresh_309_fu_5473_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_309_reg_8269[3]_i_1 
       (.I0(over_thresh_306_reg_8248[3]),
        .I1(over_thresh_306_reg_8248[1]),
        .I2(CO),
        .I3(over_thresh_306_reg_8248[0]),
        .I4(icmp_ln49_204_reg_8254),
        .I5(over_thresh_306_reg_8248[2]),
        .O(over_thresh_309_fu_5473_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_309_reg_8269[4]_i_1 
       (.I0(over_thresh_306_reg_8248[4]),
        .I1(\over_thresh_309_reg_8269[7]_i_2_n_0 ),
        .O(over_thresh_309_fu_5473_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_309_reg_8269[5]_i_1 
       (.I0(over_thresh_306_reg_8248[5]),
        .I1(\over_thresh_309_reg_8269[7]_i_2_n_0 ),
        .I2(over_thresh_306_reg_8248[4]),
        .O(over_thresh_309_fu_5473_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_309_reg_8269[6]_i_1 
       (.I0(over_thresh_306_reg_8248[6]),
        .I1(over_thresh_306_reg_8248[4]),
        .I2(\over_thresh_309_reg_8269[7]_i_2_n_0 ),
        .I3(over_thresh_306_reg_8248[5]),
        .O(over_thresh_309_fu_5473_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_309_reg_8269[7]_i_1 
       (.I0(over_thresh_306_reg_8248[7]),
        .I1(over_thresh_306_reg_8248[5]),
        .I2(\over_thresh_309_reg_8269[7]_i_2_n_0 ),
        .I3(over_thresh_306_reg_8248[4]),
        .I4(over_thresh_306_reg_8248[6]),
        .O(over_thresh_309_fu_5473_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_309_reg_8269[7]_i_2 
       (.I0(over_thresh_306_reg_8248[3]),
        .I1(over_thresh_306_reg_8248[1]),
        .I2(CO),
        .I3(over_thresh_306_reg_8248[0]),
        .I4(icmp_ln49_204_reg_8254),
        .I5(over_thresh_306_reg_8248[2]),
        .O(\over_thresh_309_reg_8269[7]_i_2_n_0 ));
  FDRE \over_thresh_309_reg_8269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[0]),
        .Q(over_thresh_309_reg_8269[0]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[1]),
        .Q(over_thresh_309_reg_8269[1]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[2]),
        .Q(over_thresh_309_reg_8269[2]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[3]),
        .Q(over_thresh_309_reg_8269[3]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[4]),
        .Q(over_thresh_309_reg_8269[4]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[5]),
        .Q(over_thresh_309_reg_8269[5]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[6]),
        .Q(over_thresh_309_reg_8269[6]),
        .R(1'b0));
  FDRE \over_thresh_309_reg_8269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(over_thresh_309_fu_5473_p3[7]),
        .Q(over_thresh_309_reg_8269[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_30_reg_6319[0]_i_1 
       (.I0(icmp_ln49_18_reg_6304),
        .I1(over_thresh_27_reg_6298[0]),
        .I2(CO),
        .O(over_thresh_30_fu_3133_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_30_reg_6319[1]_i_1 
       (.I0(over_thresh_27_reg_6298[1]),
        .I1(CO),
        .I2(over_thresh_27_reg_6298[0]),
        .I3(icmp_ln49_18_reg_6304),
        .O(over_thresh_30_fu_3133_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_30_reg_6319[2]_i_1 
       (.I0(over_thresh_27_reg_6298[2]),
        .I1(icmp_ln49_18_reg_6304),
        .I2(over_thresh_27_reg_6298[0]),
        .I3(CO),
        .I4(over_thresh_27_reg_6298[1]),
        .O(over_thresh_30_fu_3133_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_30_reg_6319[3]_i_1 
       (.I0(over_thresh_27_reg_6298[3]),
        .I1(over_thresh_27_reg_6298[1]),
        .I2(CO),
        .I3(over_thresh_27_reg_6298[0]),
        .I4(icmp_ln49_18_reg_6304),
        .I5(over_thresh_27_reg_6298[2]),
        .O(over_thresh_30_fu_3133_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_30_reg_6319[4]_i_1 
       (.I0(over_thresh_27_reg_6298[4]),
        .I1(\over_thresh_30_reg_6319[4]_i_2_n_0 ),
        .I2(over_thresh_27_reg_6298[3]),
        .O(over_thresh_30_fu_3133_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_30_reg_6319[4]_i_2 
       (.I0(over_thresh_27_reg_6298[2]),
        .I1(icmp_ln49_18_reg_6304),
        .I2(over_thresh_27_reg_6298[0]),
        .I3(CO),
        .I4(over_thresh_27_reg_6298[1]),
        .O(\over_thresh_30_reg_6319[4]_i_2_n_0 ));
  FDRE \over_thresh_30_reg_6319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3133_p3[0]),
        .Q(over_thresh_30_reg_6319[0]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3133_p3[1]),
        .Q(over_thresh_30_reg_6319[1]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3133_p3[2]),
        .Q(over_thresh_30_reg_6319[2]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3133_p3[3]),
        .Q(over_thresh_30_reg_6319[3]),
        .R(1'b0));
  FDRE \over_thresh_30_reg_6319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(over_thresh_30_fu_3133_p3[4]),
        .Q(over_thresh_30_reg_6319[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_312_reg_8290[0]_i_1 
       (.I0(icmp_ln49_206_reg_8275),
        .I1(over_thresh_309_reg_8269[0]),
        .I2(CO),
        .O(over_thresh_312_fu_5498_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_312_reg_8290[1]_i_1 
       (.I0(over_thresh_309_reg_8269[1]),
        .I1(CO),
        .I2(over_thresh_309_reg_8269[0]),
        .I3(icmp_ln49_206_reg_8275),
        .O(over_thresh_312_fu_5498_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_312_reg_8290[2]_i_1 
       (.I0(over_thresh_309_reg_8269[2]),
        .I1(icmp_ln49_206_reg_8275),
        .I2(over_thresh_309_reg_8269[0]),
        .I3(CO),
        .I4(over_thresh_309_reg_8269[1]),
        .O(over_thresh_312_fu_5498_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_312_reg_8290[3]_i_1 
       (.I0(over_thresh_309_reg_8269[3]),
        .I1(over_thresh_309_reg_8269[1]),
        .I2(CO),
        .I3(over_thresh_309_reg_8269[0]),
        .I4(icmp_ln49_206_reg_8275),
        .I5(over_thresh_309_reg_8269[2]),
        .O(over_thresh_312_fu_5498_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_312_reg_8290[4]_i_1 
       (.I0(over_thresh_309_reg_8269[4]),
        .I1(\over_thresh_312_reg_8290[7]_i_2_n_0 ),
        .O(over_thresh_312_fu_5498_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_312_reg_8290[5]_i_1 
       (.I0(over_thresh_309_reg_8269[5]),
        .I1(\over_thresh_312_reg_8290[7]_i_2_n_0 ),
        .I2(over_thresh_309_reg_8269[4]),
        .O(over_thresh_312_fu_5498_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_312_reg_8290[6]_i_1 
       (.I0(over_thresh_309_reg_8269[6]),
        .I1(over_thresh_309_reg_8269[4]),
        .I2(\over_thresh_312_reg_8290[7]_i_2_n_0 ),
        .I3(over_thresh_309_reg_8269[5]),
        .O(over_thresh_312_fu_5498_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_312_reg_8290[7]_i_1 
       (.I0(over_thresh_309_reg_8269[7]),
        .I1(over_thresh_309_reg_8269[5]),
        .I2(\over_thresh_312_reg_8290[7]_i_2_n_0 ),
        .I3(over_thresh_309_reg_8269[4]),
        .I4(over_thresh_309_reg_8269[6]),
        .O(over_thresh_312_fu_5498_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_312_reg_8290[7]_i_2 
       (.I0(over_thresh_309_reg_8269[3]),
        .I1(over_thresh_309_reg_8269[1]),
        .I2(CO),
        .I3(over_thresh_309_reg_8269[0]),
        .I4(icmp_ln49_206_reg_8275),
        .I5(over_thresh_309_reg_8269[2]),
        .O(\over_thresh_312_reg_8290[7]_i_2_n_0 ));
  FDRE \over_thresh_312_reg_8290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[0]),
        .Q(over_thresh_312_reg_8290[0]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[1]),
        .Q(over_thresh_312_reg_8290[1]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[2]),
        .Q(over_thresh_312_reg_8290[2]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[3]),
        .Q(over_thresh_312_reg_8290[3]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[4]),
        .Q(over_thresh_312_reg_8290[4]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[5]),
        .Q(over_thresh_312_reg_8290[5]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[6]),
        .Q(over_thresh_312_reg_8290[6]),
        .R(1'b0));
  FDRE \over_thresh_312_reg_8290_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(over_thresh_312_fu_5498_p3[7]),
        .Q(over_thresh_312_reg_8290[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_315_reg_8311[0]_i_1 
       (.I0(icmp_ln49_208_reg_8296),
        .I1(over_thresh_312_reg_8290[0]),
        .I2(CO),
        .O(over_thresh_315_fu_5523_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_315_reg_8311[1]_i_1 
       (.I0(over_thresh_312_reg_8290[1]),
        .I1(CO),
        .I2(over_thresh_312_reg_8290[0]),
        .I3(icmp_ln49_208_reg_8296),
        .O(over_thresh_315_fu_5523_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_315_reg_8311[2]_i_1 
       (.I0(over_thresh_312_reg_8290[2]),
        .I1(icmp_ln49_208_reg_8296),
        .I2(over_thresh_312_reg_8290[0]),
        .I3(CO),
        .I4(over_thresh_312_reg_8290[1]),
        .O(over_thresh_315_fu_5523_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_315_reg_8311[3]_i_1 
       (.I0(over_thresh_312_reg_8290[3]),
        .I1(over_thresh_312_reg_8290[1]),
        .I2(CO),
        .I3(over_thresh_312_reg_8290[0]),
        .I4(icmp_ln49_208_reg_8296),
        .I5(over_thresh_312_reg_8290[2]),
        .O(over_thresh_315_fu_5523_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_315_reg_8311[4]_i_1 
       (.I0(over_thresh_312_reg_8290[4]),
        .I1(\over_thresh_315_reg_8311[7]_i_2_n_0 ),
        .O(over_thresh_315_fu_5523_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_315_reg_8311[5]_i_1 
       (.I0(over_thresh_312_reg_8290[5]),
        .I1(\over_thresh_315_reg_8311[7]_i_2_n_0 ),
        .I2(over_thresh_312_reg_8290[4]),
        .O(over_thresh_315_fu_5523_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_315_reg_8311[6]_i_1 
       (.I0(over_thresh_312_reg_8290[6]),
        .I1(over_thresh_312_reg_8290[4]),
        .I2(\over_thresh_315_reg_8311[7]_i_2_n_0 ),
        .I3(over_thresh_312_reg_8290[5]),
        .O(over_thresh_315_fu_5523_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_315_reg_8311[7]_i_1 
       (.I0(over_thresh_312_reg_8290[7]),
        .I1(over_thresh_312_reg_8290[5]),
        .I2(\over_thresh_315_reg_8311[7]_i_2_n_0 ),
        .I3(over_thresh_312_reg_8290[4]),
        .I4(over_thresh_312_reg_8290[6]),
        .O(over_thresh_315_fu_5523_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_315_reg_8311[7]_i_2 
       (.I0(over_thresh_312_reg_8290[3]),
        .I1(over_thresh_312_reg_8290[1]),
        .I2(CO),
        .I3(over_thresh_312_reg_8290[0]),
        .I4(icmp_ln49_208_reg_8296),
        .I5(over_thresh_312_reg_8290[2]),
        .O(\over_thresh_315_reg_8311[7]_i_2_n_0 ));
  FDRE \over_thresh_315_reg_8311_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[0]),
        .Q(over_thresh_315_reg_8311[0]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[1]),
        .Q(over_thresh_315_reg_8311[1]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[2]),
        .Q(over_thresh_315_reg_8311[2]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[3]),
        .Q(over_thresh_315_reg_8311[3]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[4]),
        .Q(over_thresh_315_reg_8311[4]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[5]),
        .Q(over_thresh_315_reg_8311[5]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[6]),
        .Q(over_thresh_315_reg_8311[6]),
        .R(1'b0));
  FDRE \over_thresh_315_reg_8311_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(over_thresh_315_fu_5523_p3[7]),
        .Q(over_thresh_315_reg_8311[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_318_reg_8332[0]_i_1 
       (.I0(icmp_ln49_210_reg_8317),
        .I1(over_thresh_315_reg_8311[0]),
        .I2(CO),
        .O(over_thresh_318_fu_5548_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_318_reg_8332[1]_i_1 
       (.I0(over_thresh_315_reg_8311[1]),
        .I1(CO),
        .I2(over_thresh_315_reg_8311[0]),
        .I3(icmp_ln49_210_reg_8317),
        .O(over_thresh_318_fu_5548_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_318_reg_8332[2]_i_1 
       (.I0(over_thresh_315_reg_8311[2]),
        .I1(icmp_ln49_210_reg_8317),
        .I2(over_thresh_315_reg_8311[0]),
        .I3(CO),
        .I4(over_thresh_315_reg_8311[1]),
        .O(over_thresh_318_fu_5548_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_318_reg_8332[3]_i_1 
       (.I0(over_thresh_315_reg_8311[3]),
        .I1(over_thresh_315_reg_8311[1]),
        .I2(CO),
        .I3(over_thresh_315_reg_8311[0]),
        .I4(icmp_ln49_210_reg_8317),
        .I5(over_thresh_315_reg_8311[2]),
        .O(over_thresh_318_fu_5548_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_318_reg_8332[4]_i_1 
       (.I0(over_thresh_315_reg_8311[4]),
        .I1(\over_thresh_318_reg_8332[7]_i_2_n_0 ),
        .O(over_thresh_318_fu_5548_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_318_reg_8332[5]_i_1 
       (.I0(over_thresh_315_reg_8311[5]),
        .I1(\over_thresh_318_reg_8332[7]_i_2_n_0 ),
        .I2(over_thresh_315_reg_8311[4]),
        .O(over_thresh_318_fu_5548_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_318_reg_8332[6]_i_1 
       (.I0(over_thresh_315_reg_8311[6]),
        .I1(over_thresh_315_reg_8311[4]),
        .I2(\over_thresh_318_reg_8332[7]_i_2_n_0 ),
        .I3(over_thresh_315_reg_8311[5]),
        .O(over_thresh_318_fu_5548_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_318_reg_8332[7]_i_1 
       (.I0(over_thresh_315_reg_8311[7]),
        .I1(over_thresh_315_reg_8311[5]),
        .I2(\over_thresh_318_reg_8332[7]_i_2_n_0 ),
        .I3(over_thresh_315_reg_8311[4]),
        .I4(over_thresh_315_reg_8311[6]),
        .O(over_thresh_318_fu_5548_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_318_reg_8332[7]_i_2 
       (.I0(over_thresh_315_reg_8311[3]),
        .I1(over_thresh_315_reg_8311[1]),
        .I2(CO),
        .I3(over_thresh_315_reg_8311[0]),
        .I4(icmp_ln49_210_reg_8317),
        .I5(over_thresh_315_reg_8311[2]),
        .O(\over_thresh_318_reg_8332[7]_i_2_n_0 ));
  FDRE \over_thresh_318_reg_8332_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[0]),
        .Q(over_thresh_318_reg_8332[0]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[1]),
        .Q(over_thresh_318_reg_8332[1]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[2]),
        .Q(over_thresh_318_reg_8332[2]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[3]),
        .Q(over_thresh_318_reg_8332[3]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[4]),
        .Q(over_thresh_318_reg_8332[4]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[5]),
        .Q(over_thresh_318_reg_8332[5]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[6]),
        .Q(over_thresh_318_reg_8332[6]),
        .R(1'b0));
  FDRE \over_thresh_318_reg_8332_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state108),
        .D(over_thresh_318_fu_5548_p3[7]),
        .Q(over_thresh_318_reg_8332[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_321_reg_8353[0]_i_1 
       (.I0(icmp_ln49_212_reg_8338),
        .I1(over_thresh_318_reg_8332[0]),
        .I2(CO),
        .O(over_thresh_321_fu_5573_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_321_reg_8353[1]_i_1 
       (.I0(over_thresh_318_reg_8332[1]),
        .I1(CO),
        .I2(over_thresh_318_reg_8332[0]),
        .I3(icmp_ln49_212_reg_8338),
        .O(over_thresh_321_fu_5573_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_321_reg_8353[2]_i_1 
       (.I0(over_thresh_318_reg_8332[2]),
        .I1(icmp_ln49_212_reg_8338),
        .I2(over_thresh_318_reg_8332[0]),
        .I3(CO),
        .I4(over_thresh_318_reg_8332[1]),
        .O(over_thresh_321_fu_5573_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_321_reg_8353[3]_i_1 
       (.I0(over_thresh_318_reg_8332[3]),
        .I1(over_thresh_318_reg_8332[1]),
        .I2(CO),
        .I3(over_thresh_318_reg_8332[0]),
        .I4(icmp_ln49_212_reg_8338),
        .I5(over_thresh_318_reg_8332[2]),
        .O(over_thresh_321_fu_5573_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_321_reg_8353[4]_i_1 
       (.I0(over_thresh_318_reg_8332[4]),
        .I1(\over_thresh_321_reg_8353[7]_i_2_n_0 ),
        .O(over_thresh_321_fu_5573_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_321_reg_8353[5]_i_1 
       (.I0(over_thresh_318_reg_8332[5]),
        .I1(\over_thresh_321_reg_8353[7]_i_2_n_0 ),
        .I2(over_thresh_318_reg_8332[4]),
        .O(over_thresh_321_fu_5573_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_321_reg_8353[6]_i_1 
       (.I0(over_thresh_318_reg_8332[6]),
        .I1(over_thresh_318_reg_8332[4]),
        .I2(\over_thresh_321_reg_8353[7]_i_2_n_0 ),
        .I3(over_thresh_318_reg_8332[5]),
        .O(over_thresh_321_fu_5573_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_321_reg_8353[7]_i_1 
       (.I0(over_thresh_318_reg_8332[7]),
        .I1(over_thresh_318_reg_8332[5]),
        .I2(\over_thresh_321_reg_8353[7]_i_2_n_0 ),
        .I3(over_thresh_318_reg_8332[4]),
        .I4(over_thresh_318_reg_8332[6]),
        .O(over_thresh_321_fu_5573_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_321_reg_8353[7]_i_2 
       (.I0(over_thresh_318_reg_8332[3]),
        .I1(over_thresh_318_reg_8332[1]),
        .I2(CO),
        .I3(over_thresh_318_reg_8332[0]),
        .I4(icmp_ln49_212_reg_8338),
        .I5(over_thresh_318_reg_8332[2]),
        .O(\over_thresh_321_reg_8353[7]_i_2_n_0 ));
  FDRE \over_thresh_321_reg_8353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[0]),
        .Q(over_thresh_321_reg_8353[0]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[1]),
        .Q(over_thresh_321_reg_8353[1]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[2]),
        .Q(over_thresh_321_reg_8353[2]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[3]),
        .Q(over_thresh_321_reg_8353[3]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[4]),
        .Q(over_thresh_321_reg_8353[4]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[5]),
        .Q(over_thresh_321_reg_8353[5]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[6]),
        .Q(over_thresh_321_reg_8353[6]),
        .R(1'b0));
  FDRE \over_thresh_321_reg_8353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state109),
        .D(over_thresh_321_fu_5573_p3[7]),
        .Q(over_thresh_321_reg_8353[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_324_reg_8374[0]_i_1 
       (.I0(icmp_ln49_214_reg_8359),
        .I1(over_thresh_321_reg_8353[0]),
        .I2(CO),
        .O(over_thresh_324_fu_5598_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_324_reg_8374[1]_i_1 
       (.I0(over_thresh_321_reg_8353[1]),
        .I1(CO),
        .I2(over_thresh_321_reg_8353[0]),
        .I3(icmp_ln49_214_reg_8359),
        .O(over_thresh_324_fu_5598_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_324_reg_8374[2]_i_1 
       (.I0(over_thresh_321_reg_8353[2]),
        .I1(icmp_ln49_214_reg_8359),
        .I2(over_thresh_321_reg_8353[0]),
        .I3(CO),
        .I4(over_thresh_321_reg_8353[1]),
        .O(over_thresh_324_fu_5598_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_324_reg_8374[3]_i_1 
       (.I0(over_thresh_321_reg_8353[3]),
        .I1(over_thresh_321_reg_8353[1]),
        .I2(CO),
        .I3(over_thresh_321_reg_8353[0]),
        .I4(icmp_ln49_214_reg_8359),
        .I5(over_thresh_321_reg_8353[2]),
        .O(over_thresh_324_fu_5598_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_324_reg_8374[4]_i_1 
       (.I0(over_thresh_321_reg_8353[4]),
        .I1(\over_thresh_324_reg_8374[7]_i_2_n_0 ),
        .O(over_thresh_324_fu_5598_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_324_reg_8374[5]_i_1 
       (.I0(over_thresh_321_reg_8353[5]),
        .I1(\over_thresh_324_reg_8374[7]_i_2_n_0 ),
        .I2(over_thresh_321_reg_8353[4]),
        .O(over_thresh_324_fu_5598_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_324_reg_8374[6]_i_1 
       (.I0(over_thresh_321_reg_8353[6]),
        .I1(over_thresh_321_reg_8353[4]),
        .I2(\over_thresh_324_reg_8374[7]_i_2_n_0 ),
        .I3(over_thresh_321_reg_8353[5]),
        .O(over_thresh_324_fu_5598_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_324_reg_8374[7]_i_1 
       (.I0(over_thresh_321_reg_8353[7]),
        .I1(over_thresh_321_reg_8353[5]),
        .I2(\over_thresh_324_reg_8374[7]_i_2_n_0 ),
        .I3(over_thresh_321_reg_8353[4]),
        .I4(over_thresh_321_reg_8353[6]),
        .O(over_thresh_324_fu_5598_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_324_reg_8374[7]_i_2 
       (.I0(over_thresh_321_reg_8353[3]),
        .I1(over_thresh_321_reg_8353[1]),
        .I2(CO),
        .I3(over_thresh_321_reg_8353[0]),
        .I4(icmp_ln49_214_reg_8359),
        .I5(over_thresh_321_reg_8353[2]),
        .O(\over_thresh_324_reg_8374[7]_i_2_n_0 ));
  FDRE \over_thresh_324_reg_8374_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[0]),
        .Q(over_thresh_324_reg_8374[0]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[1]),
        .Q(over_thresh_324_reg_8374[1]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[2]),
        .Q(over_thresh_324_reg_8374[2]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[3]),
        .Q(over_thresh_324_reg_8374[3]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[4]),
        .Q(over_thresh_324_reg_8374[4]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[5]),
        .Q(over_thresh_324_reg_8374[5]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[6]),
        .Q(over_thresh_324_reg_8374[6]),
        .R(1'b0));
  FDRE \over_thresh_324_reg_8374_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(over_thresh_324_fu_5598_p3[7]),
        .Q(over_thresh_324_reg_8374[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_327_reg_8395[0]_i_1 
       (.I0(icmp_ln49_216_reg_8380),
        .I1(over_thresh_324_reg_8374[0]),
        .I2(CO),
        .O(over_thresh_327_fu_5623_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_327_reg_8395[1]_i_1 
       (.I0(over_thresh_324_reg_8374[1]),
        .I1(CO),
        .I2(over_thresh_324_reg_8374[0]),
        .I3(icmp_ln49_216_reg_8380),
        .O(over_thresh_327_fu_5623_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_327_reg_8395[2]_i_1 
       (.I0(over_thresh_324_reg_8374[2]),
        .I1(icmp_ln49_216_reg_8380),
        .I2(over_thresh_324_reg_8374[0]),
        .I3(CO),
        .I4(over_thresh_324_reg_8374[1]),
        .O(over_thresh_327_fu_5623_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_327_reg_8395[3]_i_1 
       (.I0(over_thresh_324_reg_8374[3]),
        .I1(over_thresh_324_reg_8374[1]),
        .I2(CO),
        .I3(over_thresh_324_reg_8374[0]),
        .I4(icmp_ln49_216_reg_8380),
        .I5(over_thresh_324_reg_8374[2]),
        .O(over_thresh_327_fu_5623_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_327_reg_8395[4]_i_1 
       (.I0(over_thresh_324_reg_8374[4]),
        .I1(\over_thresh_327_reg_8395[7]_i_2_n_0 ),
        .O(over_thresh_327_fu_5623_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_327_reg_8395[5]_i_1 
       (.I0(over_thresh_324_reg_8374[5]),
        .I1(\over_thresh_327_reg_8395[7]_i_2_n_0 ),
        .I2(over_thresh_324_reg_8374[4]),
        .O(over_thresh_327_fu_5623_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_327_reg_8395[6]_i_1 
       (.I0(over_thresh_324_reg_8374[6]),
        .I1(over_thresh_324_reg_8374[4]),
        .I2(\over_thresh_327_reg_8395[7]_i_2_n_0 ),
        .I3(over_thresh_324_reg_8374[5]),
        .O(over_thresh_327_fu_5623_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_327_reg_8395[7]_i_1 
       (.I0(over_thresh_324_reg_8374[7]),
        .I1(over_thresh_324_reg_8374[5]),
        .I2(\over_thresh_327_reg_8395[7]_i_2_n_0 ),
        .I3(over_thresh_324_reg_8374[4]),
        .I4(over_thresh_324_reg_8374[6]),
        .O(over_thresh_327_fu_5623_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_327_reg_8395[7]_i_2 
       (.I0(over_thresh_324_reg_8374[3]),
        .I1(over_thresh_324_reg_8374[1]),
        .I2(CO),
        .I3(over_thresh_324_reg_8374[0]),
        .I4(icmp_ln49_216_reg_8380),
        .I5(over_thresh_324_reg_8374[2]),
        .O(\over_thresh_327_reg_8395[7]_i_2_n_0 ));
  FDRE \over_thresh_327_reg_8395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[0]),
        .Q(over_thresh_327_reg_8395[0]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[1]),
        .Q(over_thresh_327_reg_8395[1]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[2]),
        .Q(over_thresh_327_reg_8395[2]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[3]),
        .Q(over_thresh_327_reg_8395[3]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[4]),
        .Q(over_thresh_327_reg_8395[4]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[5]),
        .Q(over_thresh_327_reg_8395[5]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[6]),
        .Q(over_thresh_327_reg_8395[6]),
        .R(1'b0));
  FDRE \over_thresh_327_reg_8395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state111),
        .D(over_thresh_327_fu_5623_p3[7]),
        .Q(over_thresh_327_reg_8395[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_330_reg_8416[0]_i_1 
       (.I0(icmp_ln49_218_reg_8401),
        .I1(over_thresh_327_reg_8395[0]),
        .I2(CO),
        .O(over_thresh_330_fu_5648_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_330_reg_8416[1]_i_1 
       (.I0(over_thresh_327_reg_8395[1]),
        .I1(CO),
        .I2(over_thresh_327_reg_8395[0]),
        .I3(icmp_ln49_218_reg_8401),
        .O(over_thresh_330_fu_5648_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_330_reg_8416[2]_i_1 
       (.I0(over_thresh_327_reg_8395[2]),
        .I1(icmp_ln49_218_reg_8401),
        .I2(over_thresh_327_reg_8395[0]),
        .I3(CO),
        .I4(over_thresh_327_reg_8395[1]),
        .O(over_thresh_330_fu_5648_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_330_reg_8416[3]_i_1 
       (.I0(over_thresh_327_reg_8395[3]),
        .I1(over_thresh_327_reg_8395[1]),
        .I2(CO),
        .I3(over_thresh_327_reg_8395[0]),
        .I4(icmp_ln49_218_reg_8401),
        .I5(over_thresh_327_reg_8395[2]),
        .O(over_thresh_330_fu_5648_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_330_reg_8416[4]_i_1 
       (.I0(over_thresh_327_reg_8395[4]),
        .I1(\over_thresh_330_reg_8416[7]_i_2_n_0 ),
        .O(over_thresh_330_fu_5648_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_330_reg_8416[5]_i_1 
       (.I0(over_thresh_327_reg_8395[5]),
        .I1(\over_thresh_330_reg_8416[7]_i_2_n_0 ),
        .I2(over_thresh_327_reg_8395[4]),
        .O(over_thresh_330_fu_5648_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_330_reg_8416[6]_i_1 
       (.I0(over_thresh_327_reg_8395[6]),
        .I1(over_thresh_327_reg_8395[4]),
        .I2(\over_thresh_330_reg_8416[7]_i_2_n_0 ),
        .I3(over_thresh_327_reg_8395[5]),
        .O(over_thresh_330_fu_5648_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_330_reg_8416[7]_i_1 
       (.I0(over_thresh_327_reg_8395[7]),
        .I1(over_thresh_327_reg_8395[5]),
        .I2(\over_thresh_330_reg_8416[7]_i_2_n_0 ),
        .I3(over_thresh_327_reg_8395[4]),
        .I4(over_thresh_327_reg_8395[6]),
        .O(over_thresh_330_fu_5648_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_330_reg_8416[7]_i_2 
       (.I0(over_thresh_327_reg_8395[3]),
        .I1(over_thresh_327_reg_8395[1]),
        .I2(CO),
        .I3(over_thresh_327_reg_8395[0]),
        .I4(icmp_ln49_218_reg_8401),
        .I5(over_thresh_327_reg_8395[2]),
        .O(\over_thresh_330_reg_8416[7]_i_2_n_0 ));
  FDRE \over_thresh_330_reg_8416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[0]),
        .Q(over_thresh_330_reg_8416[0]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[1]),
        .Q(over_thresh_330_reg_8416[1]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[2]),
        .Q(over_thresh_330_reg_8416[2]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[3]),
        .Q(over_thresh_330_reg_8416[3]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[4]),
        .Q(over_thresh_330_reg_8416[4]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[5]),
        .Q(over_thresh_330_reg_8416[5]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[6]),
        .Q(over_thresh_330_reg_8416[6]),
        .R(1'b0));
  FDRE \over_thresh_330_reg_8416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(over_thresh_330_fu_5648_p3[7]),
        .Q(over_thresh_330_reg_8416[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_333_reg_8437[0]_i_1 
       (.I0(icmp_ln49_220_reg_8422),
        .I1(over_thresh_330_reg_8416[0]),
        .I2(CO),
        .O(over_thresh_333_fu_5673_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_333_reg_8437[1]_i_1 
       (.I0(over_thresh_330_reg_8416[1]),
        .I1(CO),
        .I2(over_thresh_330_reg_8416[0]),
        .I3(icmp_ln49_220_reg_8422),
        .O(over_thresh_333_fu_5673_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_333_reg_8437[2]_i_1 
       (.I0(over_thresh_330_reg_8416[2]),
        .I1(icmp_ln49_220_reg_8422),
        .I2(over_thresh_330_reg_8416[0]),
        .I3(CO),
        .I4(over_thresh_330_reg_8416[1]),
        .O(over_thresh_333_fu_5673_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_333_reg_8437[3]_i_1 
       (.I0(over_thresh_330_reg_8416[3]),
        .I1(over_thresh_330_reg_8416[1]),
        .I2(CO),
        .I3(over_thresh_330_reg_8416[0]),
        .I4(icmp_ln49_220_reg_8422),
        .I5(over_thresh_330_reg_8416[2]),
        .O(over_thresh_333_fu_5673_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_333_reg_8437[4]_i_1 
       (.I0(over_thresh_330_reg_8416[4]),
        .I1(\over_thresh_333_reg_8437[7]_i_2_n_0 ),
        .O(over_thresh_333_fu_5673_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_333_reg_8437[5]_i_1 
       (.I0(over_thresh_330_reg_8416[5]),
        .I1(\over_thresh_333_reg_8437[7]_i_2_n_0 ),
        .I2(over_thresh_330_reg_8416[4]),
        .O(over_thresh_333_fu_5673_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_333_reg_8437[6]_i_1 
       (.I0(over_thresh_330_reg_8416[6]),
        .I1(over_thresh_330_reg_8416[4]),
        .I2(\over_thresh_333_reg_8437[7]_i_2_n_0 ),
        .I3(over_thresh_330_reg_8416[5]),
        .O(over_thresh_333_fu_5673_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_333_reg_8437[7]_i_1 
       (.I0(over_thresh_330_reg_8416[7]),
        .I1(over_thresh_330_reg_8416[5]),
        .I2(\over_thresh_333_reg_8437[7]_i_2_n_0 ),
        .I3(over_thresh_330_reg_8416[4]),
        .I4(over_thresh_330_reg_8416[6]),
        .O(over_thresh_333_fu_5673_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_333_reg_8437[7]_i_2 
       (.I0(over_thresh_330_reg_8416[3]),
        .I1(over_thresh_330_reg_8416[1]),
        .I2(CO),
        .I3(over_thresh_330_reg_8416[0]),
        .I4(icmp_ln49_220_reg_8422),
        .I5(over_thresh_330_reg_8416[2]),
        .O(\over_thresh_333_reg_8437[7]_i_2_n_0 ));
  FDRE \over_thresh_333_reg_8437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[0]),
        .Q(over_thresh_333_reg_8437[0]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[1]),
        .Q(over_thresh_333_reg_8437[1]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[2]),
        .Q(over_thresh_333_reg_8437[2]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[3]),
        .Q(over_thresh_333_reg_8437[3]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[4]),
        .Q(over_thresh_333_reg_8437[4]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[5]),
        .Q(over_thresh_333_reg_8437[5]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[6]),
        .Q(over_thresh_333_reg_8437[6]),
        .R(1'b0));
  FDRE \over_thresh_333_reg_8437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state113),
        .D(over_thresh_333_fu_5673_p3[7]),
        .Q(over_thresh_333_reg_8437[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_336_reg_8458[0]_i_1 
       (.I0(icmp_ln49_222_reg_8443),
        .I1(over_thresh_333_reg_8437[0]),
        .I2(CO),
        .O(over_thresh_336_fu_5698_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_336_reg_8458[1]_i_1 
       (.I0(over_thresh_333_reg_8437[1]),
        .I1(CO),
        .I2(over_thresh_333_reg_8437[0]),
        .I3(icmp_ln49_222_reg_8443),
        .O(over_thresh_336_fu_5698_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_336_reg_8458[2]_i_1 
       (.I0(over_thresh_333_reg_8437[2]),
        .I1(icmp_ln49_222_reg_8443),
        .I2(over_thresh_333_reg_8437[0]),
        .I3(CO),
        .I4(over_thresh_333_reg_8437[1]),
        .O(over_thresh_336_fu_5698_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_336_reg_8458[3]_i_1 
       (.I0(over_thresh_333_reg_8437[3]),
        .I1(over_thresh_333_reg_8437[1]),
        .I2(CO),
        .I3(over_thresh_333_reg_8437[0]),
        .I4(icmp_ln49_222_reg_8443),
        .I5(over_thresh_333_reg_8437[2]),
        .O(over_thresh_336_fu_5698_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_336_reg_8458[4]_i_1 
       (.I0(over_thresh_333_reg_8437[4]),
        .I1(\over_thresh_336_reg_8458[7]_i_2_n_0 ),
        .O(over_thresh_336_fu_5698_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_336_reg_8458[5]_i_1 
       (.I0(over_thresh_333_reg_8437[5]),
        .I1(\over_thresh_336_reg_8458[7]_i_2_n_0 ),
        .I2(over_thresh_333_reg_8437[4]),
        .O(over_thresh_336_fu_5698_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_336_reg_8458[6]_i_1 
       (.I0(over_thresh_333_reg_8437[6]),
        .I1(over_thresh_333_reg_8437[4]),
        .I2(\over_thresh_336_reg_8458[7]_i_2_n_0 ),
        .I3(over_thresh_333_reg_8437[5]),
        .O(over_thresh_336_fu_5698_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_336_reg_8458[7]_i_1 
       (.I0(over_thresh_333_reg_8437[7]),
        .I1(over_thresh_333_reg_8437[5]),
        .I2(\over_thresh_336_reg_8458[7]_i_2_n_0 ),
        .I3(over_thresh_333_reg_8437[4]),
        .I4(over_thresh_333_reg_8437[6]),
        .O(over_thresh_336_fu_5698_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_336_reg_8458[7]_i_2 
       (.I0(over_thresh_333_reg_8437[3]),
        .I1(over_thresh_333_reg_8437[1]),
        .I2(CO),
        .I3(over_thresh_333_reg_8437[0]),
        .I4(icmp_ln49_222_reg_8443),
        .I5(over_thresh_333_reg_8437[2]),
        .O(\over_thresh_336_reg_8458[7]_i_2_n_0 ));
  FDRE \over_thresh_336_reg_8458_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[0]),
        .Q(over_thresh_336_reg_8458[0]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[1]),
        .Q(over_thresh_336_reg_8458[1]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[2]),
        .Q(over_thresh_336_reg_8458[2]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[3]),
        .Q(over_thresh_336_reg_8458[3]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[4]),
        .Q(over_thresh_336_reg_8458[4]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[5]),
        .Q(over_thresh_336_reg_8458[5]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[6]),
        .Q(over_thresh_336_reg_8458[6]),
        .R(1'b0));
  FDRE \over_thresh_336_reg_8458_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state114),
        .D(over_thresh_336_fu_5698_p3[7]),
        .Q(over_thresh_336_reg_8458[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_339_reg_8479[0]_i_1 
       (.I0(icmp_ln49_224_reg_8464),
        .I1(over_thresh_336_reg_8458[0]),
        .I2(CO),
        .O(over_thresh_339_fu_5723_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_339_reg_8479[1]_i_1 
       (.I0(over_thresh_336_reg_8458[1]),
        .I1(CO),
        .I2(over_thresh_336_reg_8458[0]),
        .I3(icmp_ln49_224_reg_8464),
        .O(over_thresh_339_fu_5723_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_339_reg_8479[2]_i_1 
       (.I0(over_thresh_336_reg_8458[2]),
        .I1(icmp_ln49_224_reg_8464),
        .I2(over_thresh_336_reg_8458[0]),
        .I3(CO),
        .I4(over_thresh_336_reg_8458[1]),
        .O(over_thresh_339_fu_5723_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_339_reg_8479[3]_i_1 
       (.I0(over_thresh_336_reg_8458[3]),
        .I1(over_thresh_336_reg_8458[1]),
        .I2(CO),
        .I3(over_thresh_336_reg_8458[0]),
        .I4(icmp_ln49_224_reg_8464),
        .I5(over_thresh_336_reg_8458[2]),
        .O(over_thresh_339_fu_5723_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_339_reg_8479[4]_i_1 
       (.I0(over_thresh_336_reg_8458[4]),
        .I1(\over_thresh_339_reg_8479[7]_i_2_n_0 ),
        .O(over_thresh_339_fu_5723_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_339_reg_8479[5]_i_1 
       (.I0(over_thresh_336_reg_8458[5]),
        .I1(\over_thresh_339_reg_8479[7]_i_2_n_0 ),
        .I2(over_thresh_336_reg_8458[4]),
        .O(over_thresh_339_fu_5723_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_339_reg_8479[6]_i_1 
       (.I0(over_thresh_336_reg_8458[6]),
        .I1(over_thresh_336_reg_8458[4]),
        .I2(\over_thresh_339_reg_8479[7]_i_2_n_0 ),
        .I3(over_thresh_336_reg_8458[5]),
        .O(over_thresh_339_fu_5723_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_339_reg_8479[7]_i_1 
       (.I0(over_thresh_336_reg_8458[7]),
        .I1(over_thresh_336_reg_8458[5]),
        .I2(\over_thresh_339_reg_8479[7]_i_2_n_0 ),
        .I3(over_thresh_336_reg_8458[4]),
        .I4(over_thresh_336_reg_8458[6]),
        .O(over_thresh_339_fu_5723_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_339_reg_8479[7]_i_2 
       (.I0(over_thresh_336_reg_8458[3]),
        .I1(over_thresh_336_reg_8458[1]),
        .I2(CO),
        .I3(over_thresh_336_reg_8458[0]),
        .I4(icmp_ln49_224_reg_8464),
        .I5(over_thresh_336_reg_8458[2]),
        .O(\over_thresh_339_reg_8479[7]_i_2_n_0 ));
  FDRE \over_thresh_339_reg_8479_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[0]),
        .Q(over_thresh_339_reg_8479[0]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[1]),
        .Q(over_thresh_339_reg_8479[1]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[2]),
        .Q(over_thresh_339_reg_8479[2]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[3]),
        .Q(over_thresh_339_reg_8479[3]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[4]),
        .Q(over_thresh_339_reg_8479[4]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[5]),
        .Q(over_thresh_339_reg_8479[5]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[6]),
        .Q(over_thresh_339_reg_8479[6]),
        .R(1'b0));
  FDRE \over_thresh_339_reg_8479_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state115),
        .D(over_thresh_339_fu_5723_p3[7]),
        .Q(over_thresh_339_reg_8479[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_33_reg_6340[0]_i_1 
       (.I0(icmp_ln49_20_reg_6325),
        .I1(over_thresh_30_reg_6319[0]),
        .I2(CO),
        .O(over_thresh_33_fu_3158_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_33_reg_6340[1]_i_1 
       (.I0(over_thresh_30_reg_6319[1]),
        .I1(CO),
        .I2(over_thresh_30_reg_6319[0]),
        .I3(icmp_ln49_20_reg_6325),
        .O(over_thresh_33_fu_3158_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_33_reg_6340[2]_i_1 
       (.I0(over_thresh_30_reg_6319[2]),
        .I1(icmp_ln49_20_reg_6325),
        .I2(over_thresh_30_reg_6319[0]),
        .I3(CO),
        .I4(over_thresh_30_reg_6319[1]),
        .O(over_thresh_33_fu_3158_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_33_reg_6340[3]_i_1 
       (.I0(over_thresh_30_reg_6319[3]),
        .I1(over_thresh_30_reg_6319[1]),
        .I2(CO),
        .I3(over_thresh_30_reg_6319[0]),
        .I4(icmp_ln49_20_reg_6325),
        .I5(over_thresh_30_reg_6319[2]),
        .O(over_thresh_33_fu_3158_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_33_reg_6340[4]_i_1 
       (.I0(over_thresh_30_reg_6319[4]),
        .I1(\over_thresh_33_reg_6340[4]_i_2_n_0 ),
        .I2(over_thresh_30_reg_6319[3]),
        .O(over_thresh_33_fu_3158_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_33_reg_6340[4]_i_2 
       (.I0(over_thresh_30_reg_6319[2]),
        .I1(icmp_ln49_20_reg_6325),
        .I2(over_thresh_30_reg_6319[0]),
        .I3(CO),
        .I4(over_thresh_30_reg_6319[1]),
        .O(\over_thresh_33_reg_6340[4]_i_2_n_0 ));
  FDRE \over_thresh_33_reg_6340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3158_p3[0]),
        .Q(over_thresh_33_reg_6340[0]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3158_p3[1]),
        .Q(over_thresh_33_reg_6340[1]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3158_p3[2]),
        .Q(over_thresh_33_reg_6340[2]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3158_p3[3]),
        .Q(over_thresh_33_reg_6340[3]),
        .R(1'b0));
  FDRE \over_thresh_33_reg_6340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(over_thresh_33_fu_3158_p3[4]),
        .Q(over_thresh_33_reg_6340[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_342_reg_8500[0]_i_1 
       (.I0(icmp_ln49_226_reg_8485),
        .I1(over_thresh_339_reg_8479[0]),
        .I2(CO),
        .O(over_thresh_342_fu_5748_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_342_reg_8500[1]_i_1 
       (.I0(over_thresh_339_reg_8479[1]),
        .I1(CO),
        .I2(over_thresh_339_reg_8479[0]),
        .I3(icmp_ln49_226_reg_8485),
        .O(over_thresh_342_fu_5748_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_342_reg_8500[2]_i_1 
       (.I0(over_thresh_339_reg_8479[2]),
        .I1(icmp_ln49_226_reg_8485),
        .I2(over_thresh_339_reg_8479[0]),
        .I3(CO),
        .I4(over_thresh_339_reg_8479[1]),
        .O(over_thresh_342_fu_5748_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_342_reg_8500[3]_i_1 
       (.I0(over_thresh_339_reg_8479[3]),
        .I1(over_thresh_339_reg_8479[1]),
        .I2(CO),
        .I3(over_thresh_339_reg_8479[0]),
        .I4(icmp_ln49_226_reg_8485),
        .I5(over_thresh_339_reg_8479[2]),
        .O(over_thresh_342_fu_5748_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_342_reg_8500[4]_i_1 
       (.I0(over_thresh_339_reg_8479[4]),
        .I1(\over_thresh_342_reg_8500[7]_i_2_n_0 ),
        .O(over_thresh_342_fu_5748_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_342_reg_8500[5]_i_1 
       (.I0(over_thresh_339_reg_8479[5]),
        .I1(\over_thresh_342_reg_8500[7]_i_2_n_0 ),
        .I2(over_thresh_339_reg_8479[4]),
        .O(over_thresh_342_fu_5748_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_342_reg_8500[6]_i_1 
       (.I0(over_thresh_339_reg_8479[6]),
        .I1(over_thresh_339_reg_8479[4]),
        .I2(\over_thresh_342_reg_8500[7]_i_2_n_0 ),
        .I3(over_thresh_339_reg_8479[5]),
        .O(over_thresh_342_fu_5748_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_342_reg_8500[7]_i_1 
       (.I0(over_thresh_339_reg_8479[7]),
        .I1(over_thresh_339_reg_8479[5]),
        .I2(\over_thresh_342_reg_8500[7]_i_2_n_0 ),
        .I3(over_thresh_339_reg_8479[4]),
        .I4(over_thresh_339_reg_8479[6]),
        .O(over_thresh_342_fu_5748_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_342_reg_8500[7]_i_2 
       (.I0(over_thresh_339_reg_8479[3]),
        .I1(over_thresh_339_reg_8479[1]),
        .I2(CO),
        .I3(over_thresh_339_reg_8479[0]),
        .I4(icmp_ln49_226_reg_8485),
        .I5(over_thresh_339_reg_8479[2]),
        .O(\over_thresh_342_reg_8500[7]_i_2_n_0 ));
  FDRE \over_thresh_342_reg_8500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[0]),
        .Q(over_thresh_342_reg_8500[0]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[1]),
        .Q(over_thresh_342_reg_8500[1]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[2]),
        .Q(over_thresh_342_reg_8500[2]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[3]),
        .Q(over_thresh_342_reg_8500[3]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[4]),
        .Q(over_thresh_342_reg_8500[4]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[5]),
        .Q(over_thresh_342_reg_8500[5]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[6]),
        .Q(over_thresh_342_reg_8500[6]),
        .R(1'b0));
  FDRE \over_thresh_342_reg_8500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(over_thresh_342_fu_5748_p3[7]),
        .Q(over_thresh_342_reg_8500[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_345_reg_8521[0]_i_1 
       (.I0(icmp_ln49_228_reg_8506),
        .I1(over_thresh_342_reg_8500[0]),
        .I2(CO),
        .O(over_thresh_345_fu_5773_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_345_reg_8521[1]_i_1 
       (.I0(over_thresh_342_reg_8500[1]),
        .I1(CO),
        .I2(over_thresh_342_reg_8500[0]),
        .I3(icmp_ln49_228_reg_8506),
        .O(over_thresh_345_fu_5773_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_345_reg_8521[2]_i_1 
       (.I0(over_thresh_342_reg_8500[2]),
        .I1(icmp_ln49_228_reg_8506),
        .I2(over_thresh_342_reg_8500[0]),
        .I3(CO),
        .I4(over_thresh_342_reg_8500[1]),
        .O(over_thresh_345_fu_5773_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_345_reg_8521[3]_i_1 
       (.I0(over_thresh_342_reg_8500[3]),
        .I1(over_thresh_342_reg_8500[1]),
        .I2(CO),
        .I3(over_thresh_342_reg_8500[0]),
        .I4(icmp_ln49_228_reg_8506),
        .I5(over_thresh_342_reg_8500[2]),
        .O(over_thresh_345_fu_5773_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_345_reg_8521[4]_i_1 
       (.I0(over_thresh_342_reg_8500[4]),
        .I1(\over_thresh_345_reg_8521[7]_i_2_n_0 ),
        .O(over_thresh_345_fu_5773_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_345_reg_8521[5]_i_1 
       (.I0(over_thresh_342_reg_8500[5]),
        .I1(\over_thresh_345_reg_8521[7]_i_2_n_0 ),
        .I2(over_thresh_342_reg_8500[4]),
        .O(over_thresh_345_fu_5773_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_345_reg_8521[6]_i_1 
       (.I0(over_thresh_342_reg_8500[6]),
        .I1(over_thresh_342_reg_8500[4]),
        .I2(\over_thresh_345_reg_8521[7]_i_2_n_0 ),
        .I3(over_thresh_342_reg_8500[5]),
        .O(over_thresh_345_fu_5773_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_345_reg_8521[7]_i_1 
       (.I0(over_thresh_342_reg_8500[7]),
        .I1(over_thresh_342_reg_8500[5]),
        .I2(\over_thresh_345_reg_8521[7]_i_2_n_0 ),
        .I3(over_thresh_342_reg_8500[4]),
        .I4(over_thresh_342_reg_8500[6]),
        .O(over_thresh_345_fu_5773_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_345_reg_8521[7]_i_2 
       (.I0(over_thresh_342_reg_8500[3]),
        .I1(over_thresh_342_reg_8500[1]),
        .I2(CO),
        .I3(over_thresh_342_reg_8500[0]),
        .I4(icmp_ln49_228_reg_8506),
        .I5(over_thresh_342_reg_8500[2]),
        .O(\over_thresh_345_reg_8521[7]_i_2_n_0 ));
  FDRE \over_thresh_345_reg_8521_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[0]),
        .Q(over_thresh_345_reg_8521[0]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[1]),
        .Q(over_thresh_345_reg_8521[1]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[2]),
        .Q(over_thresh_345_reg_8521[2]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[3]),
        .Q(over_thresh_345_reg_8521[3]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[4]),
        .Q(over_thresh_345_reg_8521[4]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[5]),
        .Q(over_thresh_345_reg_8521[5]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[6]),
        .Q(over_thresh_345_reg_8521[6]),
        .R(1'b0));
  FDRE \over_thresh_345_reg_8521_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state117),
        .D(over_thresh_345_fu_5773_p3[7]),
        .Q(over_thresh_345_reg_8521[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_348_reg_8542[0]_i_1 
       (.I0(icmp_ln49_230_reg_8527),
        .I1(over_thresh_345_reg_8521[0]),
        .I2(CO),
        .O(over_thresh_348_fu_5798_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_348_reg_8542[1]_i_1 
       (.I0(over_thresh_345_reg_8521[1]),
        .I1(CO),
        .I2(over_thresh_345_reg_8521[0]),
        .I3(icmp_ln49_230_reg_8527),
        .O(over_thresh_348_fu_5798_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_348_reg_8542[2]_i_1 
       (.I0(over_thresh_345_reg_8521[2]),
        .I1(icmp_ln49_230_reg_8527),
        .I2(over_thresh_345_reg_8521[0]),
        .I3(CO),
        .I4(over_thresh_345_reg_8521[1]),
        .O(over_thresh_348_fu_5798_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_348_reg_8542[3]_i_1 
       (.I0(over_thresh_345_reg_8521[3]),
        .I1(over_thresh_345_reg_8521[1]),
        .I2(CO),
        .I3(over_thresh_345_reg_8521[0]),
        .I4(icmp_ln49_230_reg_8527),
        .I5(over_thresh_345_reg_8521[2]),
        .O(over_thresh_348_fu_5798_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_348_reg_8542[4]_i_1 
       (.I0(over_thresh_345_reg_8521[4]),
        .I1(\over_thresh_348_reg_8542[7]_i_2_n_0 ),
        .O(over_thresh_348_fu_5798_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_348_reg_8542[5]_i_1 
       (.I0(over_thresh_345_reg_8521[5]),
        .I1(\over_thresh_348_reg_8542[7]_i_2_n_0 ),
        .I2(over_thresh_345_reg_8521[4]),
        .O(over_thresh_348_fu_5798_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_348_reg_8542[6]_i_1 
       (.I0(over_thresh_345_reg_8521[6]),
        .I1(over_thresh_345_reg_8521[4]),
        .I2(\over_thresh_348_reg_8542[7]_i_2_n_0 ),
        .I3(over_thresh_345_reg_8521[5]),
        .O(over_thresh_348_fu_5798_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_348_reg_8542[7]_i_1 
       (.I0(over_thresh_345_reg_8521[7]),
        .I1(over_thresh_345_reg_8521[5]),
        .I2(\over_thresh_348_reg_8542[7]_i_2_n_0 ),
        .I3(over_thresh_345_reg_8521[4]),
        .I4(over_thresh_345_reg_8521[6]),
        .O(over_thresh_348_fu_5798_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_348_reg_8542[7]_i_2 
       (.I0(over_thresh_345_reg_8521[3]),
        .I1(over_thresh_345_reg_8521[1]),
        .I2(CO),
        .I3(over_thresh_345_reg_8521[0]),
        .I4(icmp_ln49_230_reg_8527),
        .I5(over_thresh_345_reg_8521[2]),
        .O(\over_thresh_348_reg_8542[7]_i_2_n_0 ));
  FDRE \over_thresh_348_reg_8542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[0]),
        .Q(over_thresh_348_reg_8542[0]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[1]),
        .Q(over_thresh_348_reg_8542[1]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[2]),
        .Q(over_thresh_348_reg_8542[2]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[3]),
        .Q(over_thresh_348_reg_8542[3]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[4]),
        .Q(over_thresh_348_reg_8542[4]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[5]),
        .Q(over_thresh_348_reg_8542[5]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[6]),
        .Q(over_thresh_348_reg_8542[6]),
        .R(1'b0));
  FDRE \over_thresh_348_reg_8542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state118),
        .D(over_thresh_348_fu_5798_p3[7]),
        .Q(over_thresh_348_reg_8542[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_351_reg_8563[0]_i_1 
       (.I0(icmp_ln49_232_reg_8548),
        .I1(over_thresh_348_reg_8542[0]),
        .I2(CO),
        .O(over_thresh_351_fu_5823_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_351_reg_8563[1]_i_1 
       (.I0(over_thresh_348_reg_8542[1]),
        .I1(CO),
        .I2(over_thresh_348_reg_8542[0]),
        .I3(icmp_ln49_232_reg_8548),
        .O(over_thresh_351_fu_5823_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_351_reg_8563[2]_i_1 
       (.I0(over_thresh_348_reg_8542[2]),
        .I1(icmp_ln49_232_reg_8548),
        .I2(over_thresh_348_reg_8542[0]),
        .I3(CO),
        .I4(over_thresh_348_reg_8542[1]),
        .O(over_thresh_351_fu_5823_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_351_reg_8563[3]_i_1 
       (.I0(over_thresh_348_reg_8542[3]),
        .I1(over_thresh_348_reg_8542[1]),
        .I2(CO),
        .I3(over_thresh_348_reg_8542[0]),
        .I4(icmp_ln49_232_reg_8548),
        .I5(over_thresh_348_reg_8542[2]),
        .O(over_thresh_351_fu_5823_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_351_reg_8563[4]_i_1 
       (.I0(over_thresh_348_reg_8542[4]),
        .I1(\over_thresh_351_reg_8563[7]_i_2_n_0 ),
        .O(over_thresh_351_fu_5823_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_351_reg_8563[5]_i_1 
       (.I0(over_thresh_348_reg_8542[5]),
        .I1(\over_thresh_351_reg_8563[7]_i_2_n_0 ),
        .I2(over_thresh_348_reg_8542[4]),
        .O(over_thresh_351_fu_5823_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_351_reg_8563[6]_i_1 
       (.I0(over_thresh_348_reg_8542[6]),
        .I1(over_thresh_348_reg_8542[4]),
        .I2(\over_thresh_351_reg_8563[7]_i_2_n_0 ),
        .I3(over_thresh_348_reg_8542[5]),
        .O(over_thresh_351_fu_5823_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_351_reg_8563[7]_i_1 
       (.I0(over_thresh_348_reg_8542[7]),
        .I1(over_thresh_348_reg_8542[5]),
        .I2(\over_thresh_351_reg_8563[7]_i_2_n_0 ),
        .I3(over_thresh_348_reg_8542[4]),
        .I4(over_thresh_348_reg_8542[6]),
        .O(over_thresh_351_fu_5823_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_351_reg_8563[7]_i_2 
       (.I0(over_thresh_348_reg_8542[3]),
        .I1(over_thresh_348_reg_8542[1]),
        .I2(CO),
        .I3(over_thresh_348_reg_8542[0]),
        .I4(icmp_ln49_232_reg_8548),
        .I5(over_thresh_348_reg_8542[2]),
        .O(\over_thresh_351_reg_8563[7]_i_2_n_0 ));
  FDRE \over_thresh_351_reg_8563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[0]),
        .Q(over_thresh_351_reg_8563[0]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[1]),
        .Q(over_thresh_351_reg_8563[1]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[2]),
        .Q(over_thresh_351_reg_8563[2]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[3]),
        .Q(over_thresh_351_reg_8563[3]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[4]),
        .Q(over_thresh_351_reg_8563[4]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[5]),
        .Q(over_thresh_351_reg_8563[5]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[6]),
        .Q(over_thresh_351_reg_8563[6]),
        .R(1'b0));
  FDRE \over_thresh_351_reg_8563_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state119),
        .D(over_thresh_351_fu_5823_p3[7]),
        .Q(over_thresh_351_reg_8563[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_354_reg_8584[0]_i_1 
       (.I0(icmp_ln49_234_reg_8569),
        .I1(over_thresh_351_reg_8563[0]),
        .I2(CO),
        .O(over_thresh_354_fu_5848_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_354_reg_8584[1]_i_1 
       (.I0(over_thresh_351_reg_8563[1]),
        .I1(CO),
        .I2(over_thresh_351_reg_8563[0]),
        .I3(icmp_ln49_234_reg_8569),
        .O(over_thresh_354_fu_5848_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_354_reg_8584[2]_i_1 
       (.I0(over_thresh_351_reg_8563[2]),
        .I1(icmp_ln49_234_reg_8569),
        .I2(over_thresh_351_reg_8563[0]),
        .I3(CO),
        .I4(over_thresh_351_reg_8563[1]),
        .O(over_thresh_354_fu_5848_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_354_reg_8584[3]_i_1 
       (.I0(over_thresh_351_reg_8563[3]),
        .I1(over_thresh_351_reg_8563[1]),
        .I2(CO),
        .I3(over_thresh_351_reg_8563[0]),
        .I4(icmp_ln49_234_reg_8569),
        .I5(over_thresh_351_reg_8563[2]),
        .O(over_thresh_354_fu_5848_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_354_reg_8584[4]_i_1 
       (.I0(over_thresh_351_reg_8563[4]),
        .I1(\over_thresh_354_reg_8584[7]_i_2_n_0 ),
        .O(over_thresh_354_fu_5848_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_354_reg_8584[5]_i_1 
       (.I0(over_thresh_351_reg_8563[5]),
        .I1(\over_thresh_354_reg_8584[7]_i_2_n_0 ),
        .I2(over_thresh_351_reg_8563[4]),
        .O(over_thresh_354_fu_5848_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_354_reg_8584[6]_i_1 
       (.I0(over_thresh_351_reg_8563[6]),
        .I1(over_thresh_351_reg_8563[4]),
        .I2(\over_thresh_354_reg_8584[7]_i_2_n_0 ),
        .I3(over_thresh_351_reg_8563[5]),
        .O(over_thresh_354_fu_5848_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_354_reg_8584[7]_i_1 
       (.I0(over_thresh_351_reg_8563[7]),
        .I1(over_thresh_351_reg_8563[5]),
        .I2(\over_thresh_354_reg_8584[7]_i_2_n_0 ),
        .I3(over_thresh_351_reg_8563[4]),
        .I4(over_thresh_351_reg_8563[6]),
        .O(over_thresh_354_fu_5848_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_354_reg_8584[7]_i_2 
       (.I0(over_thresh_351_reg_8563[3]),
        .I1(over_thresh_351_reg_8563[1]),
        .I2(CO),
        .I3(over_thresh_351_reg_8563[0]),
        .I4(icmp_ln49_234_reg_8569),
        .I5(over_thresh_351_reg_8563[2]),
        .O(\over_thresh_354_reg_8584[7]_i_2_n_0 ));
  FDRE \over_thresh_354_reg_8584_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[0]),
        .Q(over_thresh_354_reg_8584[0]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[1]),
        .Q(over_thresh_354_reg_8584[1]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[2]),
        .Q(over_thresh_354_reg_8584[2]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[3]),
        .Q(over_thresh_354_reg_8584[3]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[4]),
        .Q(over_thresh_354_reg_8584[4]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[5]),
        .Q(over_thresh_354_reg_8584[5]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[6]),
        .Q(over_thresh_354_reg_8584[6]),
        .R(1'b0));
  FDRE \over_thresh_354_reg_8584_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(over_thresh_354_fu_5848_p3[7]),
        .Q(over_thresh_354_reg_8584[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_357_reg_8605[0]_i_1 
       (.I0(icmp_ln49_236_reg_8590),
        .I1(over_thresh_354_reg_8584[0]),
        .I2(CO),
        .O(over_thresh_357_fu_5873_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_357_reg_8605[1]_i_1 
       (.I0(over_thresh_354_reg_8584[1]),
        .I1(CO),
        .I2(over_thresh_354_reg_8584[0]),
        .I3(icmp_ln49_236_reg_8590),
        .O(over_thresh_357_fu_5873_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_357_reg_8605[2]_i_1 
       (.I0(over_thresh_354_reg_8584[2]),
        .I1(icmp_ln49_236_reg_8590),
        .I2(over_thresh_354_reg_8584[0]),
        .I3(CO),
        .I4(over_thresh_354_reg_8584[1]),
        .O(over_thresh_357_fu_5873_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_357_reg_8605[3]_i_1 
       (.I0(over_thresh_354_reg_8584[3]),
        .I1(over_thresh_354_reg_8584[1]),
        .I2(CO),
        .I3(over_thresh_354_reg_8584[0]),
        .I4(icmp_ln49_236_reg_8590),
        .I5(over_thresh_354_reg_8584[2]),
        .O(over_thresh_357_fu_5873_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_357_reg_8605[4]_i_1 
       (.I0(over_thresh_354_reg_8584[4]),
        .I1(\over_thresh_357_reg_8605[7]_i_2_n_0 ),
        .O(over_thresh_357_fu_5873_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_357_reg_8605[5]_i_1 
       (.I0(over_thresh_354_reg_8584[5]),
        .I1(\over_thresh_357_reg_8605[7]_i_2_n_0 ),
        .I2(over_thresh_354_reg_8584[4]),
        .O(over_thresh_357_fu_5873_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_357_reg_8605[6]_i_1 
       (.I0(over_thresh_354_reg_8584[6]),
        .I1(over_thresh_354_reg_8584[4]),
        .I2(\over_thresh_357_reg_8605[7]_i_2_n_0 ),
        .I3(over_thresh_354_reg_8584[5]),
        .O(over_thresh_357_fu_5873_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_357_reg_8605[7]_i_1 
       (.I0(over_thresh_354_reg_8584[7]),
        .I1(over_thresh_354_reg_8584[5]),
        .I2(\over_thresh_357_reg_8605[7]_i_2_n_0 ),
        .I3(over_thresh_354_reg_8584[4]),
        .I4(over_thresh_354_reg_8584[6]),
        .O(over_thresh_357_fu_5873_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_357_reg_8605[7]_i_2 
       (.I0(over_thresh_354_reg_8584[3]),
        .I1(over_thresh_354_reg_8584[1]),
        .I2(CO),
        .I3(over_thresh_354_reg_8584[0]),
        .I4(icmp_ln49_236_reg_8590),
        .I5(over_thresh_354_reg_8584[2]),
        .O(\over_thresh_357_reg_8605[7]_i_2_n_0 ));
  FDRE \over_thresh_357_reg_8605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[0]),
        .Q(over_thresh_357_reg_8605[0]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[1]),
        .Q(over_thresh_357_reg_8605[1]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[2]),
        .Q(over_thresh_357_reg_8605[2]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[3]),
        .Q(over_thresh_357_reg_8605[3]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[4]),
        .Q(over_thresh_357_reg_8605[4]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[5]),
        .Q(over_thresh_357_reg_8605[5]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[6]),
        .Q(over_thresh_357_reg_8605[6]),
        .R(1'b0));
  FDRE \over_thresh_357_reg_8605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state121),
        .D(over_thresh_357_fu_5873_p3[7]),
        .Q(over_thresh_357_reg_8605[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_360_reg_8626[0]_i_1 
       (.I0(icmp_ln49_238_reg_8611),
        .I1(over_thresh_357_reg_8605[0]),
        .I2(CO),
        .O(over_thresh_360_fu_5898_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_360_reg_8626[1]_i_1 
       (.I0(over_thresh_357_reg_8605[1]),
        .I1(CO),
        .I2(over_thresh_357_reg_8605[0]),
        .I3(icmp_ln49_238_reg_8611),
        .O(over_thresh_360_fu_5898_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_360_reg_8626[2]_i_1 
       (.I0(over_thresh_357_reg_8605[2]),
        .I1(icmp_ln49_238_reg_8611),
        .I2(over_thresh_357_reg_8605[0]),
        .I3(CO),
        .I4(over_thresh_357_reg_8605[1]),
        .O(over_thresh_360_fu_5898_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_360_reg_8626[3]_i_1 
       (.I0(over_thresh_357_reg_8605[3]),
        .I1(over_thresh_357_reg_8605[1]),
        .I2(CO),
        .I3(over_thresh_357_reg_8605[0]),
        .I4(icmp_ln49_238_reg_8611),
        .I5(over_thresh_357_reg_8605[2]),
        .O(over_thresh_360_fu_5898_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_360_reg_8626[4]_i_1 
       (.I0(over_thresh_357_reg_8605[4]),
        .I1(\over_thresh_360_reg_8626[7]_i_2_n_0 ),
        .O(over_thresh_360_fu_5898_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_360_reg_8626[5]_i_1 
       (.I0(over_thresh_357_reg_8605[5]),
        .I1(\over_thresh_360_reg_8626[7]_i_2_n_0 ),
        .I2(over_thresh_357_reg_8605[4]),
        .O(over_thresh_360_fu_5898_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_360_reg_8626[6]_i_1 
       (.I0(over_thresh_357_reg_8605[6]),
        .I1(over_thresh_357_reg_8605[4]),
        .I2(\over_thresh_360_reg_8626[7]_i_2_n_0 ),
        .I3(over_thresh_357_reg_8605[5]),
        .O(over_thresh_360_fu_5898_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_360_reg_8626[7]_i_1 
       (.I0(over_thresh_357_reg_8605[7]),
        .I1(over_thresh_357_reg_8605[5]),
        .I2(\over_thresh_360_reg_8626[7]_i_2_n_0 ),
        .I3(over_thresh_357_reg_8605[4]),
        .I4(over_thresh_357_reg_8605[6]),
        .O(over_thresh_360_fu_5898_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_360_reg_8626[7]_i_2 
       (.I0(over_thresh_357_reg_8605[3]),
        .I1(over_thresh_357_reg_8605[1]),
        .I2(CO),
        .I3(over_thresh_357_reg_8605[0]),
        .I4(icmp_ln49_238_reg_8611),
        .I5(over_thresh_357_reg_8605[2]),
        .O(\over_thresh_360_reg_8626[7]_i_2_n_0 ));
  FDRE \over_thresh_360_reg_8626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[0]),
        .Q(over_thresh_360_reg_8626[0]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[1]),
        .Q(over_thresh_360_reg_8626[1]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[2]),
        .Q(over_thresh_360_reg_8626[2]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[3]),
        .Q(over_thresh_360_reg_8626[3]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[4]),
        .Q(over_thresh_360_reg_8626[4]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[5]),
        .Q(over_thresh_360_reg_8626[5]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[6]),
        .Q(over_thresh_360_reg_8626[6]),
        .R(1'b0));
  FDRE \over_thresh_360_reg_8626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state122),
        .D(over_thresh_360_fu_5898_p3[7]),
        .Q(over_thresh_360_reg_8626[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_363_reg_8647[0]_i_1 
       (.I0(icmp_ln49_240_reg_8632),
        .I1(over_thresh_360_reg_8626[0]),
        .I2(CO),
        .O(over_thresh_363_fu_5923_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_363_reg_8647[1]_i_1 
       (.I0(over_thresh_360_reg_8626[1]),
        .I1(CO),
        .I2(over_thresh_360_reg_8626[0]),
        .I3(icmp_ln49_240_reg_8632),
        .O(over_thresh_363_fu_5923_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_363_reg_8647[2]_i_1 
       (.I0(over_thresh_360_reg_8626[2]),
        .I1(icmp_ln49_240_reg_8632),
        .I2(over_thresh_360_reg_8626[0]),
        .I3(CO),
        .I4(over_thresh_360_reg_8626[1]),
        .O(over_thresh_363_fu_5923_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_363_reg_8647[3]_i_1 
       (.I0(over_thresh_360_reg_8626[3]),
        .I1(over_thresh_360_reg_8626[1]),
        .I2(CO),
        .I3(over_thresh_360_reg_8626[0]),
        .I4(icmp_ln49_240_reg_8632),
        .I5(over_thresh_360_reg_8626[2]),
        .O(over_thresh_363_fu_5923_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_363_reg_8647[4]_i_1 
       (.I0(over_thresh_360_reg_8626[4]),
        .I1(\over_thresh_363_reg_8647[7]_i_2_n_0 ),
        .O(over_thresh_363_fu_5923_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_363_reg_8647[5]_i_1 
       (.I0(over_thresh_360_reg_8626[5]),
        .I1(\over_thresh_363_reg_8647[7]_i_2_n_0 ),
        .I2(over_thresh_360_reg_8626[4]),
        .O(over_thresh_363_fu_5923_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_363_reg_8647[6]_i_1 
       (.I0(over_thresh_360_reg_8626[6]),
        .I1(over_thresh_360_reg_8626[4]),
        .I2(\over_thresh_363_reg_8647[7]_i_2_n_0 ),
        .I3(over_thresh_360_reg_8626[5]),
        .O(over_thresh_363_fu_5923_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_363_reg_8647[7]_i_1 
       (.I0(over_thresh_360_reg_8626[7]),
        .I1(over_thresh_360_reg_8626[5]),
        .I2(\over_thresh_363_reg_8647[7]_i_2_n_0 ),
        .I3(over_thresh_360_reg_8626[4]),
        .I4(over_thresh_360_reg_8626[6]),
        .O(over_thresh_363_fu_5923_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_363_reg_8647[7]_i_2 
       (.I0(over_thresh_360_reg_8626[3]),
        .I1(over_thresh_360_reg_8626[1]),
        .I2(CO),
        .I3(over_thresh_360_reg_8626[0]),
        .I4(icmp_ln49_240_reg_8632),
        .I5(over_thresh_360_reg_8626[2]),
        .O(\over_thresh_363_reg_8647[7]_i_2_n_0 ));
  FDRE \over_thresh_363_reg_8647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[0]),
        .Q(over_thresh_363_reg_8647[0]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[1]),
        .Q(over_thresh_363_reg_8647[1]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[2]),
        .Q(over_thresh_363_reg_8647[2]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[3]),
        .Q(over_thresh_363_reg_8647[3]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[4]),
        .Q(over_thresh_363_reg_8647[4]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[5]),
        .Q(over_thresh_363_reg_8647[5]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[6]),
        .Q(over_thresh_363_reg_8647[6]),
        .R(1'b0));
  FDRE \over_thresh_363_reg_8647_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state123),
        .D(over_thresh_363_fu_5923_p3[7]),
        .Q(over_thresh_363_reg_8647[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_366_reg_8668[0]_i_1 
       (.I0(icmp_ln49_242_reg_8653),
        .I1(over_thresh_363_reg_8647[0]),
        .I2(CO),
        .O(over_thresh_366_fu_5948_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_366_reg_8668[1]_i_1 
       (.I0(over_thresh_363_reg_8647[1]),
        .I1(CO),
        .I2(over_thresh_363_reg_8647[0]),
        .I3(icmp_ln49_242_reg_8653),
        .O(over_thresh_366_fu_5948_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_366_reg_8668[2]_i_1 
       (.I0(over_thresh_363_reg_8647[2]),
        .I1(icmp_ln49_242_reg_8653),
        .I2(over_thresh_363_reg_8647[0]),
        .I3(CO),
        .I4(over_thresh_363_reg_8647[1]),
        .O(over_thresh_366_fu_5948_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_366_reg_8668[3]_i_1 
       (.I0(over_thresh_363_reg_8647[3]),
        .I1(over_thresh_363_reg_8647[1]),
        .I2(CO),
        .I3(over_thresh_363_reg_8647[0]),
        .I4(icmp_ln49_242_reg_8653),
        .I5(over_thresh_363_reg_8647[2]),
        .O(over_thresh_366_fu_5948_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_366_reg_8668[4]_i_1 
       (.I0(over_thresh_363_reg_8647[4]),
        .I1(\over_thresh_366_reg_8668[7]_i_2_n_0 ),
        .O(over_thresh_366_fu_5948_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_366_reg_8668[5]_i_1 
       (.I0(over_thresh_363_reg_8647[5]),
        .I1(\over_thresh_366_reg_8668[7]_i_2_n_0 ),
        .I2(over_thresh_363_reg_8647[4]),
        .O(over_thresh_366_fu_5948_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_366_reg_8668[6]_i_1 
       (.I0(over_thresh_363_reg_8647[6]),
        .I1(over_thresh_363_reg_8647[4]),
        .I2(\over_thresh_366_reg_8668[7]_i_2_n_0 ),
        .I3(over_thresh_363_reg_8647[5]),
        .O(over_thresh_366_fu_5948_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_366_reg_8668[7]_i_1 
       (.I0(over_thresh_363_reg_8647[7]),
        .I1(over_thresh_363_reg_8647[5]),
        .I2(\over_thresh_366_reg_8668[7]_i_2_n_0 ),
        .I3(over_thresh_363_reg_8647[4]),
        .I4(over_thresh_363_reg_8647[6]),
        .O(over_thresh_366_fu_5948_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_366_reg_8668[7]_i_2 
       (.I0(over_thresh_363_reg_8647[3]),
        .I1(over_thresh_363_reg_8647[1]),
        .I2(CO),
        .I3(over_thresh_363_reg_8647[0]),
        .I4(icmp_ln49_242_reg_8653),
        .I5(over_thresh_363_reg_8647[2]),
        .O(\over_thresh_366_reg_8668[7]_i_2_n_0 ));
  FDRE \over_thresh_366_reg_8668_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[0]),
        .Q(over_thresh_366_reg_8668[0]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[1]),
        .Q(over_thresh_366_reg_8668[1]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[2]),
        .Q(over_thresh_366_reg_8668[2]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[3]),
        .Q(over_thresh_366_reg_8668[3]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[4]),
        .Q(over_thresh_366_reg_8668[4]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[5]),
        .Q(over_thresh_366_reg_8668[5]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[6]),
        .Q(over_thresh_366_reg_8668[6]),
        .R(1'b0));
  FDRE \over_thresh_366_reg_8668_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state124),
        .D(over_thresh_366_fu_5948_p3[7]),
        .Q(over_thresh_366_reg_8668[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_369_reg_8689[0]_i_1 
       (.I0(icmp_ln49_244_reg_8674),
        .I1(over_thresh_366_reg_8668[0]),
        .I2(CO),
        .O(over_thresh_369_fu_5973_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_369_reg_8689[1]_i_1 
       (.I0(over_thresh_366_reg_8668[1]),
        .I1(CO),
        .I2(over_thresh_366_reg_8668[0]),
        .I3(icmp_ln49_244_reg_8674),
        .O(over_thresh_369_fu_5973_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_369_reg_8689[2]_i_1 
       (.I0(over_thresh_366_reg_8668[2]),
        .I1(icmp_ln49_244_reg_8674),
        .I2(over_thresh_366_reg_8668[0]),
        .I3(CO),
        .I4(over_thresh_366_reg_8668[1]),
        .O(over_thresh_369_fu_5973_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_369_reg_8689[3]_i_1 
       (.I0(over_thresh_366_reg_8668[3]),
        .I1(over_thresh_366_reg_8668[1]),
        .I2(CO),
        .I3(over_thresh_366_reg_8668[0]),
        .I4(icmp_ln49_244_reg_8674),
        .I5(over_thresh_366_reg_8668[2]),
        .O(over_thresh_369_fu_5973_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_369_reg_8689[4]_i_1 
       (.I0(over_thresh_366_reg_8668[4]),
        .I1(\over_thresh_369_reg_8689[7]_i_2_n_0 ),
        .O(over_thresh_369_fu_5973_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_369_reg_8689[5]_i_1 
       (.I0(over_thresh_366_reg_8668[5]),
        .I1(\over_thresh_369_reg_8689[7]_i_2_n_0 ),
        .I2(over_thresh_366_reg_8668[4]),
        .O(over_thresh_369_fu_5973_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_369_reg_8689[6]_i_1 
       (.I0(over_thresh_366_reg_8668[6]),
        .I1(over_thresh_366_reg_8668[4]),
        .I2(\over_thresh_369_reg_8689[7]_i_2_n_0 ),
        .I3(over_thresh_366_reg_8668[5]),
        .O(over_thresh_369_fu_5973_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_369_reg_8689[7]_i_1 
       (.I0(over_thresh_366_reg_8668[7]),
        .I1(over_thresh_366_reg_8668[5]),
        .I2(\over_thresh_369_reg_8689[7]_i_2_n_0 ),
        .I3(over_thresh_366_reg_8668[4]),
        .I4(over_thresh_366_reg_8668[6]),
        .O(over_thresh_369_fu_5973_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_369_reg_8689[7]_i_2 
       (.I0(over_thresh_366_reg_8668[3]),
        .I1(over_thresh_366_reg_8668[1]),
        .I2(CO),
        .I3(over_thresh_366_reg_8668[0]),
        .I4(icmp_ln49_244_reg_8674),
        .I5(over_thresh_366_reg_8668[2]),
        .O(\over_thresh_369_reg_8689[7]_i_2_n_0 ));
  FDRE \over_thresh_369_reg_8689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[0]),
        .Q(over_thresh_369_reg_8689[0]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[1]),
        .Q(over_thresh_369_reg_8689[1]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[2]),
        .Q(over_thresh_369_reg_8689[2]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[3]),
        .Q(over_thresh_369_reg_8689[3]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[4]),
        .Q(over_thresh_369_reg_8689[4]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[5]),
        .Q(over_thresh_369_reg_8689[5]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[6]),
        .Q(over_thresh_369_reg_8689[6]),
        .R(1'b0));
  FDRE \over_thresh_369_reg_8689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state125),
        .D(over_thresh_369_fu_5973_p3[7]),
        .Q(over_thresh_369_reg_8689[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_36_reg_6361[0]_i_1 
       (.I0(icmp_ln49_22_reg_6346),
        .I1(over_thresh_33_reg_6340[0]),
        .I2(CO),
        .O(over_thresh_36_fu_3183_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_36_reg_6361[1]_i_1 
       (.I0(over_thresh_33_reg_6340[1]),
        .I1(CO),
        .I2(over_thresh_33_reg_6340[0]),
        .I3(icmp_ln49_22_reg_6346),
        .O(over_thresh_36_fu_3183_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_36_reg_6361[2]_i_1 
       (.I0(over_thresh_33_reg_6340[2]),
        .I1(icmp_ln49_22_reg_6346),
        .I2(over_thresh_33_reg_6340[0]),
        .I3(CO),
        .I4(over_thresh_33_reg_6340[1]),
        .O(over_thresh_36_fu_3183_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_36_reg_6361[3]_i_1 
       (.I0(over_thresh_33_reg_6340[3]),
        .I1(over_thresh_33_reg_6340[1]),
        .I2(CO),
        .I3(over_thresh_33_reg_6340[0]),
        .I4(icmp_ln49_22_reg_6346),
        .I5(over_thresh_33_reg_6340[2]),
        .O(over_thresh_36_fu_3183_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_36_reg_6361[4]_i_1 
       (.I0(over_thresh_33_reg_6340[4]),
        .I1(\over_thresh_36_reg_6361[4]_i_2_n_0 ),
        .I2(over_thresh_33_reg_6340[3]),
        .O(over_thresh_36_fu_3183_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_36_reg_6361[4]_i_2 
       (.I0(over_thresh_33_reg_6340[2]),
        .I1(icmp_ln49_22_reg_6346),
        .I2(over_thresh_33_reg_6340[0]),
        .I3(CO),
        .I4(over_thresh_33_reg_6340[1]),
        .O(\over_thresh_36_reg_6361[4]_i_2_n_0 ));
  FDRE \over_thresh_36_reg_6361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3183_p3[0]),
        .Q(over_thresh_36_reg_6361[0]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3183_p3[1]),
        .Q(over_thresh_36_reg_6361[1]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3183_p3[2]),
        .Q(over_thresh_36_reg_6361[2]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3183_p3[3]),
        .Q(over_thresh_36_reg_6361[3]),
        .R(1'b0));
  FDRE \over_thresh_36_reg_6361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(over_thresh_36_fu_3183_p3[4]),
        .Q(over_thresh_36_reg_6361[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_372_reg_8710[0]_i_1 
       (.I0(icmp_ln49_246_reg_8695),
        .I1(over_thresh_369_reg_8689[0]),
        .I2(CO),
        .O(over_thresh_372_fu_5998_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_372_reg_8710[1]_i_1 
       (.I0(over_thresh_369_reg_8689[1]),
        .I1(CO),
        .I2(over_thresh_369_reg_8689[0]),
        .I3(icmp_ln49_246_reg_8695),
        .O(over_thresh_372_fu_5998_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_372_reg_8710[2]_i_1 
       (.I0(over_thresh_369_reg_8689[2]),
        .I1(icmp_ln49_246_reg_8695),
        .I2(over_thresh_369_reg_8689[0]),
        .I3(CO),
        .I4(over_thresh_369_reg_8689[1]),
        .O(over_thresh_372_fu_5998_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_372_reg_8710[3]_i_1 
       (.I0(over_thresh_369_reg_8689[3]),
        .I1(over_thresh_369_reg_8689[1]),
        .I2(CO),
        .I3(over_thresh_369_reg_8689[0]),
        .I4(icmp_ln49_246_reg_8695),
        .I5(over_thresh_369_reg_8689[2]),
        .O(over_thresh_372_fu_5998_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_372_reg_8710[4]_i_1 
       (.I0(over_thresh_369_reg_8689[4]),
        .I1(\over_thresh_372_reg_8710[7]_i_2_n_0 ),
        .O(over_thresh_372_fu_5998_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_372_reg_8710[5]_i_1 
       (.I0(over_thresh_369_reg_8689[5]),
        .I1(\over_thresh_372_reg_8710[7]_i_2_n_0 ),
        .I2(over_thresh_369_reg_8689[4]),
        .O(over_thresh_372_fu_5998_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_372_reg_8710[6]_i_1 
       (.I0(over_thresh_369_reg_8689[6]),
        .I1(over_thresh_369_reg_8689[4]),
        .I2(\over_thresh_372_reg_8710[7]_i_2_n_0 ),
        .I3(over_thresh_369_reg_8689[5]),
        .O(over_thresh_372_fu_5998_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \over_thresh_372_reg_8710[7]_i_1 
       (.I0(over_thresh_369_reg_8689[7]),
        .I1(over_thresh_369_reg_8689[5]),
        .I2(\over_thresh_372_reg_8710[7]_i_2_n_0 ),
        .I3(over_thresh_369_reg_8689[4]),
        .I4(over_thresh_369_reg_8689[6]),
        .O(over_thresh_372_fu_5998_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_372_reg_8710[7]_i_2 
       (.I0(over_thresh_369_reg_8689[3]),
        .I1(over_thresh_369_reg_8689[1]),
        .I2(CO),
        .I3(over_thresh_369_reg_8689[0]),
        .I4(icmp_ln49_246_reg_8695),
        .I5(over_thresh_369_reg_8689[2]),
        .O(\over_thresh_372_reg_8710[7]_i_2_n_0 ));
  FDRE \over_thresh_372_reg_8710_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[0]),
        .Q(over_thresh_372_reg_8710[0]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[1]),
        .Q(over_thresh_372_reg_8710[1]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[2]),
        .Q(over_thresh_372_reg_8710[2]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[3]),
        .Q(over_thresh_372_reg_8710[3]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[4]),
        .Q(over_thresh_372_reg_8710[4]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[5]),
        .Q(over_thresh_372_reg_8710[5]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[6]),
        .Q(over_thresh_372_reg_8710[6]),
        .R(1'b0));
  FDRE \over_thresh_372_reg_8710_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state126),
        .D(over_thresh_372_fu_5998_p3[7]),
        .Q(over_thresh_372_reg_8710[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_375_reg_8726[0]_i_1 
       (.I0(over_thresh_372_reg_8710[0]),
        .I1(icmp_ln49_248_reg_8716),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .O(over_thresh_375_fu_6023_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \over_thresh_375_reg_8726[1]_i_1 
       (.I0(over_thresh_372_reg_8710[0]),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(icmp_ln49_248_reg_8716),
        .I3(over_thresh_372_reg_8710[1]),
        .O(over_thresh_375_fu_6023_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \over_thresh_375_reg_8726[2]_i_1 
       (.I0(icmp_ln49_248_reg_8716),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(over_thresh_372_reg_8710[0]),
        .I3(over_thresh_372_reg_8710[1]),
        .I4(over_thresh_372_reg_8710[2]),
        .O(over_thresh_375_fu_6023_p3[2]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \over_thresh_375_reg_8726[3]_i_1 
       (.I0(over_thresh_372_reg_8710[1]),
        .I1(over_thresh_372_reg_8710[0]),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I3(icmp_ln49_248_reg_8716),
        .I4(over_thresh_372_reg_8710[2]),
        .I5(over_thresh_372_reg_8710[3]),
        .O(over_thresh_375_fu_6023_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_375_reg_8726[4]_i_1 
       (.I0(\over_thresh_375_reg_8726[7]_i_2_n_0 ),
        .I1(over_thresh_372_reg_8710[4]),
        .O(over_thresh_375_fu_6023_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_375_reg_8726[5]_i_1 
       (.I0(\over_thresh_375_reg_8726[7]_i_2_n_0 ),
        .I1(over_thresh_372_reg_8710[4]),
        .I2(over_thresh_372_reg_8710[5]),
        .O(over_thresh_375_fu_6023_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_375_reg_8726[6]_i_1 
       (.I0(over_thresh_372_reg_8710[4]),
        .I1(\over_thresh_375_reg_8726[7]_i_2_n_0 ),
        .I2(over_thresh_372_reg_8710[5]),
        .I3(over_thresh_372_reg_8710[6]),
        .O(over_thresh_375_fu_6023_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_375_reg_8726[7]_i_1 
       (.I0(over_thresh_372_reg_8710[5]),
        .I1(\over_thresh_375_reg_8726[7]_i_2_n_0 ),
        .I2(over_thresh_372_reg_8710[4]),
        .I3(over_thresh_372_reg_8710[6]),
        .I4(over_thresh_372_reg_8710[7]),
        .O(over_thresh_375_fu_6023_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_375_reg_8726[7]_i_2 
       (.I0(over_thresh_372_reg_8710[3]),
        .I1(over_thresh_372_reg_8710[1]),
        .I2(over_thresh_372_reg_8710[0]),
        .I3(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I4(icmp_ln49_248_reg_8716),
        .I5(over_thresh_372_reg_8710[2]),
        .O(\over_thresh_375_reg_8726[7]_i_2_n_0 ));
  FDRE \over_thresh_375_reg_8726_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[0]),
        .Q(over_thresh_375_reg_8726[0]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[1]),
        .Q(over_thresh_375_reg_8726[1]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[2]),
        .Q(over_thresh_375_reg_8726[2]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[3]),
        .Q(over_thresh_375_reg_8726[3]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[4]),
        .Q(over_thresh_375_reg_8726[4]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[5]),
        .Q(over_thresh_375_reg_8726[5]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[6]),
        .Q(over_thresh_375_reg_8726[6]),
        .R(1'b0));
  FDRE \over_thresh_375_reg_8726_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state127),
        .D(over_thresh_375_fu_6023_p3[7]),
        .Q(over_thresh_375_reg_8726[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_376_reg_8742[0]_i_1 
       (.I0(over_thresh_375_reg_8726[0]),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .O(over_thresh_376_fu_6036_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_376_reg_8742[1]_i_1 
       (.I0(over_thresh_375_reg_8726[0]),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(over_thresh_375_reg_8726[1]),
        .O(over_thresh_376_fu_6036_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_376_reg_8742[2]_i_1 
       (.I0(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I1(over_thresh_375_reg_8726[0]),
        .I2(over_thresh_375_reg_8726[1]),
        .I3(over_thresh_375_reg_8726[2]),
        .O(over_thresh_376_fu_6036_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_376_reg_8742[3]_i_1 
       (.I0(over_thresh_375_reg_8726[1]),
        .I1(over_thresh_375_reg_8726[0]),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I3(over_thresh_375_reg_8726[2]),
        .I4(over_thresh_375_reg_8726[3]),
        .O(over_thresh_376_fu_6036_p3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \over_thresh_376_reg_8742[4]_i_1 
       (.I0(over_thresh_375_reg_8726[2]),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(over_thresh_375_reg_8726[0]),
        .I3(over_thresh_375_reg_8726[1]),
        .I4(over_thresh_375_reg_8726[3]),
        .I5(over_thresh_375_reg_8726[4]),
        .O(over_thresh_376_fu_6036_p3[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_376_reg_8742[5]_i_1 
       (.I0(\over_thresh_376_reg_8742[7]_i_2_n_0 ),
        .I1(over_thresh_375_reg_8726[5]),
        .O(over_thresh_376_fu_6036_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_376_reg_8742[6]_i_1 
       (.I0(\over_thresh_376_reg_8742[7]_i_2_n_0 ),
        .I1(over_thresh_375_reg_8726[5]),
        .I2(over_thresh_375_reg_8726[6]),
        .O(over_thresh_376_fu_6036_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_376_reg_8742[7]_i_1 
       (.I0(over_thresh_375_reg_8726[5]),
        .I1(\over_thresh_376_reg_8742[7]_i_2_n_0 ),
        .I2(over_thresh_375_reg_8726[6]),
        .I3(over_thresh_375_reg_8726[7]),
        .O(over_thresh_376_fu_6036_p3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \over_thresh_376_reg_8742[7]_i_2 
       (.I0(over_thresh_375_reg_8726[4]),
        .I1(over_thresh_375_reg_8726[2]),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I3(over_thresh_375_reg_8726[0]),
        .I4(over_thresh_375_reg_8726[1]),
        .I5(over_thresh_375_reg_8726[3]),
        .O(\over_thresh_376_reg_8742[7]_i_2_n_0 ));
  FDRE \over_thresh_376_reg_8742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[0]),
        .Q(over_thresh_376_reg_8742[0]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[1]),
        .Q(over_thresh_376_reg_8742[1]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[2]),
        .Q(over_thresh_376_reg_8742[2]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[3]),
        .Q(over_thresh_376_reg_8742[3]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[4]),
        .Q(over_thresh_376_reg_8742[4]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[5]),
        .Q(over_thresh_376_reg_8742[5]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[6]),
        .Q(over_thresh_376_reg_8742[6]),
        .R(1'b0));
  FDRE \over_thresh_376_reg_8742_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state128),
        .D(over_thresh_376_fu_6036_p3[7]),
        .Q(over_thresh_376_reg_8742[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_379_reg_8763[0]_i_1 
       (.I0(over_thresh_376_reg_8742[0]),
        .I1(icmp_ln49_251_reg_8748),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .O(over_thresh_379_fu_6060_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \over_thresh_379_reg_8763[1]_i_1 
       (.I0(over_thresh_376_reg_8742[0]),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(icmp_ln49_251_reg_8748),
        .I3(over_thresh_376_reg_8742[1]),
        .O(over_thresh_379_fu_6060_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \over_thresh_379_reg_8763[2]_i_1 
       (.I0(icmp_ln49_251_reg_8748),
        .I1(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I2(over_thresh_376_reg_8742[0]),
        .I3(over_thresh_376_reg_8742[1]),
        .I4(over_thresh_376_reg_8742[2]),
        .O(over_thresh_379_fu_6060_p3[2]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \over_thresh_379_reg_8763[3]_i_1 
       (.I0(over_thresh_376_reg_8742[1]),
        .I1(over_thresh_376_reg_8742[0]),
        .I2(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I3(icmp_ln49_251_reg_8748),
        .I4(over_thresh_376_reg_8742[2]),
        .I5(over_thresh_376_reg_8742[3]),
        .O(over_thresh_379_fu_6060_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_379_reg_8763[4]_i_1 
       (.I0(\over_thresh_379_reg_8763[7]_i_2_n_0 ),
        .I1(over_thresh_376_reg_8742[4]),
        .O(over_thresh_379_fu_6060_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \over_thresh_379_reg_8763[5]_i_1 
       (.I0(\over_thresh_379_reg_8763[7]_i_2_n_0 ),
        .I1(over_thresh_376_reg_8742[4]),
        .I2(over_thresh_376_reg_8742[5]),
        .O(over_thresh_379_fu_6060_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \over_thresh_379_reg_8763[6]_i_1 
       (.I0(over_thresh_376_reg_8742[4]),
        .I1(\over_thresh_379_reg_8763[7]_i_2_n_0 ),
        .I2(over_thresh_376_reg_8742[5]),
        .I3(over_thresh_376_reg_8742[6]),
        .O(over_thresh_379_fu_6060_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \over_thresh_379_reg_8763[7]_i_1 
       (.I0(over_thresh_376_reg_8742[5]),
        .I1(\over_thresh_379_reg_8763[7]_i_2_n_0 ),
        .I2(over_thresh_376_reg_8742[4]),
        .I3(over_thresh_376_reg_8742[6]),
        .I4(over_thresh_376_reg_8742[7]),
        .O(over_thresh_379_fu_6060_p3[7]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_379_reg_8763[7]_i_2 
       (.I0(over_thresh_376_reg_8742[3]),
        .I1(over_thresh_376_reg_8742[1]),
        .I2(over_thresh_376_reg_8742[0]),
        .I3(\icmp_ln49_6_reg_6179_reg[0]_0 ),
        .I4(icmp_ln49_251_reg_8748),
        .I5(over_thresh_376_reg_8742[2]),
        .O(\over_thresh_379_reg_8763[7]_i_2_n_0 ));
  FDRE \over_thresh_379_reg_8763_reg[0] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[0]),
        .Q(over_thresh_379_reg_8763[0]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[1] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[1]),
        .Q(over_thresh_379_reg_8763[1]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[2] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[2]),
        .Q(over_thresh_379_reg_8763[2]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[3] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[3]),
        .Q(over_thresh_379_reg_8763[3]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[4] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[4]),
        .Q(over_thresh_379_reg_8763[4]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[5] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[5]),
        .Q(over_thresh_379_reg_8763[5]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[6] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[6]),
        .Q(over_thresh_379_reg_8763[6]),
        .R(1'b0));
  FDRE \over_thresh_379_reg_8763_reg[7] 
       (.C(ap_clk),
        .CE(count_threshold_U0_appearances_address1[0]),
        .D(over_thresh_379_fu_6060_p3[7]),
        .Q(over_thresh_379_reg_8763[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_39_reg_6382[0]_i_1 
       (.I0(icmp_ln49_24_reg_6367),
        .I1(over_thresh_36_reg_6361[0]),
        .I2(CO),
        .O(over_thresh_39_fu_3208_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_39_reg_6382[1]_i_1 
       (.I0(over_thresh_36_reg_6361[1]),
        .I1(CO),
        .I2(over_thresh_36_reg_6361[0]),
        .I3(icmp_ln49_24_reg_6367),
        .O(over_thresh_39_fu_3208_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_39_reg_6382[2]_i_1 
       (.I0(over_thresh_36_reg_6361[2]),
        .I1(icmp_ln49_24_reg_6367),
        .I2(over_thresh_36_reg_6361[0]),
        .I3(CO),
        .I4(over_thresh_36_reg_6361[1]),
        .O(over_thresh_39_fu_3208_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_39_reg_6382[3]_i_1 
       (.I0(over_thresh_36_reg_6361[3]),
        .I1(over_thresh_36_reg_6361[1]),
        .I2(CO),
        .I3(over_thresh_36_reg_6361[0]),
        .I4(icmp_ln49_24_reg_6367),
        .I5(over_thresh_36_reg_6361[2]),
        .O(over_thresh_39_fu_3208_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_39_reg_6382[4]_i_1 
       (.I0(over_thresh_36_reg_6361[4]),
        .I1(\over_thresh_39_reg_6382[4]_i_2_n_0 ),
        .I2(over_thresh_36_reg_6361[3]),
        .O(over_thresh_39_fu_3208_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_39_reg_6382[4]_i_2 
       (.I0(over_thresh_36_reg_6361[2]),
        .I1(icmp_ln49_24_reg_6367),
        .I2(over_thresh_36_reg_6361[0]),
        .I3(CO),
        .I4(over_thresh_36_reg_6361[1]),
        .O(\over_thresh_39_reg_6382[4]_i_2_n_0 ));
  FDRE \over_thresh_39_reg_6382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3208_p3[0]),
        .Q(over_thresh_39_reg_6382[0]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3208_p3[1]),
        .Q(over_thresh_39_reg_6382[1]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3208_p3[2]),
        .Q(over_thresh_39_reg_6382[2]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3208_p3[3]),
        .Q(over_thresh_39_reg_6382[3]),
        .R(1'b0));
  FDRE \over_thresh_39_reg_6382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(over_thresh_39_fu_3208_p3[4]),
        .Q(over_thresh_39_reg_6382[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \over_thresh_3_reg_6133[0]_i_1 
       (.I0(CO),
        .I1(icmp_ln49_reg_6118),
        .I2(over_thresh_reg_6112),
        .I3(ap_CS_fsm_state3),
        .I4(over_thresh_3_reg_6133[0]),
        .O(\over_thresh_3_reg_6133[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE8FFE800)) 
    \over_thresh_3_reg_6133[1]_i_1 
       (.I0(CO),
        .I1(over_thresh_reg_6112),
        .I2(icmp_ln49_reg_6118),
        .I3(ap_CS_fsm_state3),
        .I4(over_thresh_3_reg_6133[1]),
        .O(\over_thresh_3_reg_6133[1]_i_1_n_0 ));
  FDRE \over_thresh_3_reg_6133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_3_reg_6133[0]_i_1_n_0 ),
        .Q(over_thresh_3_reg_6133[0]),
        .R(1'b0));
  FDRE \over_thresh_3_reg_6133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_3_reg_6133[1]_i_1_n_0 ),
        .Q(over_thresh_3_reg_6133[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_42_reg_6403[0]_i_1 
       (.I0(icmp_ln49_26_reg_6388),
        .I1(over_thresh_39_reg_6382[0]),
        .I2(CO),
        .O(over_thresh_42_fu_3233_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_42_reg_6403[1]_i_1 
       (.I0(over_thresh_39_reg_6382[1]),
        .I1(CO),
        .I2(over_thresh_39_reg_6382[0]),
        .I3(icmp_ln49_26_reg_6388),
        .O(over_thresh_42_fu_3233_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_42_reg_6403[2]_i_1 
       (.I0(over_thresh_39_reg_6382[2]),
        .I1(icmp_ln49_26_reg_6388),
        .I2(over_thresh_39_reg_6382[0]),
        .I3(CO),
        .I4(over_thresh_39_reg_6382[1]),
        .O(over_thresh_42_fu_3233_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_42_reg_6403[3]_i_1 
       (.I0(over_thresh_39_reg_6382[3]),
        .I1(over_thresh_39_reg_6382[1]),
        .I2(CO),
        .I3(over_thresh_39_reg_6382[0]),
        .I4(icmp_ln49_26_reg_6388),
        .I5(over_thresh_39_reg_6382[2]),
        .O(over_thresh_42_fu_3233_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_42_reg_6403[4]_i_1 
       (.I0(over_thresh_39_reg_6382[4]),
        .I1(\over_thresh_42_reg_6403[4]_i_2_n_0 ),
        .I2(over_thresh_39_reg_6382[3]),
        .O(over_thresh_42_fu_3233_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_42_reg_6403[4]_i_2 
       (.I0(over_thresh_39_reg_6382[2]),
        .I1(icmp_ln49_26_reg_6388),
        .I2(over_thresh_39_reg_6382[0]),
        .I3(CO),
        .I4(over_thresh_39_reg_6382[1]),
        .O(\over_thresh_42_reg_6403[4]_i_2_n_0 ));
  FDRE \over_thresh_42_reg_6403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3233_p3[0]),
        .Q(over_thresh_42_reg_6403[0]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3233_p3[1]),
        .Q(over_thresh_42_reg_6403[1]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3233_p3[2]),
        .Q(over_thresh_42_reg_6403[2]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3233_p3[3]),
        .Q(over_thresh_42_reg_6403[3]),
        .R(1'b0));
  FDRE \over_thresh_42_reg_6403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(over_thresh_42_fu_3233_p3[4]),
        .Q(over_thresh_42_reg_6403[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_45_reg_6424[0]_i_1 
       (.I0(icmp_ln49_28_reg_6409),
        .I1(over_thresh_42_reg_6403[0]),
        .I2(CO),
        .O(over_thresh_45_fu_3258_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_45_reg_6424[1]_i_1 
       (.I0(over_thresh_42_reg_6403[1]),
        .I1(CO),
        .I2(over_thresh_42_reg_6403[0]),
        .I3(icmp_ln49_28_reg_6409),
        .O(over_thresh_45_fu_3258_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_45_reg_6424[2]_i_1 
       (.I0(over_thresh_42_reg_6403[2]),
        .I1(icmp_ln49_28_reg_6409),
        .I2(over_thresh_42_reg_6403[0]),
        .I3(CO),
        .I4(over_thresh_42_reg_6403[1]),
        .O(over_thresh_45_fu_3258_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_45_reg_6424[3]_i_1 
       (.I0(over_thresh_42_reg_6403[3]),
        .I1(over_thresh_42_reg_6403[1]),
        .I2(CO),
        .I3(over_thresh_42_reg_6403[0]),
        .I4(icmp_ln49_28_reg_6409),
        .I5(over_thresh_42_reg_6403[2]),
        .O(over_thresh_45_fu_3258_p3[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_45_reg_6424[4]_i_1 
       (.I0(over_thresh_42_reg_6403[4]),
        .I1(\over_thresh_45_reg_6424[4]_i_2_n_0 ),
        .I2(over_thresh_42_reg_6403[3]),
        .O(over_thresh_45_fu_3258_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \over_thresh_45_reg_6424[4]_i_2 
       (.I0(over_thresh_42_reg_6403[2]),
        .I1(icmp_ln49_28_reg_6409),
        .I2(over_thresh_42_reg_6403[0]),
        .I3(CO),
        .I4(over_thresh_42_reg_6403[1]),
        .O(\over_thresh_45_reg_6424[4]_i_2_n_0 ));
  FDRE \over_thresh_45_reg_6424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3258_p3[0]),
        .Q(over_thresh_45_reg_6424[0]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3258_p3[1]),
        .Q(over_thresh_45_reg_6424[1]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3258_p3[2]),
        .Q(over_thresh_45_reg_6424[2]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3258_p3[3]),
        .Q(over_thresh_45_reg_6424[3]),
        .R(1'b0));
  FDRE \over_thresh_45_reg_6424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(over_thresh_45_fu_3258_p3[4]),
        .Q(over_thresh_45_reg_6424[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_48_reg_6444[0]_i_1 
       (.I0(icmp_ln49_30_reg_6429),
        .I1(over_thresh_45_reg_6424[0]),
        .I2(CO),
        .O(over_thresh_48_fu_3288_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_48_reg_6444[1]_i_1 
       (.I0(over_thresh_45_reg_6424[1]),
        .I1(CO),
        .I2(over_thresh_45_reg_6424[0]),
        .I3(icmp_ln49_30_reg_6429),
        .O(over_thresh_48_fu_3288_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_48_reg_6444[2]_i_1 
       (.I0(over_thresh_45_reg_6424[2]),
        .I1(icmp_ln49_30_reg_6429),
        .I2(over_thresh_45_reg_6424[0]),
        .I3(CO),
        .I4(over_thresh_45_reg_6424[1]),
        .O(over_thresh_48_fu_3288_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_48_reg_6444[3]_i_1 
       (.I0(over_thresh_45_reg_6424[3]),
        .I1(over_thresh_45_reg_6424[1]),
        .I2(CO),
        .I3(over_thresh_45_reg_6424[0]),
        .I4(icmp_ln49_30_reg_6429),
        .I5(over_thresh_45_reg_6424[2]),
        .O(over_thresh_48_fu_3288_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_48_reg_6444[4]_i_1 
       (.I0(over_thresh_45_reg_6424[4]),
        .I1(\over_thresh_48_reg_6444[5]_i_2_n_0 ),
        .O(over_thresh_48_fu_3288_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \over_thresh_48_reg_6444[5]_i_1 
       (.I0(over_thresh_45_reg_6424[4]),
        .I1(\over_thresh_48_reg_6444[5]_i_2_n_0 ),
        .O(over_thresh_48_fu_3288_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_48_reg_6444[5]_i_2 
       (.I0(over_thresh_45_reg_6424[3]),
        .I1(over_thresh_45_reg_6424[1]),
        .I2(CO),
        .I3(over_thresh_45_reg_6424[0]),
        .I4(icmp_ln49_30_reg_6429),
        .I5(over_thresh_45_reg_6424[2]),
        .O(\over_thresh_48_reg_6444[5]_i_2_n_0 ));
  FDRE \over_thresh_48_reg_6444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[0]),
        .Q(over_thresh_48_reg_6444[0]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[1]),
        .Q(over_thresh_48_reg_6444[1]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[2]),
        .Q(over_thresh_48_reg_6444[2]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[3]),
        .Q(over_thresh_48_reg_6444[3]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[4]),
        .Q(over_thresh_48_reg_6444[4]),
        .R(1'b0));
  FDRE \over_thresh_48_reg_6444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(over_thresh_48_fu_3288_p3[5]),
        .Q(over_thresh_48_reg_6444[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_51_reg_6465[0]_i_1 
       (.I0(icmp_ln49_32_reg_6450),
        .I1(over_thresh_48_reg_6444[0]),
        .I2(CO),
        .O(over_thresh_51_fu_3313_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_51_reg_6465[1]_i_1 
       (.I0(over_thresh_48_reg_6444[1]),
        .I1(CO),
        .I2(over_thresh_48_reg_6444[0]),
        .I3(icmp_ln49_32_reg_6450),
        .O(over_thresh_51_fu_3313_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_51_reg_6465[2]_i_1 
       (.I0(over_thresh_48_reg_6444[2]),
        .I1(icmp_ln49_32_reg_6450),
        .I2(over_thresh_48_reg_6444[0]),
        .I3(CO),
        .I4(over_thresh_48_reg_6444[1]),
        .O(over_thresh_51_fu_3313_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_51_reg_6465[3]_i_1 
       (.I0(over_thresh_48_reg_6444[3]),
        .I1(over_thresh_48_reg_6444[1]),
        .I2(CO),
        .I3(over_thresh_48_reg_6444[0]),
        .I4(icmp_ln49_32_reg_6450),
        .I5(over_thresh_48_reg_6444[2]),
        .O(over_thresh_51_fu_3313_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_51_reg_6465[4]_i_1 
       (.I0(over_thresh_48_reg_6444[4]),
        .I1(\over_thresh_51_reg_6465[5]_i_2_n_0 ),
        .O(over_thresh_51_fu_3313_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_51_reg_6465[5]_i_1 
       (.I0(over_thresh_48_reg_6444[5]),
        .I1(\over_thresh_51_reg_6465[5]_i_2_n_0 ),
        .I2(over_thresh_48_reg_6444[4]),
        .O(over_thresh_51_fu_3313_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_51_reg_6465[5]_i_2 
       (.I0(over_thresh_48_reg_6444[3]),
        .I1(over_thresh_48_reg_6444[1]),
        .I2(CO),
        .I3(over_thresh_48_reg_6444[0]),
        .I4(icmp_ln49_32_reg_6450),
        .I5(over_thresh_48_reg_6444[2]),
        .O(\over_thresh_51_reg_6465[5]_i_2_n_0 ));
  FDRE \over_thresh_51_reg_6465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[0]),
        .Q(over_thresh_51_reg_6465[0]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[1]),
        .Q(over_thresh_51_reg_6465[1]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[2]),
        .Q(over_thresh_51_reg_6465[2]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[3]),
        .Q(over_thresh_51_reg_6465[3]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[4]),
        .Q(over_thresh_51_reg_6465[4]),
        .R(1'b0));
  FDRE \over_thresh_51_reg_6465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(over_thresh_51_fu_3313_p3[5]),
        .Q(over_thresh_51_reg_6465[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_54_reg_6486[0]_i_1 
       (.I0(icmp_ln49_34_reg_6471),
        .I1(over_thresh_51_reg_6465[0]),
        .I2(CO),
        .O(over_thresh_54_fu_3338_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_54_reg_6486[1]_i_1 
       (.I0(over_thresh_51_reg_6465[1]),
        .I1(CO),
        .I2(over_thresh_51_reg_6465[0]),
        .I3(icmp_ln49_34_reg_6471),
        .O(over_thresh_54_fu_3338_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_54_reg_6486[2]_i_1 
       (.I0(over_thresh_51_reg_6465[2]),
        .I1(icmp_ln49_34_reg_6471),
        .I2(over_thresh_51_reg_6465[0]),
        .I3(CO),
        .I4(over_thresh_51_reg_6465[1]),
        .O(over_thresh_54_fu_3338_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_54_reg_6486[3]_i_1 
       (.I0(over_thresh_51_reg_6465[3]),
        .I1(over_thresh_51_reg_6465[1]),
        .I2(CO),
        .I3(over_thresh_51_reg_6465[0]),
        .I4(icmp_ln49_34_reg_6471),
        .I5(over_thresh_51_reg_6465[2]),
        .O(over_thresh_54_fu_3338_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_54_reg_6486[4]_i_1 
       (.I0(over_thresh_51_reg_6465[4]),
        .I1(\over_thresh_54_reg_6486[5]_i_2_n_0 ),
        .O(over_thresh_54_fu_3338_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_54_reg_6486[5]_i_1 
       (.I0(over_thresh_51_reg_6465[5]),
        .I1(\over_thresh_54_reg_6486[5]_i_2_n_0 ),
        .I2(over_thresh_51_reg_6465[4]),
        .O(over_thresh_54_fu_3338_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_54_reg_6486[5]_i_2 
       (.I0(over_thresh_51_reg_6465[3]),
        .I1(over_thresh_51_reg_6465[1]),
        .I2(CO),
        .I3(over_thresh_51_reg_6465[0]),
        .I4(icmp_ln49_34_reg_6471),
        .I5(over_thresh_51_reg_6465[2]),
        .O(\over_thresh_54_reg_6486[5]_i_2_n_0 ));
  FDRE \over_thresh_54_reg_6486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[0]),
        .Q(over_thresh_54_reg_6486[0]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6486_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[1]),
        .Q(over_thresh_54_reg_6486[1]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6486_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[2]),
        .Q(over_thresh_54_reg_6486[2]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6486_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[3]),
        .Q(over_thresh_54_reg_6486[3]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6486_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[4]),
        .Q(over_thresh_54_reg_6486[4]),
        .R(1'b0));
  FDRE \over_thresh_54_reg_6486_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(over_thresh_54_fu_3338_p3[5]),
        .Q(over_thresh_54_reg_6486[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_57_reg_6507[0]_i_1 
       (.I0(icmp_ln49_36_reg_6492),
        .I1(over_thresh_54_reg_6486[0]),
        .I2(CO),
        .O(over_thresh_57_fu_3363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_57_reg_6507[1]_i_1 
       (.I0(over_thresh_54_reg_6486[1]),
        .I1(CO),
        .I2(over_thresh_54_reg_6486[0]),
        .I3(icmp_ln49_36_reg_6492),
        .O(over_thresh_57_fu_3363_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_57_reg_6507[2]_i_1 
       (.I0(over_thresh_54_reg_6486[2]),
        .I1(icmp_ln49_36_reg_6492),
        .I2(over_thresh_54_reg_6486[0]),
        .I3(CO),
        .I4(over_thresh_54_reg_6486[1]),
        .O(over_thresh_57_fu_3363_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_57_reg_6507[3]_i_1 
       (.I0(over_thresh_54_reg_6486[3]),
        .I1(over_thresh_54_reg_6486[1]),
        .I2(CO),
        .I3(over_thresh_54_reg_6486[0]),
        .I4(icmp_ln49_36_reg_6492),
        .I5(over_thresh_54_reg_6486[2]),
        .O(over_thresh_57_fu_3363_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_57_reg_6507[4]_i_1 
       (.I0(over_thresh_54_reg_6486[4]),
        .I1(\over_thresh_57_reg_6507[5]_i_2_n_0 ),
        .O(over_thresh_57_fu_3363_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_57_reg_6507[5]_i_1 
       (.I0(over_thresh_54_reg_6486[5]),
        .I1(\over_thresh_57_reg_6507[5]_i_2_n_0 ),
        .I2(over_thresh_54_reg_6486[4]),
        .O(over_thresh_57_fu_3363_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_57_reg_6507[5]_i_2 
       (.I0(over_thresh_54_reg_6486[3]),
        .I1(over_thresh_54_reg_6486[1]),
        .I2(CO),
        .I3(over_thresh_54_reg_6486[0]),
        .I4(icmp_ln49_36_reg_6492),
        .I5(over_thresh_54_reg_6486[2]),
        .O(\over_thresh_57_reg_6507[5]_i_2_n_0 ));
  FDRE \over_thresh_57_reg_6507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[0]),
        .Q(over_thresh_57_reg_6507[0]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[1]),
        .Q(over_thresh_57_reg_6507[1]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[2]),
        .Q(over_thresh_57_reg_6507[2]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[3]),
        .Q(over_thresh_57_reg_6507[3]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[4]),
        .Q(over_thresh_57_reg_6507[4]),
        .R(1'b0));
  FDRE \over_thresh_57_reg_6507_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(over_thresh_57_fu_3363_p3[5]),
        .Q(over_thresh_57_reg_6507[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_60_reg_6528[0]_i_1 
       (.I0(icmp_ln49_38_reg_6513),
        .I1(over_thresh_57_reg_6507[0]),
        .I2(CO),
        .O(over_thresh_60_fu_3388_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_60_reg_6528[1]_i_1 
       (.I0(over_thresh_57_reg_6507[1]),
        .I1(CO),
        .I2(over_thresh_57_reg_6507[0]),
        .I3(icmp_ln49_38_reg_6513),
        .O(over_thresh_60_fu_3388_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_60_reg_6528[2]_i_1 
       (.I0(over_thresh_57_reg_6507[2]),
        .I1(icmp_ln49_38_reg_6513),
        .I2(over_thresh_57_reg_6507[0]),
        .I3(CO),
        .I4(over_thresh_57_reg_6507[1]),
        .O(over_thresh_60_fu_3388_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_60_reg_6528[3]_i_1 
       (.I0(over_thresh_57_reg_6507[3]),
        .I1(over_thresh_57_reg_6507[1]),
        .I2(CO),
        .I3(over_thresh_57_reg_6507[0]),
        .I4(icmp_ln49_38_reg_6513),
        .I5(over_thresh_57_reg_6507[2]),
        .O(over_thresh_60_fu_3388_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_60_reg_6528[4]_i_1 
       (.I0(over_thresh_57_reg_6507[4]),
        .I1(\over_thresh_60_reg_6528[5]_i_2_n_0 ),
        .O(over_thresh_60_fu_3388_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_60_reg_6528[5]_i_1 
       (.I0(over_thresh_57_reg_6507[5]),
        .I1(\over_thresh_60_reg_6528[5]_i_2_n_0 ),
        .I2(over_thresh_57_reg_6507[4]),
        .O(over_thresh_60_fu_3388_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_60_reg_6528[5]_i_2 
       (.I0(over_thresh_57_reg_6507[3]),
        .I1(over_thresh_57_reg_6507[1]),
        .I2(CO),
        .I3(over_thresh_57_reg_6507[0]),
        .I4(icmp_ln49_38_reg_6513),
        .I5(over_thresh_57_reg_6507[2]),
        .O(\over_thresh_60_reg_6528[5]_i_2_n_0 ));
  FDRE \over_thresh_60_reg_6528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[0]),
        .Q(over_thresh_60_reg_6528[0]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6528_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[1]),
        .Q(over_thresh_60_reg_6528[1]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6528_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[2]),
        .Q(over_thresh_60_reg_6528[2]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6528_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[3]),
        .Q(over_thresh_60_reg_6528[3]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6528_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[4]),
        .Q(over_thresh_60_reg_6528[4]),
        .R(1'b0));
  FDRE \over_thresh_60_reg_6528_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(over_thresh_60_fu_3388_p3[5]),
        .Q(over_thresh_60_reg_6528[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_63_reg_6549[0]_i_1 
       (.I0(icmp_ln49_40_reg_6534),
        .I1(over_thresh_60_reg_6528[0]),
        .I2(CO),
        .O(over_thresh_63_fu_3413_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_63_reg_6549[1]_i_1 
       (.I0(over_thresh_60_reg_6528[1]),
        .I1(CO),
        .I2(over_thresh_60_reg_6528[0]),
        .I3(icmp_ln49_40_reg_6534),
        .O(over_thresh_63_fu_3413_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_63_reg_6549[2]_i_1 
       (.I0(over_thresh_60_reg_6528[2]),
        .I1(icmp_ln49_40_reg_6534),
        .I2(over_thresh_60_reg_6528[0]),
        .I3(CO),
        .I4(over_thresh_60_reg_6528[1]),
        .O(over_thresh_63_fu_3413_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_63_reg_6549[3]_i_1 
       (.I0(over_thresh_60_reg_6528[3]),
        .I1(over_thresh_60_reg_6528[1]),
        .I2(CO),
        .I3(over_thresh_60_reg_6528[0]),
        .I4(icmp_ln49_40_reg_6534),
        .I5(over_thresh_60_reg_6528[2]),
        .O(over_thresh_63_fu_3413_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_63_reg_6549[4]_i_1 
       (.I0(over_thresh_60_reg_6528[4]),
        .I1(\over_thresh_63_reg_6549[5]_i_2_n_0 ),
        .O(over_thresh_63_fu_3413_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_63_reg_6549[5]_i_1 
       (.I0(over_thresh_60_reg_6528[5]),
        .I1(\over_thresh_63_reg_6549[5]_i_2_n_0 ),
        .I2(over_thresh_60_reg_6528[4]),
        .O(over_thresh_63_fu_3413_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_63_reg_6549[5]_i_2 
       (.I0(over_thresh_60_reg_6528[3]),
        .I1(over_thresh_60_reg_6528[1]),
        .I2(CO),
        .I3(over_thresh_60_reg_6528[0]),
        .I4(icmp_ln49_40_reg_6534),
        .I5(over_thresh_60_reg_6528[2]),
        .O(\over_thresh_63_reg_6549[5]_i_2_n_0 ));
  FDRE \over_thresh_63_reg_6549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[0]),
        .Q(over_thresh_63_reg_6549[0]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[1]),
        .Q(over_thresh_63_reg_6549[1]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[2]),
        .Q(over_thresh_63_reg_6549[2]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[3]),
        .Q(over_thresh_63_reg_6549[3]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6549_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[4]),
        .Q(over_thresh_63_reg_6549[4]),
        .R(1'b0));
  FDRE \over_thresh_63_reg_6549_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(over_thresh_63_fu_3413_p3[5]),
        .Q(over_thresh_63_reg_6549[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_66_reg_6570[0]_i_1 
       (.I0(icmp_ln49_42_reg_6555),
        .I1(over_thresh_63_reg_6549[0]),
        .I2(CO),
        .O(over_thresh_66_fu_3438_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_66_reg_6570[1]_i_1 
       (.I0(over_thresh_63_reg_6549[1]),
        .I1(CO),
        .I2(over_thresh_63_reg_6549[0]),
        .I3(icmp_ln49_42_reg_6555),
        .O(over_thresh_66_fu_3438_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_66_reg_6570[2]_i_1 
       (.I0(over_thresh_63_reg_6549[2]),
        .I1(icmp_ln49_42_reg_6555),
        .I2(over_thresh_63_reg_6549[0]),
        .I3(CO),
        .I4(over_thresh_63_reg_6549[1]),
        .O(over_thresh_66_fu_3438_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_66_reg_6570[3]_i_1 
       (.I0(over_thresh_63_reg_6549[3]),
        .I1(over_thresh_63_reg_6549[1]),
        .I2(CO),
        .I3(over_thresh_63_reg_6549[0]),
        .I4(icmp_ln49_42_reg_6555),
        .I5(over_thresh_63_reg_6549[2]),
        .O(over_thresh_66_fu_3438_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_66_reg_6570[4]_i_1 
       (.I0(over_thresh_63_reg_6549[4]),
        .I1(\over_thresh_66_reg_6570[5]_i_2_n_0 ),
        .O(over_thresh_66_fu_3438_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_66_reg_6570[5]_i_1 
       (.I0(over_thresh_63_reg_6549[5]),
        .I1(\over_thresh_66_reg_6570[5]_i_2_n_0 ),
        .I2(over_thresh_63_reg_6549[4]),
        .O(over_thresh_66_fu_3438_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_66_reg_6570[5]_i_2 
       (.I0(over_thresh_63_reg_6549[3]),
        .I1(over_thresh_63_reg_6549[1]),
        .I2(CO),
        .I3(over_thresh_63_reg_6549[0]),
        .I4(icmp_ln49_42_reg_6555),
        .I5(over_thresh_63_reg_6549[2]),
        .O(\over_thresh_66_reg_6570[5]_i_2_n_0 ));
  FDRE \over_thresh_66_reg_6570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[0]),
        .Q(over_thresh_66_reg_6570[0]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[1]),
        .Q(over_thresh_66_reg_6570[1]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[2]),
        .Q(over_thresh_66_reg_6570[2]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[3]),
        .Q(over_thresh_66_reg_6570[3]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[4]),
        .Q(over_thresh_66_reg_6570[4]),
        .R(1'b0));
  FDRE \over_thresh_66_reg_6570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(over_thresh_66_fu_3438_p3[5]),
        .Q(over_thresh_66_reg_6570[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_69_reg_6591[0]_i_1 
       (.I0(icmp_ln49_44_reg_6576),
        .I1(over_thresh_66_reg_6570[0]),
        .I2(CO),
        .O(over_thresh_69_fu_3463_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_69_reg_6591[1]_i_1 
       (.I0(over_thresh_66_reg_6570[1]),
        .I1(CO),
        .I2(over_thresh_66_reg_6570[0]),
        .I3(icmp_ln49_44_reg_6576),
        .O(over_thresh_69_fu_3463_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_69_reg_6591[2]_i_1 
       (.I0(over_thresh_66_reg_6570[2]),
        .I1(icmp_ln49_44_reg_6576),
        .I2(over_thresh_66_reg_6570[0]),
        .I3(CO),
        .I4(over_thresh_66_reg_6570[1]),
        .O(over_thresh_69_fu_3463_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_69_reg_6591[3]_i_1 
       (.I0(over_thresh_66_reg_6570[3]),
        .I1(over_thresh_66_reg_6570[1]),
        .I2(CO),
        .I3(over_thresh_66_reg_6570[0]),
        .I4(icmp_ln49_44_reg_6576),
        .I5(over_thresh_66_reg_6570[2]),
        .O(over_thresh_69_fu_3463_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_69_reg_6591[4]_i_1 
       (.I0(over_thresh_66_reg_6570[4]),
        .I1(\over_thresh_69_reg_6591[5]_i_2_n_0 ),
        .O(over_thresh_69_fu_3463_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_69_reg_6591[5]_i_1 
       (.I0(over_thresh_66_reg_6570[5]),
        .I1(\over_thresh_69_reg_6591[5]_i_2_n_0 ),
        .I2(over_thresh_66_reg_6570[4]),
        .O(over_thresh_69_fu_3463_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_69_reg_6591[5]_i_2 
       (.I0(over_thresh_66_reg_6570[3]),
        .I1(over_thresh_66_reg_6570[1]),
        .I2(CO),
        .I3(over_thresh_66_reg_6570[0]),
        .I4(icmp_ln49_44_reg_6576),
        .I5(over_thresh_66_reg_6570[2]),
        .O(\over_thresh_69_reg_6591[5]_i_2_n_0 ));
  FDRE \over_thresh_69_reg_6591_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[0]),
        .Q(over_thresh_69_reg_6591[0]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6591_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[1]),
        .Q(over_thresh_69_reg_6591[1]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6591_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[2]),
        .Q(over_thresh_69_reg_6591[2]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6591_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[3]),
        .Q(over_thresh_69_reg_6591[3]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6591_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[4]),
        .Q(over_thresh_69_reg_6591[4]),
        .R(1'b0));
  FDRE \over_thresh_69_reg_6591_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(over_thresh_69_fu_3463_p3[5]),
        .Q(over_thresh_69_reg_6591[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_6_reg_6153[0]_i_1 
       (.I0(icmp_ln49_2_reg_6138),
        .I1(over_thresh_3_reg_6133[0]),
        .I2(CO),
        .O(over_thresh_6_fu_2923_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_6_reg_6153[1]_i_1 
       (.I0(over_thresh_3_reg_6133[1]),
        .I1(CO),
        .I2(over_thresh_3_reg_6133[0]),
        .I3(icmp_ln49_2_reg_6138),
        .O(over_thresh_6_fu_2923_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hA880)) 
    \over_thresh_6_reg_6153[2]_i_1 
       (.I0(over_thresh_3_reg_6133[1]),
        .I1(CO),
        .I2(over_thresh_3_reg_6133[0]),
        .I3(icmp_ln49_2_reg_6138),
        .O(over_thresh_6_fu_2923_p3[2]));
  FDRE \over_thresh_6_reg_6153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2923_p3[0]),
        .Q(over_thresh_6_reg_6153[0]),
        .R(1'b0));
  FDRE \over_thresh_6_reg_6153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2923_p3[1]),
        .Q(over_thresh_6_reg_6153[1]),
        .R(1'b0));
  FDRE \over_thresh_6_reg_6153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(over_thresh_6_fu_2923_p3[2]),
        .Q(over_thresh_6_reg_6153[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_72_reg_6612[0]_i_1 
       (.I0(icmp_ln49_46_reg_6597),
        .I1(over_thresh_69_reg_6591[0]),
        .I2(CO),
        .O(over_thresh_72_fu_3488_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_72_reg_6612[1]_i_1 
       (.I0(over_thresh_69_reg_6591[1]),
        .I1(CO),
        .I2(over_thresh_69_reg_6591[0]),
        .I3(icmp_ln49_46_reg_6597),
        .O(over_thresh_72_fu_3488_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_72_reg_6612[2]_i_1 
       (.I0(over_thresh_69_reg_6591[2]),
        .I1(icmp_ln49_46_reg_6597),
        .I2(over_thresh_69_reg_6591[0]),
        .I3(CO),
        .I4(over_thresh_69_reg_6591[1]),
        .O(over_thresh_72_fu_3488_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_72_reg_6612[3]_i_1 
       (.I0(over_thresh_69_reg_6591[3]),
        .I1(over_thresh_69_reg_6591[1]),
        .I2(CO),
        .I3(over_thresh_69_reg_6591[0]),
        .I4(icmp_ln49_46_reg_6597),
        .I5(over_thresh_69_reg_6591[2]),
        .O(over_thresh_72_fu_3488_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_72_reg_6612[4]_i_1 
       (.I0(over_thresh_69_reg_6591[4]),
        .I1(\over_thresh_72_reg_6612[5]_i_2_n_0 ),
        .O(over_thresh_72_fu_3488_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_72_reg_6612[5]_i_1 
       (.I0(over_thresh_69_reg_6591[5]),
        .I1(\over_thresh_72_reg_6612[5]_i_2_n_0 ),
        .I2(over_thresh_69_reg_6591[4]),
        .O(over_thresh_72_fu_3488_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_72_reg_6612[5]_i_2 
       (.I0(over_thresh_69_reg_6591[3]),
        .I1(over_thresh_69_reg_6591[1]),
        .I2(CO),
        .I3(over_thresh_69_reg_6591[0]),
        .I4(icmp_ln49_46_reg_6597),
        .I5(over_thresh_69_reg_6591[2]),
        .O(\over_thresh_72_reg_6612[5]_i_2_n_0 ));
  FDRE \over_thresh_72_reg_6612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[0]),
        .Q(over_thresh_72_reg_6612[0]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6612_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[1]),
        .Q(over_thresh_72_reg_6612[1]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6612_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[2]),
        .Q(over_thresh_72_reg_6612[2]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6612_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[3]),
        .Q(over_thresh_72_reg_6612[3]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6612_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[4]),
        .Q(over_thresh_72_reg_6612[4]),
        .R(1'b0));
  FDRE \over_thresh_72_reg_6612_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(over_thresh_72_fu_3488_p3[5]),
        .Q(over_thresh_72_reg_6612[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_75_reg_6633[0]_i_1 
       (.I0(icmp_ln49_48_reg_6618),
        .I1(over_thresh_72_reg_6612[0]),
        .I2(CO),
        .O(over_thresh_75_fu_3513_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_75_reg_6633[1]_i_1 
       (.I0(over_thresh_72_reg_6612[1]),
        .I1(CO),
        .I2(over_thresh_72_reg_6612[0]),
        .I3(icmp_ln49_48_reg_6618),
        .O(over_thresh_75_fu_3513_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_75_reg_6633[2]_i_1 
       (.I0(over_thresh_72_reg_6612[2]),
        .I1(icmp_ln49_48_reg_6618),
        .I2(over_thresh_72_reg_6612[0]),
        .I3(CO),
        .I4(over_thresh_72_reg_6612[1]),
        .O(over_thresh_75_fu_3513_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_75_reg_6633[3]_i_1 
       (.I0(over_thresh_72_reg_6612[3]),
        .I1(over_thresh_72_reg_6612[1]),
        .I2(CO),
        .I3(over_thresh_72_reg_6612[0]),
        .I4(icmp_ln49_48_reg_6618),
        .I5(over_thresh_72_reg_6612[2]),
        .O(over_thresh_75_fu_3513_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_75_reg_6633[4]_i_1 
       (.I0(over_thresh_72_reg_6612[4]),
        .I1(\over_thresh_75_reg_6633[5]_i_2_n_0 ),
        .O(over_thresh_75_fu_3513_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_75_reg_6633[5]_i_1 
       (.I0(over_thresh_72_reg_6612[5]),
        .I1(\over_thresh_75_reg_6633[5]_i_2_n_0 ),
        .I2(over_thresh_72_reg_6612[4]),
        .O(over_thresh_75_fu_3513_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_75_reg_6633[5]_i_2 
       (.I0(over_thresh_72_reg_6612[3]),
        .I1(over_thresh_72_reg_6612[1]),
        .I2(CO),
        .I3(over_thresh_72_reg_6612[0]),
        .I4(icmp_ln49_48_reg_6618),
        .I5(over_thresh_72_reg_6612[2]),
        .O(\over_thresh_75_reg_6633[5]_i_2_n_0 ));
  FDRE \over_thresh_75_reg_6633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[0]),
        .Q(over_thresh_75_reg_6633[0]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[1]),
        .Q(over_thresh_75_reg_6633[1]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[2]),
        .Q(over_thresh_75_reg_6633[2]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[3]),
        .Q(over_thresh_75_reg_6633[3]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6633_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[4]),
        .Q(over_thresh_75_reg_6633[4]),
        .R(1'b0));
  FDRE \over_thresh_75_reg_6633_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(over_thresh_75_fu_3513_p3[5]),
        .Q(over_thresh_75_reg_6633[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_78_reg_6654[0]_i_1 
       (.I0(icmp_ln49_50_reg_6639),
        .I1(over_thresh_75_reg_6633[0]),
        .I2(CO),
        .O(over_thresh_78_fu_3538_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_78_reg_6654[1]_i_1 
       (.I0(over_thresh_75_reg_6633[1]),
        .I1(CO),
        .I2(over_thresh_75_reg_6633[0]),
        .I3(icmp_ln49_50_reg_6639),
        .O(over_thresh_78_fu_3538_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_78_reg_6654[2]_i_1 
       (.I0(over_thresh_75_reg_6633[2]),
        .I1(icmp_ln49_50_reg_6639),
        .I2(over_thresh_75_reg_6633[0]),
        .I3(CO),
        .I4(over_thresh_75_reg_6633[1]),
        .O(over_thresh_78_fu_3538_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_78_reg_6654[3]_i_1 
       (.I0(over_thresh_75_reg_6633[3]),
        .I1(over_thresh_75_reg_6633[1]),
        .I2(CO),
        .I3(over_thresh_75_reg_6633[0]),
        .I4(icmp_ln49_50_reg_6639),
        .I5(over_thresh_75_reg_6633[2]),
        .O(over_thresh_78_fu_3538_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_78_reg_6654[4]_i_1 
       (.I0(over_thresh_75_reg_6633[4]),
        .I1(\over_thresh_78_reg_6654[5]_i_2_n_0 ),
        .O(over_thresh_78_fu_3538_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_78_reg_6654[5]_i_1 
       (.I0(over_thresh_75_reg_6633[5]),
        .I1(\over_thresh_78_reg_6654[5]_i_2_n_0 ),
        .I2(over_thresh_75_reg_6633[4]),
        .O(over_thresh_78_fu_3538_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_78_reg_6654[5]_i_2 
       (.I0(over_thresh_75_reg_6633[3]),
        .I1(over_thresh_75_reg_6633[1]),
        .I2(CO),
        .I3(over_thresh_75_reg_6633[0]),
        .I4(icmp_ln49_50_reg_6639),
        .I5(over_thresh_75_reg_6633[2]),
        .O(\over_thresh_78_reg_6654[5]_i_2_n_0 ));
  FDRE \over_thresh_78_reg_6654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[0]),
        .Q(over_thresh_78_reg_6654[0]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6654_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[1]),
        .Q(over_thresh_78_reg_6654[1]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6654_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[2]),
        .Q(over_thresh_78_reg_6654[2]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6654_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[3]),
        .Q(over_thresh_78_reg_6654[3]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6654_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[4]),
        .Q(over_thresh_78_reg_6654[4]),
        .R(1'b0));
  FDRE \over_thresh_78_reg_6654_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(over_thresh_78_fu_3538_p3[5]),
        .Q(over_thresh_78_reg_6654[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_81_reg_6675[0]_i_1 
       (.I0(icmp_ln49_52_reg_6660),
        .I1(over_thresh_78_reg_6654[0]),
        .I2(CO),
        .O(over_thresh_81_fu_3563_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_81_reg_6675[1]_i_1 
       (.I0(over_thresh_78_reg_6654[1]),
        .I1(CO),
        .I2(over_thresh_78_reg_6654[0]),
        .I3(icmp_ln49_52_reg_6660),
        .O(over_thresh_81_fu_3563_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_81_reg_6675[2]_i_1 
       (.I0(over_thresh_78_reg_6654[2]),
        .I1(icmp_ln49_52_reg_6660),
        .I2(over_thresh_78_reg_6654[0]),
        .I3(CO),
        .I4(over_thresh_78_reg_6654[1]),
        .O(over_thresh_81_fu_3563_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_81_reg_6675[3]_i_1 
       (.I0(over_thresh_78_reg_6654[3]),
        .I1(over_thresh_78_reg_6654[1]),
        .I2(CO),
        .I3(over_thresh_78_reg_6654[0]),
        .I4(icmp_ln49_52_reg_6660),
        .I5(over_thresh_78_reg_6654[2]),
        .O(over_thresh_81_fu_3563_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_81_reg_6675[4]_i_1 
       (.I0(over_thresh_78_reg_6654[4]),
        .I1(\over_thresh_81_reg_6675[5]_i_2_n_0 ),
        .O(over_thresh_81_fu_3563_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_81_reg_6675[5]_i_1 
       (.I0(over_thresh_78_reg_6654[5]),
        .I1(\over_thresh_81_reg_6675[5]_i_2_n_0 ),
        .I2(over_thresh_78_reg_6654[4]),
        .O(over_thresh_81_fu_3563_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_81_reg_6675[5]_i_2 
       (.I0(over_thresh_78_reg_6654[3]),
        .I1(over_thresh_78_reg_6654[1]),
        .I2(CO),
        .I3(over_thresh_78_reg_6654[0]),
        .I4(icmp_ln49_52_reg_6660),
        .I5(over_thresh_78_reg_6654[2]),
        .O(\over_thresh_81_reg_6675[5]_i_2_n_0 ));
  FDRE \over_thresh_81_reg_6675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[0]),
        .Q(over_thresh_81_reg_6675[0]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6675_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[1]),
        .Q(over_thresh_81_reg_6675[1]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6675_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[2]),
        .Q(over_thresh_81_reg_6675[2]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6675_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[3]),
        .Q(over_thresh_81_reg_6675[3]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6675_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[4]),
        .Q(over_thresh_81_reg_6675[4]),
        .R(1'b0));
  FDRE \over_thresh_81_reg_6675_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(over_thresh_81_fu_3563_p3[5]),
        .Q(over_thresh_81_reg_6675[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_84_reg_6696[0]_i_1 
       (.I0(icmp_ln49_54_reg_6681),
        .I1(over_thresh_81_reg_6675[0]),
        .I2(CO),
        .O(over_thresh_84_fu_3588_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_84_reg_6696[1]_i_1 
       (.I0(over_thresh_81_reg_6675[1]),
        .I1(CO),
        .I2(over_thresh_81_reg_6675[0]),
        .I3(icmp_ln49_54_reg_6681),
        .O(over_thresh_84_fu_3588_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_84_reg_6696[2]_i_1 
       (.I0(over_thresh_81_reg_6675[2]),
        .I1(icmp_ln49_54_reg_6681),
        .I2(over_thresh_81_reg_6675[0]),
        .I3(CO),
        .I4(over_thresh_81_reg_6675[1]),
        .O(over_thresh_84_fu_3588_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_84_reg_6696[3]_i_1 
       (.I0(over_thresh_81_reg_6675[3]),
        .I1(over_thresh_81_reg_6675[1]),
        .I2(CO),
        .I3(over_thresh_81_reg_6675[0]),
        .I4(icmp_ln49_54_reg_6681),
        .I5(over_thresh_81_reg_6675[2]),
        .O(over_thresh_84_fu_3588_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_84_reg_6696[4]_i_1 
       (.I0(over_thresh_81_reg_6675[4]),
        .I1(\over_thresh_84_reg_6696[5]_i_2_n_0 ),
        .O(over_thresh_84_fu_3588_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_84_reg_6696[5]_i_1 
       (.I0(over_thresh_81_reg_6675[5]),
        .I1(\over_thresh_84_reg_6696[5]_i_2_n_0 ),
        .I2(over_thresh_81_reg_6675[4]),
        .O(over_thresh_84_fu_3588_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_84_reg_6696[5]_i_2 
       (.I0(over_thresh_81_reg_6675[3]),
        .I1(over_thresh_81_reg_6675[1]),
        .I2(CO),
        .I3(over_thresh_81_reg_6675[0]),
        .I4(icmp_ln49_54_reg_6681),
        .I5(over_thresh_81_reg_6675[2]),
        .O(\over_thresh_84_reg_6696[5]_i_2_n_0 ));
  FDRE \over_thresh_84_reg_6696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[0]),
        .Q(over_thresh_84_reg_6696[0]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[1]),
        .Q(over_thresh_84_reg_6696[1]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[2]),
        .Q(over_thresh_84_reg_6696[2]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[3]),
        .Q(over_thresh_84_reg_6696[3]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[4]),
        .Q(over_thresh_84_reg_6696[4]),
        .R(1'b0));
  FDRE \over_thresh_84_reg_6696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(over_thresh_84_fu_3588_p3[5]),
        .Q(over_thresh_84_reg_6696[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_87_reg_6717[0]_i_1 
       (.I0(icmp_ln49_56_reg_6702),
        .I1(over_thresh_84_reg_6696[0]),
        .I2(CO),
        .O(over_thresh_87_fu_3613_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_87_reg_6717[1]_i_1 
       (.I0(over_thresh_84_reg_6696[1]),
        .I1(CO),
        .I2(over_thresh_84_reg_6696[0]),
        .I3(icmp_ln49_56_reg_6702),
        .O(over_thresh_87_fu_3613_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_87_reg_6717[2]_i_1 
       (.I0(over_thresh_84_reg_6696[2]),
        .I1(icmp_ln49_56_reg_6702),
        .I2(over_thresh_84_reg_6696[0]),
        .I3(CO),
        .I4(over_thresh_84_reg_6696[1]),
        .O(over_thresh_87_fu_3613_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_87_reg_6717[3]_i_1 
       (.I0(over_thresh_84_reg_6696[3]),
        .I1(over_thresh_84_reg_6696[1]),
        .I2(CO),
        .I3(over_thresh_84_reg_6696[0]),
        .I4(icmp_ln49_56_reg_6702),
        .I5(over_thresh_84_reg_6696[2]),
        .O(over_thresh_87_fu_3613_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_87_reg_6717[4]_i_1 
       (.I0(over_thresh_84_reg_6696[4]),
        .I1(\over_thresh_87_reg_6717[5]_i_2_n_0 ),
        .O(over_thresh_87_fu_3613_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_87_reg_6717[5]_i_1 
       (.I0(over_thresh_84_reg_6696[5]),
        .I1(\over_thresh_87_reg_6717[5]_i_2_n_0 ),
        .I2(over_thresh_84_reg_6696[4]),
        .O(over_thresh_87_fu_3613_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_87_reg_6717[5]_i_2 
       (.I0(over_thresh_84_reg_6696[3]),
        .I1(over_thresh_84_reg_6696[1]),
        .I2(CO),
        .I3(over_thresh_84_reg_6696[0]),
        .I4(icmp_ln49_56_reg_6702),
        .I5(over_thresh_84_reg_6696[2]),
        .O(\over_thresh_87_reg_6717[5]_i_2_n_0 ));
  FDRE \over_thresh_87_reg_6717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[0]),
        .Q(over_thresh_87_reg_6717[0]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6717_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[1]),
        .Q(over_thresh_87_reg_6717[1]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6717_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[2]),
        .Q(over_thresh_87_reg_6717[2]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6717_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[3]),
        .Q(over_thresh_87_reg_6717[3]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6717_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[4]),
        .Q(over_thresh_87_reg_6717[4]),
        .R(1'b0));
  FDRE \over_thresh_87_reg_6717_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(over_thresh_87_fu_3613_p3[5]),
        .Q(over_thresh_87_reg_6717[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_90_reg_6738[0]_i_1 
       (.I0(icmp_ln49_58_reg_6723),
        .I1(over_thresh_87_reg_6717[0]),
        .I2(CO),
        .O(over_thresh_90_fu_3638_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_90_reg_6738[1]_i_1 
       (.I0(over_thresh_87_reg_6717[1]),
        .I1(CO),
        .I2(over_thresh_87_reg_6717[0]),
        .I3(icmp_ln49_58_reg_6723),
        .O(over_thresh_90_fu_3638_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_90_reg_6738[2]_i_1 
       (.I0(over_thresh_87_reg_6717[2]),
        .I1(icmp_ln49_58_reg_6723),
        .I2(over_thresh_87_reg_6717[0]),
        .I3(CO),
        .I4(over_thresh_87_reg_6717[1]),
        .O(over_thresh_90_fu_3638_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_90_reg_6738[3]_i_1 
       (.I0(over_thresh_87_reg_6717[3]),
        .I1(over_thresh_87_reg_6717[1]),
        .I2(CO),
        .I3(over_thresh_87_reg_6717[0]),
        .I4(icmp_ln49_58_reg_6723),
        .I5(over_thresh_87_reg_6717[2]),
        .O(over_thresh_90_fu_3638_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_90_reg_6738[4]_i_1 
       (.I0(over_thresh_87_reg_6717[4]),
        .I1(\over_thresh_90_reg_6738[5]_i_2_n_0 ),
        .O(over_thresh_90_fu_3638_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_90_reg_6738[5]_i_1 
       (.I0(over_thresh_87_reg_6717[5]),
        .I1(\over_thresh_90_reg_6738[5]_i_2_n_0 ),
        .I2(over_thresh_87_reg_6717[4]),
        .O(over_thresh_90_fu_3638_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_90_reg_6738[5]_i_2 
       (.I0(over_thresh_87_reg_6717[3]),
        .I1(over_thresh_87_reg_6717[1]),
        .I2(CO),
        .I3(over_thresh_87_reg_6717[0]),
        .I4(icmp_ln49_58_reg_6723),
        .I5(over_thresh_87_reg_6717[2]),
        .O(\over_thresh_90_reg_6738[5]_i_2_n_0 ));
  FDRE \over_thresh_90_reg_6738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[0]),
        .Q(over_thresh_90_reg_6738[0]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6738_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[1]),
        .Q(over_thresh_90_reg_6738[1]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6738_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[2]),
        .Q(over_thresh_90_reg_6738[2]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6738_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[3]),
        .Q(over_thresh_90_reg_6738[3]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6738_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[4]),
        .Q(over_thresh_90_reg_6738[4]),
        .R(1'b0));
  FDRE \over_thresh_90_reg_6738_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(over_thresh_90_fu_3638_p3[5]),
        .Q(over_thresh_90_reg_6738[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_93_reg_6759[0]_i_1 
       (.I0(icmp_ln49_60_reg_6744),
        .I1(over_thresh_90_reg_6738[0]),
        .I2(CO),
        .O(over_thresh_93_fu_3663_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_93_reg_6759[1]_i_1 
       (.I0(over_thresh_90_reg_6738[1]),
        .I1(CO),
        .I2(over_thresh_90_reg_6738[0]),
        .I3(icmp_ln49_60_reg_6744),
        .O(over_thresh_93_fu_3663_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_93_reg_6759[2]_i_1 
       (.I0(over_thresh_90_reg_6738[2]),
        .I1(icmp_ln49_60_reg_6744),
        .I2(over_thresh_90_reg_6738[0]),
        .I3(CO),
        .I4(over_thresh_90_reg_6738[1]),
        .O(over_thresh_93_fu_3663_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_93_reg_6759[3]_i_1 
       (.I0(over_thresh_90_reg_6738[3]),
        .I1(over_thresh_90_reg_6738[1]),
        .I2(CO),
        .I3(over_thresh_90_reg_6738[0]),
        .I4(icmp_ln49_60_reg_6744),
        .I5(over_thresh_90_reg_6738[2]),
        .O(over_thresh_93_fu_3663_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_93_reg_6759[4]_i_1 
       (.I0(over_thresh_90_reg_6738[4]),
        .I1(\over_thresh_93_reg_6759[5]_i_2_n_0 ),
        .O(over_thresh_93_fu_3663_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_93_reg_6759[5]_i_1 
       (.I0(over_thresh_90_reg_6738[5]),
        .I1(\over_thresh_93_reg_6759[5]_i_2_n_0 ),
        .I2(over_thresh_90_reg_6738[4]),
        .O(over_thresh_93_fu_3663_p3[5]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_93_reg_6759[5]_i_2 
       (.I0(over_thresh_90_reg_6738[3]),
        .I1(over_thresh_90_reg_6738[1]),
        .I2(CO),
        .I3(over_thresh_90_reg_6738[0]),
        .I4(icmp_ln49_60_reg_6744),
        .I5(over_thresh_90_reg_6738[2]),
        .O(\over_thresh_93_reg_6759[5]_i_2_n_0 ));
  FDRE \over_thresh_93_reg_6759_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[0]),
        .Q(over_thresh_93_reg_6759[0]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6759_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[1]),
        .Q(over_thresh_93_reg_6759[1]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6759_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[2]),
        .Q(over_thresh_93_reg_6759[2]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6759_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[3]),
        .Q(over_thresh_93_reg_6759[3]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6759_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[4]),
        .Q(over_thresh_93_reg_6759[4]),
        .R(1'b0));
  FDRE \over_thresh_93_reg_6759_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(over_thresh_93_fu_3663_p3[5]),
        .Q(over_thresh_93_reg_6759[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_96_reg_6779[0]_i_1 
       (.I0(icmp_ln49_62_reg_6764),
        .I1(over_thresh_93_reg_6759[0]),
        .I2(CO),
        .O(over_thresh_96_fu_3693_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_96_reg_6779[1]_i_1 
       (.I0(over_thresh_93_reg_6759[1]),
        .I1(CO),
        .I2(over_thresh_93_reg_6759[0]),
        .I3(icmp_ln49_62_reg_6764),
        .O(over_thresh_96_fu_3693_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_96_reg_6779[2]_i_1 
       (.I0(over_thresh_93_reg_6759[2]),
        .I1(icmp_ln49_62_reg_6764),
        .I2(over_thresh_93_reg_6759[0]),
        .I3(CO),
        .I4(over_thresh_93_reg_6759[1]),
        .O(over_thresh_96_fu_3693_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_96_reg_6779[3]_i_1 
       (.I0(over_thresh_93_reg_6759[3]),
        .I1(over_thresh_93_reg_6759[1]),
        .I2(CO),
        .I3(over_thresh_93_reg_6759[0]),
        .I4(icmp_ln49_62_reg_6764),
        .I5(over_thresh_93_reg_6759[2]),
        .O(over_thresh_96_fu_3693_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_96_reg_6779[4]_i_1 
       (.I0(over_thresh_93_reg_6759[4]),
        .I1(\over_thresh_96_reg_6779[6]_i_2_n_0 ),
        .O(over_thresh_96_fu_3693_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_96_reg_6779[5]_i_1 
       (.I0(over_thresh_93_reg_6759[5]),
        .I1(\over_thresh_96_reg_6779[6]_i_2_n_0 ),
        .I2(over_thresh_93_reg_6759[4]),
        .O(over_thresh_96_fu_3693_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \over_thresh_96_reg_6779[6]_i_1 
       (.I0(over_thresh_93_reg_6759[5]),
        .I1(\over_thresh_96_reg_6779[6]_i_2_n_0 ),
        .I2(over_thresh_93_reg_6759[4]),
        .O(over_thresh_96_fu_3693_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_96_reg_6779[6]_i_2 
       (.I0(over_thresh_93_reg_6759[3]),
        .I1(over_thresh_93_reg_6759[1]),
        .I2(CO),
        .I3(over_thresh_93_reg_6759[0]),
        .I4(icmp_ln49_62_reg_6764),
        .I5(over_thresh_93_reg_6759[2]),
        .O(\over_thresh_96_reg_6779[6]_i_2_n_0 ));
  FDRE \over_thresh_96_reg_6779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[0]),
        .Q(over_thresh_96_reg_6779[0]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[1]),
        .Q(over_thresh_96_reg_6779[1]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[2]),
        .Q(over_thresh_96_reg_6779[2]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[3]),
        .Q(over_thresh_96_reg_6779[3]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[4]),
        .Q(over_thresh_96_reg_6779[4]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[5]),
        .Q(over_thresh_96_reg_6779[5]),
        .R(1'b0));
  FDRE \over_thresh_96_reg_6779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(over_thresh_96_fu_3693_p3[6]),
        .Q(over_thresh_96_reg_6779[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_99_reg_6800[0]_i_1 
       (.I0(icmp_ln49_64_reg_6785),
        .I1(over_thresh_96_reg_6779[0]),
        .I2(CO),
        .O(over_thresh_99_fu_3718_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_99_reg_6800[1]_i_1 
       (.I0(over_thresh_96_reg_6779[1]),
        .I1(CO),
        .I2(over_thresh_96_reg_6779[0]),
        .I3(icmp_ln49_64_reg_6785),
        .O(over_thresh_99_fu_3718_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_99_reg_6800[2]_i_1 
       (.I0(over_thresh_96_reg_6779[2]),
        .I1(icmp_ln49_64_reg_6785),
        .I2(over_thresh_96_reg_6779[0]),
        .I3(CO),
        .I4(over_thresh_96_reg_6779[1]),
        .O(over_thresh_99_fu_3718_p3[2]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \over_thresh_99_reg_6800[3]_i_1 
       (.I0(over_thresh_96_reg_6779[3]),
        .I1(over_thresh_96_reg_6779[1]),
        .I2(CO),
        .I3(over_thresh_96_reg_6779[0]),
        .I4(icmp_ln49_64_reg_6785),
        .I5(over_thresh_96_reg_6779[2]),
        .O(over_thresh_99_fu_3718_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \over_thresh_99_reg_6800[4]_i_1 
       (.I0(over_thresh_96_reg_6779[4]),
        .I1(\over_thresh_99_reg_6800[6]_i_2_n_0 ),
        .O(over_thresh_99_fu_3718_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \over_thresh_99_reg_6800[5]_i_1 
       (.I0(over_thresh_96_reg_6779[5]),
        .I1(\over_thresh_99_reg_6800[6]_i_2_n_0 ),
        .I2(over_thresh_96_reg_6779[4]),
        .O(over_thresh_99_fu_3718_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \over_thresh_99_reg_6800[6]_i_1 
       (.I0(over_thresh_96_reg_6779[6]),
        .I1(over_thresh_96_reg_6779[4]),
        .I2(\over_thresh_99_reg_6800[6]_i_2_n_0 ),
        .I3(over_thresh_96_reg_6779[5]),
        .O(over_thresh_99_fu_3718_p3[6]));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \over_thresh_99_reg_6800[6]_i_2 
       (.I0(over_thresh_96_reg_6779[3]),
        .I1(over_thresh_96_reg_6779[1]),
        .I2(CO),
        .I3(over_thresh_96_reg_6779[0]),
        .I4(icmp_ln49_64_reg_6785),
        .I5(over_thresh_96_reg_6779[2]),
        .O(\over_thresh_99_reg_6800[6]_i_2_n_0 ));
  FDRE \over_thresh_99_reg_6800_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[0]),
        .Q(over_thresh_99_reg_6800[0]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[1]),
        .Q(over_thresh_99_reg_6800[1]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[2]),
        .Q(over_thresh_99_reg_6800[2]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[3]),
        .Q(over_thresh_99_reg_6800[3]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[4]),
        .Q(over_thresh_99_reg_6800[4]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[5]),
        .Q(over_thresh_99_reg_6800[5]),
        .R(1'b0));
  FDRE \over_thresh_99_reg_6800_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(over_thresh_99_fu_3718_p3[6]),
        .Q(over_thresh_99_reg_6800[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \over_thresh_9_reg_6174[0]_i_1 
       (.I0(icmp_ln49_4_reg_6159),
        .I1(over_thresh_6_reg_6153[0]),
        .I2(CO),
        .O(over_thresh_9_fu_2948_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \over_thresh_9_reg_6174[1]_i_1 
       (.I0(over_thresh_6_reg_6153[1]),
        .I1(CO),
        .I2(over_thresh_6_reg_6153[0]),
        .I3(icmp_ln49_4_reg_6159),
        .O(over_thresh_9_fu_2948_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \over_thresh_9_reg_6174[2]_i_1 
       (.I0(over_thresh_6_reg_6153[2]),
        .I1(icmp_ln49_4_reg_6159),
        .I2(over_thresh_6_reg_6153[0]),
        .I3(CO),
        .I4(over_thresh_6_reg_6153[1]),
        .O(over_thresh_9_fu_2948_p3[2]));
  FDRE \over_thresh_9_reg_6174_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2948_p3[0]),
        .Q(over_thresh_9_reg_6174[0]),
        .R(1'b0));
  FDRE \over_thresh_9_reg_6174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2948_p3[1]),
        .Q(over_thresh_9_reg_6174[1]),
        .R(1'b0));
  FDRE \over_thresh_9_reg_6174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(over_thresh_9_fu_2948_p3[2]),
        .Q(over_thresh_9_reg_6174[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \over_thresh_reg_6112[0]_i_1 
       (.I0(CO),
        .I1(ap_CS_fsm_state2),
        .I2(over_thresh_reg_6112),
        .O(\over_thresh_reg_6112[0]_i_1_n_0 ));
  FDRE \over_thresh_reg_6112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\over_thresh_reg_6112[0]_i_1_n_0 ),
        .Q(over_thresh_reg_6112),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_107
       (.I0(ram_reg_i_273_n_0),
        .I1(ram_reg_i_274_n_0),
        .I2(ram_reg_i_275_n_0),
        .I3(ap_CS_fsm_state49),
        .I4(ap_CS_fsm_state48),
        .I5(ram_reg_i_276_n_0),
        .O(ram_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_108
       (.I0(\ap_CS_fsm[120]_i_6_n_0 ),
        .I1(ram_reg_i_277_n_0),
        .I2(\ap_CS_fsm[120]_i_17_n_0 ),
        .I3(ram_reg_i_176_n_0),
        .I4(ap_CS_fsm_state122),
        .I5(ap_CS_fsm_state124),
        .O(ram_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD5)) 
    ram_reg_i_109
       (.I0(ram_reg_i_278_n_0),
        .I1(count_threshold_U0_ap_start),
        .I2(Q[0]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state57),
        .O(ram_reg_i_109_n_0));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    ram_reg_i_11
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(tptr),
        .I3(count_threshold_U0_ap_start),
        .I4(count_appearances_U0_appearances_address0[2]),
        .O(\tptr_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_110
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_111
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state61),
        .O(ram_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    ram_reg_i_112
       (.I0(ram_reg_i_142_n_0),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .I3(count_threshold_U0_appearances_address1[0]),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_136_n_0),
        .O(ram_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_113
       (.I0(ram_reg_i_280_n_0),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state107),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_114
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .I4(ram_reg_i_281_n_0),
        .I5(ram_reg_i_282_n_0),
        .O(ram_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ram_reg_i_115
       (.I0(ram_reg_i_276_n_0),
        .I1(ram_reg_i_277_n_0),
        .I2(ram_reg_i_283_n_0),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_284_n_0),
        .O(ram_reg_i_115_n_0));
  LUT5 #(
    .INIT(32'hFF7F0070)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address0[2]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_120
       (.I0(ram_reg_i_288_n_0),
        .I1(ram_reg_i_289_n_0),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state55),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_i_121
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .I4(ram_reg_i_290_n_0),
        .I5(ram_reg_i_291_n_0),
        .O(ram_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hEEEEEFEEAAAAAAAA)) 
    ram_reg_i_125
       (.I0(ram_reg_i_114_n_0),
        .I1(ram_reg_i_121_n_0),
        .I2(ram_reg_i_297_n_0),
        .I3(ram_reg_i_298_n_0),
        .I4(ram_reg_i_299_n_0),
        .I5(ram_reg_i_120_n_0),
        .O(ram_reg_i_125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_126
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state110),
        .O(ram_reg_i_126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_132
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state125),
        .I4(ram_reg_i_142_n_0),
        .O(ram_reg_i_132_n_0));
  LUT4 #(
    .INIT(16'h8A88)) 
    ram_reg_i_133
       (.I0(\ap_CS_fsm[120]_i_9_n_0 ),
        .I1(ram_reg_i_280_n_0),
        .I2(ram_reg_i_277_n_0),
        .I3(ram_reg_i_276_n_0),
        .O(ram_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_134
       (.I0(ram_reg_i_280_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state82),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state83),
        .I5(ram_reg_i_284_n_0),
        .O(ram_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h555577F755555555)) 
    ram_reg_i_135
       (.I0(ram_reg_i_191_n_0),
        .I1(ram_reg_i_291_n_0),
        .I2(ram_reg_i_307_n_0),
        .I3(ram_reg_i_308_n_0),
        .I4(ram_reg_i_309_n_0),
        .I5(ram_reg_i_282_n_0),
        .O(ram_reg_i_135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_136
       (.I0(ram_reg_i_143_n_0),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_142
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state123),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_142_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_143
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state114),
        .O(ram_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h00000000FBBBFBFB)) 
    ram_reg_i_144
       (.I0(ram_reg_i_318_n_0),
        .I1(ram_reg_i_319_n_0),
        .I2(ram_reg_i_320_n_0),
        .I3(ram_reg_i_321_n_0),
        .I4(ram_reg_i_322_n_0),
        .I5(ram_reg_i_323_n_0),
        .O(ram_reg_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_145
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state118),
        .O(ram_reg_i_145_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_146
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state127),
        .I2(count_threshold_U0_appearances_address1[0]),
        .I3(ap_CS_fsm_state128),
        .O(ram_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_i_147
       (.I0(ram_reg_i_324_n_0),
        .I1(ram_reg_i_325_n_0),
        .I2(ram_reg_i_326_n_0),
        .I3(ram_reg_i_327_n_0),
        .I4(ram_reg_i_146_n_0),
        .I5(ram_reg_i_328_n_0),
        .O(ram_reg_i_147_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_153
       (.I0(ram_reg_i_218_n_0),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state110),
        .O(ram_reg_i_153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_154
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .O(ram_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_155
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .I4(ap_CS_fsm_state95),
        .I5(ap_CS_fsm_state96),
        .O(ram_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_156
       (.I0(ram_reg_i_338_n_0),
        .I1(ram_reg_i_339_n_0),
        .I2(ram_reg_i_340_n_0),
        .I3(ram_reg_i_341_n_0),
        .I4(ram_reg_i_342_n_0),
        .I5(ram_reg_i_343_n_0),
        .O(ram_reg_i_156_n_0));
  LUT5 #(
    .INIT(32'h57575755)) 
    ram_reg_i_157
       (.I0(ram_reg_i_217_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state100),
        .I4(ap_CS_fsm_state99),
        .O(ram_reg_i_157_n_0));
  LUT5 #(
    .INIT(32'hFFFF000E)) 
    ram_reg_i_158
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ram_reg_i_344_n_0),
        .O(ram_reg_i_158_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_159
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .O(ram_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    ram_reg_i_16
       (.I0(ram_reg_i_87_n_0),
        .I1(ram_reg_i_88_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_89_n_0),
        .I4(p_0_in__0),
        .I5(count_appearances_U0_appearances_address0[1]),
        .O(\tptr_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_160
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(ram_reg_i_160_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_161
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_state95),
        .O(ram_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_162
       (.I0(ram_reg_i_275_n_0),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state100),
        .I4(ap_CS_fsm_state99),
        .I5(ram_reg_i_345_n_0),
        .O(ram_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_163
       (.I0(ram_reg_i_346_n_0),
        .I1(ram_reg_i_347_n_0),
        .I2(ram_reg_i_217_n_0),
        .I3(ap_CS_fsm_state127),
        .I4(count_threshold_U0_appearances_address1[0]),
        .I5(ap_CS_fsm_state128),
        .O(ram_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_i_164
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state124),
        .I2(ram_reg_i_348_n_0),
        .I3(ram_reg_i_214_n_0),
        .I4(ram_reg_i_349_n_0),
        .I5(ram_reg_i_350_n_0),
        .O(ram_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_165
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_i_351_n_0),
        .I5(ram_reg_i_344_n_0),
        .O(ram_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    ram_reg_i_16__0
       (.I0(ram_reg_i_87_n_0),
        .I1(ram_reg_i_88_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_89_n_0),
        .I4(ram_reg),
        .I5(count_appearances_U0_appearances_address0[1]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ram_reg_i_17
       (.I0(ram_reg_i_91_n_0),
        .I1(ram_reg_i_76_n_0),
        .I2(ram_reg_i_92_n_0),
        .I3(p_0_in__0),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(\tptr_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_171
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .O(ram_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F02FFFF)) 
    ram_reg_i_172
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state117),
        .I4(ram_reg_i_364_n_0),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_173
       (.I0(ram_reg_i_365_n_0),
        .I1(ram_reg_i_366_n_0),
        .I2(ram_reg_i_367_n_0),
        .I3(ram_reg_i_368_n_0),
        .I4(ram_reg_i_369_n_0),
        .I5(ram_reg_i_370_n_0),
        .O(ram_reg_i_173_n_0));
  LUT5 #(
    .INIT(32'hAAFBAAFA)) 
    ram_reg_i_174
       (.I0(ram_reg_i_371_n_0),
        .I1(ap_CS_fsm_state111),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_174_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hCECFCECE)) 
    ram_reg_i_175
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_175_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_176
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .O(ram_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hF4FFF4FFF4FFF400)) 
    ram_reg_i_17__0
       (.I0(ram_reg_i_91_n_0),
        .I1(ram_reg_i_76_n_0),
        .I2(ram_reg_i_92_n_0),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFBFFFFFFFB000000)) 
    ram_reg_i_18
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state128),
        .I3(tptr),
        .I4(count_threshold_U0_ap_start),
        .I5(count_appearances_U0_appearances_address0[0]),
        .O(\tptr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_181
       (.I0(ap_CS_fsm_state128),
        .I1(ram_reg_i_187_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_188_n_0),
        .O(ram_reg_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_182
       (.I0(\ap_CS_fsm[120]_i_9_n_0 ),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_183
       (.I0(ram_reg_i_381_n_0),
        .I1(ram_reg_i_284_n_0),
        .I2(ram_reg_i_382_n_0),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state91),
        .O(ram_reg_i_183_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_i_186
       (.I0(ram_reg_i_113_n_0),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state82),
        .I3(ram_reg_i_183_n_0),
        .I4(ram_reg_i_125_n_0),
        .O(ram_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_187
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state123),
        .I3(ap_CS_fsm_state121),
        .I4(ram_reg_i_383_n_0),
        .I5(ap_CS_fsm_state126),
        .O(ram_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_188
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state116),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF0000FB00)) 
    ram_reg_i_18__0
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state128),
        .I3(count_threshold_U0_ap_start),
        .I4(tptr),
        .I5(count_appearances_U0_appearances_address0[0]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_191
       (.I0(ram_reg_i_384_n_0),
        .I1(ram_reg_i_281_n_0),
        .I2(ram_reg_i_288_n_0),
        .I3(ram_reg_i_282_n_0),
        .O(ram_reg_i_191_n_0));
  LUT5 #(
    .INIT(32'h04550404)) 
    ram_reg_i_192
       (.I0(ram_reg_i_209_n_0),
        .I1(ram_reg_i_385_n_0),
        .I2(ram_reg_i_308_n_0),
        .I3(ram_reg_i_291_n_0),
        .I4(ram_reg_i_386_n_0),
        .O(ram_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hFCFCFDFCFCFCFFFC)) 
    ram_reg_i_193
       (.I0(ram_reg_i_133_n_0),
        .I1(ap_CS_fsm_state128),
        .I2(ram_reg_i_228_n_0),
        .I3(ram_reg_i_187_n_0),
        .I4(ram_reg_i_188_n_0),
        .I5(ram_reg_i_126_n_0),
        .O(ram_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'hFDFDF1FDFDFDFDFD)) 
    ram_reg_i_195
       (.I0(ram_reg_i_389_n_0),
        .I1(ram_reg_i_187_n_0),
        .I2(ap_CS_fsm_state128),
        .I3(ram_reg_i_159_n_0),
        .I4(ram_reg_i_390_n_0),
        .I5(ram_reg_i_391_n_0),
        .O(ram_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAABBBBBBBB)) 
    ram_reg_i_196
       (.I0(ram_reg_i_209_n_0),
        .I1(ram_reg_i_392_n_0),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .I4(ram_reg_i_393_n_0),
        .I5(ram_reg_i_394_n_0),
        .O(ram_reg_i_196_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_197
       (.I0(ram_reg_i_385_n_0),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state31),
        .O(ram_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    ram_reg_i_198
       (.I0(ram_reg_i_395_n_0),
        .I1(ap_CS_fsm_state19),
        .I2(ram_reg_i_396_n_0),
        .I3(ram_reg_i_328_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_398_n_0),
        .O(ram_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ram_reg_i_199
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_288_n_0),
        .I2(ap_CS_fsm_state56),
        .I3(ram_reg_i_211_n_0),
        .I4(ram_reg_i_400_n_0),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'h57555757FFFFFFFF)) 
    ram_reg_i_204
       (.I0(ram_reg_i_197_n_0),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ram_reg_i_402_n_0),
        .I4(ram_reg_i_403_n_0),
        .I5(ram_reg_i_404_n_0),
        .O(ram_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h00FF45FFFFFF45FF)) 
    ram_reg_i_205
       (.I0(ap_CS_fsm_state19),
        .I1(ram_reg_i_395_n_0),
        .I2(ram_reg_i_405_n_0),
        .I3(ram_reg_i_396_n_0),
        .I4(ram_reg_i_406_n_0),
        .I5(ram_reg_i_407_n_0),
        .O(ram_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFD0000)) 
    ram_reg_i_206
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state32),
        .I4(ram_reg_i_278_n_0),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    ram_reg_i_207
       (.I0(ram_reg_i_408_n_0),
        .I1(\ap_CS_fsm[120]_i_5_n_0 ),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state32),
        .I4(ap_CS_fsm_state30),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    ram_reg_i_208
       (.I0(ram_reg_i_409_n_0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_394_n_0),
        .I4(ram_reg_i_410_n_0),
        .I5(ram_reg_i_197_n_0),
        .O(ram_reg_i_208_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_209
       (.I0(\ap_CS_fsm[120]_i_4_n_0 ),
        .I1(ram_reg_i_77_n_0),
        .O(ram_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h0000FFE00000FFF0)) 
    ram_reg_i_210
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_411_n_0),
        .I3(ram_reg_i_412_n_0),
        .I4(ram_reg_i_275_n_0),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_211
       (.I0(ram_reg_i_77_n_0),
        .I1(\ap_CS_fsm[120]_i_4_n_0 ),
        .O(ram_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_212
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state75),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state81),
        .I5(ram_reg_i_281_n_0),
        .O(ram_reg_i_212_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_i_213
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_213_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_214
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .O(ram_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h02020200AAAAAAAA)) 
    ram_reg_i_215
       (.I0(ram_reg_i_283_n_0),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state75),
        .I5(ram_reg_i_413_n_0),
        .O(ram_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'hFFFF0101FFFFFF00)) 
    ram_reg_i_216
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state118),
        .I2(ram_reg_i_414_n_0),
        .I3(ram_reg_i_415_n_0),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_187_n_0),
        .O(ram_reg_i_216_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_217
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state104),
        .I3(ap_CS_fsm_state103),
        .O(ram_reg_i_217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    ram_reg_i_218
       (.I0(ap_CS_fsm_state109),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state106),
        .I4(ap_CS_fsm_state105),
        .O(ram_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h000000001110FFFF)) 
    ram_reg_i_219
       (.I0(ram_reg_i_416_n_0),
        .I1(ap_CS_fsm_state91),
        .I2(ram_reg_i_417_n_0),
        .I3(ram_reg_i_382_n_0),
        .I4(ram_reg_i_381_n_0),
        .I5(ram_reg_i_418_n_0),
        .O(ram_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF888F)) 
    ram_reg_i_222
       (.I0(ap_CS_fsm_state48),
        .I1(ram_reg_i_386_n_0),
        .I2(ap_CS_fsm_state55),
        .I3(ram_reg_i_420_n_0),
        .I4(ram_reg_i_421_n_0),
        .I5(ram_reg_i_197_n_0),
        .O(ram_reg_i_222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_223
       (.I0(ap_CS_fsm_state36),
        .I1(ram_reg_i_422_n_0),
        .I2(ram_reg_i_207_n_0),
        .I3(ap_CS_fsm_state37),
        .O(ram_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h0202020222220222)) 
    ram_reg_i_224
       (.I0(ram_reg_i_197_n_0),
        .I1(ram_reg_i_423_n_0),
        .I2(ram_reg_i_424_n_0),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'hAA02FFFF00000000)) 
    ram_reg_i_225
       (.I0(ram_reg_i_406_n_0),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_425_n_0),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_426_n_0),
        .I5(ram_reg_i_396_n_0),
        .O(ram_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    ram_reg_i_226
       (.I0(ram_reg_i_427_n_0),
        .I1(ram_reg_i_211_n_0),
        .I2(ram_reg_i_428_n_0),
        .I3(ram_reg_i_212_n_0),
        .I4(ram_reg_i_429_n_0),
        .I5(ram_reg_i_430_n_0),
        .O(ram_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    ram_reg_i_227
       (.I0(ram_reg_i_431_n_0),
        .I1(ram_reg_i_432_n_0),
        .I2(ram_reg_i_433_n_0),
        .I3(ram_reg_i_434_n_0),
        .I4(ram_reg_i_435_n_0),
        .I5(ram_reg_i_187_n_0),
        .O(ram_reg_i_227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_228
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ram_reg_i_142_n_0),
        .O(ram_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    ram_reg_i_229
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state122),
        .O(ram_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBFBFFFBFB)) 
    ram_reg_i_230
       (.I0(ap_CS_fsm_state128),
        .I1(ram_reg_i_187_n_0),
        .I2(ram_reg_i_188_n_0),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_i_436_n_0),
        .O(ram_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    ram_reg_i_273
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state123),
        .I2(ram_reg_i_450_n_0),
        .I3(ram_reg_i_451_n_0),
        .I4(ram_reg_i_452_n_0),
        .I5(\ap_CS_fsm[120]_i_16_n_0 ),
        .O(ram_reg_i_273_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_274
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state98),
        .I4(ram_reg_i_453_n_0),
        .O(ram_reg_i_274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_275
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .O(ram_reg_i_275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_276
       (.I0(ap_CS_fsm_state96),
        .I1(ap_CS_fsm_state95),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state93),
        .O(ram_reg_i_276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_277
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state91),
        .O(ram_reg_i_277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_278
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .O(ram_reg_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_279
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_i_279_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_280
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ram_reg_i_319_n_0),
        .O(ram_reg_i_280_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_281
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .O(ram_reg_i_281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_282
       (.I0(ram_reg_i_454_n_0),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_283
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .O(ram_reg_i_283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_284
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state86),
        .O(ram_reg_i_284_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_288
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ap_CS_fsm_state59),
        .I3(ap_CS_fsm_state60),
        .I4(ram_reg_i_399_n_0),
        .O(ram_reg_i_288_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_289
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state50),
        .O(ram_reg_i_289_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_290
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_290_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_291
       (.I0(ram_reg_i_393_n_0),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state47),
        .I4(ap_CS_fsm_state48),
        .O(ram_reg_i_291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_297
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ram_reg_i_460_n_0),
        .O(ram_reg_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_298
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .O(ram_reg_i_298_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_299
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state29),
        .O(ram_reg_i_299_n_0));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    ram_reg_i_3
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(count_threshold_U0_ap_start),
        .I3(tptr),
        .I4(count_appearances_U0_appearances_address1[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_307
       (.I0(ram_reg_i_290_n_0),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .O(ram_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    ram_reg_i_308
       (.I0(ram_reg_i_462_n_0),
        .I1(\ap_CS_fsm[120]_i_26_n_0 ),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_463_n_0),
        .I5(ram_reg_i_297_n_0),
        .O(ram_reg_i_308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_309
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .I4(ram_reg_i_289_n_0),
        .O(ram_reg_i_309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_318
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state107),
        .O(ram_reg_i_318_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_319
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state98),
        .I3(ap_CS_fsm_state97),
        .O(ram_reg_i_319_n_0));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    ram_reg_i_320
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ram_reg_i_277_n_0),
        .I5(ram_reg_i_284_n_0),
        .O(ram_reg_i_320_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_321
       (.I0(ram_reg_i_277_n_0),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state81),
        .O(ram_reg_i_321_n_0));
  LUT6 #(
    .INIT(64'h55555555555577F7)) 
    ram_reg_i_322
       (.I0(ram_reg_i_400_n_0),
        .I1(ram_reg_i_399_n_0),
        .I2(ram_reg_i_464_n_0),
        .I3(ram_reg_i_465_n_0),
        .I4(ram_reg_i_466_n_0),
        .I5(ram_reg_i_384_n_0),
        .O(ram_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_323
       (.I0(ram_reg_i_318_n_0),
        .I1(ram_reg_i_467_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_323_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_324
       (.I0(ram_reg_i_468_n_0),
        .I1(ram_reg_i_467_n_0),
        .I2(ram_reg_i_281_n_0),
        .I3(ram_reg_i_469_n_0),
        .I4(ap_CS_fsm_state109),
        .I5(ram_reg_i_126_n_0),
        .O(ram_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ram_reg_i_325
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ram_reg_i_159_n_0),
        .I3(ram_reg_i_454_n_0),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_i_284_n_0),
        .O(ram_reg_i_325_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_326
       (.I0(ram_reg_i_299_n_0),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(ram_reg_i_399_n_0),
        .O(ram_reg_i_326_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_327
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .O(ram_reg_i_327_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_328
       (.I0(ram_reg_i_463_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_328_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    ram_reg_i_338
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state85),
        .I4(ram_reg_i_283_n_0),
        .I5(ram_reg_i_382_n_0),
        .O(ram_reg_i_338_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_339
       (.I0(ram_reg_i_213_n_0),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state74),
        .O(ram_reg_i_339_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    ram_reg_i_340
       (.I0(ram_reg_i_478_n_0),
        .I1(ram_reg_i_479_n_0),
        .I2(ram_reg_i_409_n_0),
        .I3(ram_reg_i_480_n_0),
        .I4(ram_reg_i_481_n_0),
        .I5(ram_reg_i_482_n_0),
        .O(ram_reg_i_340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h555555FD)) 
    ram_reg_i_341
       (.I0(ram_reg_i_214_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_i_341_n_0));
  LUT6 #(
    .INIT(64'h000EFFFFFFFFFFFF)) 
    ram_reg_i_342
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .I4(ram_reg_i_382_n_0),
        .I5(ram_reg_i_413_n_0),
        .O(ram_reg_i_342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hFFFF1110)) 
    ram_reg_i_343
       (.I0(ap_CS_fsm_state89),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ram_reg_i_161_n_0),
        .O(ram_reg_i_343_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_344
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state119),
        .O(ram_reg_i_344_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    ram_reg_i_345
       (.I0(ram_reg_i_404_n_0),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ram_reg_i_479_n_0),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state87),
        .O(ram_reg_i_345_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_346
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .O(ram_reg_i_346_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_347
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_347_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_348
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_348_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_349
       (.I0(ap_CS_fsm_state80),
        .I1(ap_CS_fsm_state79),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .O(ram_reg_i_349_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_350
       (.I0(ap_CS_fsm_state55),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_350_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_351
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .O(ram_reg_i_351_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_364
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state121),
        .O(ram_reg_i_364_n_0));
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_i_365
       (.I0(ram_reg_i_433_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state100),
        .O(ram_reg_i_365_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    ram_reg_i_366
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state91),
        .I3(ram_reg_i_498_n_0),
        .I4(ap_CS_fsm_state96),
        .I5(ap_CS_fsm_state98),
        .O(ram_reg_i_366_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_367
       (.I0(ram_reg_i_499_n_0),
        .I1(ram_reg_i_500_n_0),
        .I2(ram_reg_i_501_n_0),
        .I3(ram_reg_i_502_n_0),
        .I4(ram_reg_i_503_n_0),
        .I5(ram_reg_i_504_n_0),
        .O(ram_reg_i_367_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_368
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state93),
        .I3(ram_reg_i_505_n_0),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state88),
        .O(ram_reg_i_368_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEAAFE)) 
    ram_reg_i_369
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state96),
        .I5(ram_reg_i_506_n_0),
        .O(ram_reg_i_369_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_370
       (.I0(ram_reg_i_434_n_0),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state111),
        .O(ram_reg_i_370_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_371
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state118),
        .O(ram_reg_i_371_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_381
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state93),
        .I4(ap_CS_fsm_state94),
        .I5(ram_reg_i_319_n_0),
        .O(ram_reg_i_381_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_382
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state84),
        .O(ram_reg_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_383
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_383_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_384
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state76),
        .O(ram_reg_i_384_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_385
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state33),
        .I5(ram_reg_i_408_n_0),
        .O(ram_reg_i_385_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_386
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ram_reg_i_513_n_0),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_386_n_0));
  LUT6 #(
    .INIT(64'h0001000100010101)) 
    ram_reg_i_389
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ram_reg_i_142_n_0),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state120),
        .O(ram_reg_i_389_n_0));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_i_390
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state118),
        .I4(ap_CS_fsm_state117),
        .I5(ram_reg_i_143_n_0),
        .O(ram_reg_i_390_n_0));
  LUT6 #(
    .INIT(64'hBABBBABBBABABABB)) 
    ram_reg_i_391
       (.I0(ram_reg_i_435_n_0),
        .I1(ap_CS_fsm_state109),
        .I2(ram_reg_i_318_n_0),
        .I3(ram_reg_i_467_n_0),
        .I4(ram_reg_i_319_n_0),
        .I5(ram_reg_i_320_n_0),
        .O(ram_reg_i_391_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_392
       (.I0(ap_CS_fsm_state37),
        .I1(ram_reg_i_290_n_0),
        .I2(ram_reg_i_408_n_0),
        .I3(ram_reg_i_514_n_0),
        .I4(ap_CS_fsm_state55),
        .I5(ram_reg_i_513_n_0),
        .O(ram_reg_i_392_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_393
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .O(ram_reg_i_393_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_i_394
       (.I0(ram_reg_i_515_n_0),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ram_reg_i_386_n_0),
        .O(ram_reg_i_394_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_395
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_395_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_396
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ram_reg_i_298_n_0),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_397
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ram_reg_i_463_n_0),
        .O(ram_reg_i_397_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_398
       (.I0(ram_reg_i_298_n_0),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .O(ram_reg_i_398_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_399
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state62),
        .O(ram_reg_i_399_n_0));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    ram_reg_i_3__0
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(tptr),
        .I3(count_threshold_U0_ap_start),
        .I4(count_appearances_U0_appearances_address1[2]),
        .O(\tptr_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFFABFF0000AB00)) 
    ram_reg_i_4
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(ram_reg_i_59_n_0),
        .I3(count_threshold_U0_ap_start),
        .I4(tptr),
        .I5(count_appearances_U0_appearances_address1[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    ram_reg_i_400
       (.I0(ram_reg_i_281_n_0),
        .I1(ram_reg_i_384_n_0),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state70),
        .I5(ap_CS_fsm_state69),
        .O(ram_reg_i_400_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_402
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .O(ram_reg_i_402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_403
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .O(ram_reg_i_403_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_404
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state28),
        .O(ram_reg_i_404_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_405
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_405_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_406
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_i_463_n_0),
        .O(ram_reg_i_406_n_0));
  LUT6 #(
    .INIT(64'h888888888888AAA8)) 
    ram_reg_i_407
       (.I0(ram_reg_i_517_n_0),
        .I1(ram_reg_i_518_n_0),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(ram_reg_i_407_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_408
       (.I0(ram_reg_i_515_n_0),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state48),
        .I3(ram_reg_i_386_n_0),
        .O(ram_reg_i_408_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_i_409
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_409_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAFE)) 
    ram_reg_i_410
       (.I0(ram_reg_i_514_n_0),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state53),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_410_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_411
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .O(ram_reg_i_411_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_412
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_412_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_413
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .O(ram_reg_i_413_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_414
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state111),
        .I4(ap_CS_fsm_state114),
        .I5(ap_CS_fsm_state113),
        .O(ram_reg_i_414_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF00FF0001)) 
    ram_reg_i_415
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state121),
        .I2(ram_reg_i_450_n_0),
        .I3(ram_reg_i_519_n_0),
        .I4(ap_CS_fsm_state124),
        .I5(ap_CS_fsm_state123),
        .O(ram_reg_i_415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_i_416
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_416_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_417
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_417_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFE)) 
    ram_reg_i_418
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ram_reg_i_155_n_0),
        .O(ram_reg_i_418_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_i_420
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state50),
        .O(ram_reg_i_420_n_0));
  LUT6 #(
    .INIT(64'h8A888A8A8A888A88)) 
    ram_reg_i_421
       (.I0(ram_reg_i_394_n_0),
        .I1(ram_reg_i_520_n_0),
        .I2(ram_reg_i_521_n_0),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state38),
        .O(ram_reg_i_421_n_0));
  LUT6 #(
    .INIT(64'hAAFAAAFFAAFAAAFB)) 
    ram_reg_i_422
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state31),
        .O(ram_reg_i_422_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hBBABBBAA)) 
    ram_reg_i_423
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state24),
        .O(ram_reg_i_423_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_424
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state24),
        .O(ram_reg_i_424_n_0));
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_425
       (.I0(ram_reg_i_522_n_0),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .O(ram_reg_i_425_n_0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_i_426
       (.I0(ram_reg_i_523_n_0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_426_n_0));
  LUT6 #(
    .INIT(64'h3032303230303032)) 
    ram_reg_i_427
       (.I0(ram_reg_i_524_n_0),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state62),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state61),
        .O(ram_reg_i_427_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0B)) 
    ram_reg_i_428
       (.I0(\ap_CS_fsm[120]_i_22_n_0 ),
        .I1(ap_CS_fsm_state75),
        .I2(ram_reg_i_525_n_0),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state81),
        .I5(ap_CS_fsm_state82),
        .O(ram_reg_i_428_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    ram_reg_i_429
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .O(ram_reg_i_429_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFFFFFD)) 
    ram_reg_i_430
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state67),
        .I5(ap_CS_fsm_state68),
        .O(ram_reg_i_430_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB000FFFF)) 
    ram_reg_i_431
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state90),
        .I2(ram_reg_i_381_n_0),
        .I3(ram_reg_i_526_n_0),
        .I4(ram_reg_i_182_n_0),
        .I5(ram_reg_i_183_n_0),
        .O(ram_reg_i_431_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F1)) 
    ram_reg_i_432
       (.I0(ram_reg_i_527_n_0),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state99),
        .I4(ap_CS_fsm_state98),
        .I5(ram_reg_i_381_n_0),
        .O(ram_reg_i_432_n_0));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_i_433
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hCCEFCCEE)) 
    ram_reg_i_434
       (.I0(ap_CS_fsm_state107),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state105),
        .O(ram_reg_i_434_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    ram_reg_i_435
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .I2(ram_reg_i_143_n_0),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state112),
        .I5(ap_CS_fsm_state111),
        .O(ram_reg_i_435_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFF00FFF2)) 
    ram_reg_i_436
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state118),
        .I4(ap_CS_fsm_state117),
        .O(ram_reg_i_436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_450
       (.I0(ap_CS_fsm_state119),
        .I1(ap_CS_fsm_state120),
        .O(ram_reg_i_450_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_451
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_451_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_452
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_452_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_453
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state128),
        .I3(ap_CS_fsm_state84),
        .O(ram_reg_i_453_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_454
       (.I0(ap_CS_fsm_state72),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state69),
        .O(ram_reg_i_454_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_460
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .O(ram_reg_i_460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_462
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_i_299_n_0),
        .O(ram_reg_i_462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_463
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .O(ram_reg_i_463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_464
       (.I0(ap_CS_fsm_state60),
        .I1(ap_CS_fsm_state59),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .O(ram_reg_i_464_n_0));
  LUT6 #(
    .INIT(64'h1111000155555555)) 
    ram_reg_i_465
       (.I0(ram_reg_i_468_n_0),
        .I1(ram_reg_i_469_n_0),
        .I2(ram_reg_i_327_n_0),
        .I3(ram_reg_i_545_n_0),
        .I4(ram_reg_i_393_n_0),
        .I5(ram_reg_i_289_n_0),
        .O(ram_reg_i_465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_466
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .O(ram_reg_i_466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_467
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state101),
        .O(ram_reg_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_468
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .O(ram_reg_i_468_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_469
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .O(ram_reg_i_469_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF54FF)) 
    ram_reg_i_478
       (.I0(ram_reg_i_513_n_0),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(ram_reg_i_411_n_0),
        .I4(ap_CS_fsm_state56),
        .I5(ap_CS_fsm_state55),
        .O(ram_reg_i_478_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_479
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .O(ram_reg_i_479_n_0));
  LUT5 #(
    .INIT(32'h0000AAAB)) 
    ram_reg_i_480
       (.I0(ram_reg_i_160_n_0),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state29),
        .I3(ram_reg_i_547_n_0),
        .I4(ram_reg_i_548_n_0),
        .O(ram_reg_i_480_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_i_481
       (.I0(ram_reg_i_549_n_0),
        .I1(ram_reg_i_479_n_0),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state54),
        .I4(ap_CS_fsm_state50),
        .I5(ap_CS_fsm_state49),
        .O(ram_reg_i_481_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    ram_reg_i_482
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state58),
        .I2(ram_reg_i_411_n_0),
        .I3(ram_reg_i_412_n_0),
        .I4(ap_CS_fsm_state66),
        .I5(ap_CS_fsm_state65),
        .O(ram_reg_i_482_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_498
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .O(ram_reg_i_498_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_499
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(ram_reg_i_553_n_0),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state81),
        .O(ram_reg_i_499_n_0));
  LUT6 #(
    .INIT(64'hABFFFFFFAB000000)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(ram_reg_i_59_n_0),
        .I3(tptr),
        .I4(count_threshold_U0_ap_start),
        .I5(count_appearances_U0_appearances_address1[1]),
        .O(\tptr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hF1F0)) 
    ram_reg_i_500
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state68),
        .I2(ram_reg_i_554_n_0),
        .I3(ap_CS_fsm_state65),
        .O(ram_reg_i_500_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    ram_reg_i_501
       (.I0(ram_reg_i_555_n_0),
        .I1(ram_reg_i_556_n_0),
        .I2(ram_reg_i_557_n_0),
        .I3(ram_reg_i_558_n_0),
        .I4(ram_reg_i_559_n_0),
        .I5(ram_reg_i_560_n_0),
        .O(ram_reg_i_501_n_0));
  LUT6 #(
    .INIT(64'hFF0FFFFFFF0FFF4F)) 
    ram_reg_i_502
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state60),
        .I2(ram_reg_i_561_n_0),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_i_502_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F2)) 
    ram_reg_i_503
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state73),
        .I4(\ap_CS_fsm[120]_i_22_n_0 ),
        .I5(ap_CS_fsm_state74),
        .O(ram_reg_i_503_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00BA)) 
    ram_reg_i_504
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state83),
        .I4(ram_reg_i_562_n_0),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_504_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_505
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state89),
        .O(ram_reg_i_505_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_506
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state103),
        .O(ram_reg_i_506_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_513
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state54),
        .O(ram_reg_i_513_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_514
       (.I0(ram_reg_i_386_n_0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state47),
        .O(ram_reg_i_514_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_515
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state45),
        .I4(ap_CS_fsm_state46),
        .I5(ram_reg_i_393_n_0),
        .O(ram_reg_i_515_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_517
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_517_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_518
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_518_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_519
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state127),
        .O(ram_reg_i_519_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    ram_reg_i_520
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state45),
        .O(ram_reg_i_520_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_521
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state44),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state45),
        .O(ram_reg_i_521_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hEFEEEFEF)) 
    ram_reg_i_522
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state2),
        .O(ram_reg_i_522_n_0));
  LUT6 #(
    .INIT(64'h000000F0000000FD)) 
    ram_reg_i_523
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state14),
        .O(ram_reg_i_523_n_0));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFFFF)) 
    ram_reg_i_524
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state58),
        .I5(ap_CS_fsm_state56),
        .O(ram_reg_i_524_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_i_525
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state74),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .O(ram_reg_i_525_n_0));
  LUT6 #(
    .INIT(64'hAFABAFAAAFABAFAB)) 
    ram_reg_i_526
       (.I0(ram_reg_i_505_n_0),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state85),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_i_526_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_i_527
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state95),
        .I4(ap_CS_fsm_state96),
        .O(ram_reg_i_527_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    ram_reg_i_53
       (.I0(\ap_CS_fsm[120]_i_2_n_0 ),
        .I1(ram_reg_i_107_n_0),
        .I2(ram_reg_i_108_n_0),
        .I3(ram_reg_i_109_n_0),
        .I4(ram_reg_i_110_n_0),
        .I5(ram_reg_i_111_n_0),
        .O(\ap_CS_fsm_reg[48]_0 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AA88)) 
    ram_reg_i_545
       (.I0(ram_reg_i_290_n_0),
        .I1(ram_reg_i_299_n_0),
        .I2(ram_reg_i_460_n_0),
        .I3(ram_reg_i_298_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_574_n_0),
        .O(ram_reg_i_545_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A888A8A)) 
    ram_reg_i_547
       (.I0(ram_reg_i_404_n_0),
        .I1(ram_reg_i_575_n_0),
        .I2(ram_reg_i_346_n_0),
        .I3(ram_reg_i_576_n_0),
        .I4(ram_reg_i_452_n_0),
        .I5(ram_reg_i_405_n_0),
        .O(ram_reg_i_547_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_548
       (.I0(ram_reg_i_577_n_0),
        .I1(ap_CS_fsm_state42),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .O(ram_reg_i_548_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_549
       (.I0(ap_CS_fsm_state45),
        .I1(ap_CS_fsm_state46),
        .O(ram_reg_i_549_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_55
       (.I0(ap_CS_fsm_state126),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .O(count_threshold_U0_appearances_ce0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_553
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state76),
        .O(ram_reg_i_553_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_554
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state69),
        .O(ram_reg_i_554_n_0));
  LUT6 #(
    .INIT(64'hFFFF00F2FFFFFFFF)) 
    ram_reg_i_555
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state53),
        .I4(ap_CS_fsm_state54),
        .I5(ram_reg_i_578_n_0),
        .O(ram_reg_i_555_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF10FF)) 
    ram_reg_i_556
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state40),
        .I3(ram_reg_i_579_n_0),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state48),
        .O(ram_reg_i_556_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_i_557
       (.I0(ram_reg_i_580_n_0),
        .I1(ram_reg_i_581_n_0),
        .I2(ram_reg_i_582_n_0),
        .I3(ram_reg_i_583_n_0),
        .I4(ram_reg_i_584_n_0),
        .I5(ram_reg_i_585_n_0),
        .O(ram_reg_i_557_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    ram_reg_i_558
       (.I0(ram_reg_i_586_n_0),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state37),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state35),
        .O(ram_reg_i_558_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_559
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state45),
        .I3(ram_reg_i_587_n_0),
        .O(ram_reg_i_559_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_56
       (.I0(ram_reg_i_112_n_0),
        .I1(ram_reg_i_113_n_0),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F04)) 
    ram_reg_i_560
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state58),
        .I3(ap_CS_fsm_state57),
        .I4(ram_reg_i_588_n_0),
        .I5(ap_CS_fsm_state59),
        .O(ram_reg_i_560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_561
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state68),
        .O(ram_reg_i_561_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_562
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state88),
        .O(ram_reg_i_562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_57
       (.I0(ram_reg_i_114_n_0),
        .I1(ram_reg_i_115_n_0),
        .O(ram_reg_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_574
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_i_574_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_575
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_i_575_n_0));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    ram_reg_i_576
       (.I0(ram_reg_i_395_n_0),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(ram_reg_i_351_n_0),
        .O(ram_reg_i_576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    ram_reg_i_577
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state36),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .O(ram_reg_i_577_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_578
       (.I0(ap_CS_fsm_state56),
        .I1(ap_CS_fsm_state58),
        .O(ram_reg_i_578_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_579
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state42),
        .O(ram_reg_i_579_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F04)) 
    ram_reg_i_580
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(ram_reg_i_592_n_0),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_i_580_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    ram_reg_i_581
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state21),
        .I5(ram_reg_i_593_n_0),
        .O(ram_reg_i_581_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    ram_reg_i_582
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_522_n_0),
        .I4(ram_reg_i_594_n_0),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_582_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hAFAFAAAE)) 
    ram_reg_i_583
       (.I0(ram_reg_i_595_n_0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_583_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    ram_reg_i_584
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state24),
        .I3(\ap_CS_fsm[120]_i_20_n_0 ),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_i_584_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
    ram_reg_i_585
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state36),
        .I5(ram_reg_i_596_n_0),
        .O(ram_reg_i_585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_586
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state41),
        .O(ram_reg_i_586_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ram_reg_i_587
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state51),
        .I4(ap_CS_fsm_state49),
        .O(ram_reg_i_587_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_588
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state61),
        .O(ram_reg_i_588_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_59
       (.I0(ram_reg_i_120_n_0),
        .I1(ram_reg_i_121_n_0),
        .O(ram_reg_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_592
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state31),
        .O(ram_reg_i_592_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_593
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .O(ram_reg_i_593_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_594
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(ram_reg_i_594_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_595
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state18),
        .O(ram_reg_i_595_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_596
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state32),
        .O(ram_reg_i_596_n_0));
  LUT5 #(
    .INIT(32'hAAAAFBAA)) 
    ram_reg_i_61
       (.I0(ram_reg_i_112_n_0),
        .I1(ram_reg_i_125_n_0),
        .I2(ram_reg_i_115_n_0),
        .I3(ram_reg_i_126_n_0),
        .I4(ram_reg_i_113_n_0),
        .O(count_threshold_U0_appearances_address1[4]));
  LUT6 #(
    .INIT(64'hBFFFBFBFAAAAAAAA)) 
    ram_reg_i_63
       (.I0(ram_reg_i_132_n_0),
        .I1(ram_reg_i_126_n_0),
        .I2(ram_reg_i_133_n_0),
        .I3(ram_reg_i_134_n_0),
        .I4(ram_reg_i_135_n_0),
        .I5(ram_reg_i_136_n_0),
        .O(count_threshold_U0_appearances_address1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
    ram_reg_i_65
       (.I0(ram_reg_i_142_n_0),
        .I1(ram_reg_i_143_n_0),
        .I2(ram_reg_i_144_n_0),
        .I3(ram_reg_i_145_n_0),
        .I4(ram_reg_i_146_n_0),
        .I5(ram_reg_i_147_n_0),
        .O(count_threshold_U0_appearances_address1[2]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFFE)) 
    ram_reg_i_67
       (.I0(ap_CS_fsm_state128),
        .I1(count_threshold_U0_appearances_address1[0]),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
    ram_reg_i_68
       (.I0(ram_reg_i_153_n_0),
        .I1(ram_reg_i_154_n_0),
        .I2(ram_reg_i_155_n_0),
        .I3(ram_reg_i_156_n_0),
        .I4(ram_reg_i_157_n_0),
        .I5(ram_reg_i_158_n_0),
        .O(ram_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    ram_reg_i_69
       (.I0(ram_reg_i_159_n_0),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state121),
        .I5(ap_CS_fsm_state125),
        .O(ram_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_70
       (.I0(ram_reg_i_160_n_0),
        .I1(ram_reg_i_161_n_0),
        .I2(ram_reg_i_162_n_0),
        .I3(ram_reg_i_163_n_0),
        .I4(ram_reg_i_164_n_0),
        .I5(ram_reg_i_165_n_0),
        .O(ram_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    ram_reg_i_73
       (.I0(ram_reg_i_171_n_0),
        .I1(ram_reg_i_172_n_0),
        .I2(ram_reg_i_173_n_0),
        .I3(ram_reg_i_174_n_0),
        .I4(ram_reg_i_175_n_0),
        .I5(ram_reg_i_176_n_0),
        .O(count_threshold_U0_appearances_address1[1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_76
       (.I0(ram_reg_i_181_n_0),
        .I1(ram_reg_i_182_n_0),
        .I2(ram_reg_i_183_n_0),
        .O(ram_reg_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_77
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state82),
        .I2(ram_reg_i_114_n_0),
        .O(ram_reg_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    ram_reg_i_79
       (.I0(ram_reg_i_59_n_0),
        .I1(ram_reg_i_77_n_0),
        .I2(ram_reg_i_76_n_0),
        .I3(ram_reg_i_181_n_0),
        .I4(ram_reg_i_113_n_0),
        .O(count_threshold_U0_appearances_address0[3]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_8
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_i_68_n_0),
        .I2(ram_reg_i_69_n_0),
        .I3(ram_reg_i_70_n_0),
        .I4(p_0_in__0),
        .I5(count_appearances_U0_appearances_address1[0]),
        .O(\tptr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFDFFFCF)) 
    ram_reg_i_81
       (.I0(ram_reg_i_186_n_0),
        .I1(ap_CS_fsm_state128),
        .I2(ram_reg_i_187_n_0),
        .I3(ram_reg_i_188_n_0),
        .I4(ram_reg_i_126_n_0),
        .O(count_threshold_U0_appearances_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    ram_reg_i_83
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ram_reg_i_191_n_0),
        .I3(ram_reg_i_192_n_0),
        .I4(ram_reg_i_76_n_0),
        .I5(ram_reg_i_193_n_0),
        .O(count_threshold_U0_appearances_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFBBABAAAAAAAA)) 
    ram_reg_i_85
       (.I0(ram_reg_i_195_n_0),
        .I1(ram_reg_i_196_n_0),
        .I2(ram_reg_i_197_n_0),
        .I3(ram_reg_i_198_n_0),
        .I4(ram_reg_i_199_n_0),
        .I5(ram_reg_i_76_n_0),
        .O(count_threshold_U0_appearances_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444FFF4)) 
    ram_reg_i_87
       (.I0(ram_reg_i_204_n_0),
        .I1(ram_reg_i_205_n_0),
        .I2(ram_reg_i_206_n_0),
        .I3(ram_reg_i_207_n_0),
        .I4(ram_reg_i_208_n_0),
        .I5(ram_reg_i_209_n_0),
        .O(ram_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_i_88
       (.I0(ram_reg_i_210_n_0),
        .I1(ram_reg_i_211_n_0),
        .I2(ram_reg_i_212_n_0),
        .I3(ram_reg_i_213_n_0),
        .I4(ram_reg_i_214_n_0),
        .I5(ram_reg_i_215_n_0),
        .O(ram_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
    ram_reg_i_89
       (.I0(ram_reg_i_216_n_0),
        .I1(ram_reg_i_217_n_0),
        .I2(ram_reg_i_218_n_0),
        .I3(ram_reg_i_219_n_0),
        .I4(ram_reg_i_182_n_0),
        .I5(ram_reg_i_181_n_0),
        .O(ram_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_8__0
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_i_68_n_0),
        .I2(ram_reg_i_69_n_0),
        .I3(ram_reg_i_70_n_0),
        .I4(ram_reg),
        .I5(count_appearances_U0_appearances_address1[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    ram_reg_i_91
       (.I0(ram_reg_i_209_n_0),
        .I1(ram_reg_i_222_n_0),
        .I2(ram_reg_i_223_n_0),
        .I3(ram_reg_i_224_n_0),
        .I4(ram_reg_i_225_n_0),
        .I5(ram_reg_i_226_n_0),
        .O(ram_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h0000AA08AAAAAAAA)) 
    ram_reg_i_92
       (.I0(ram_reg_i_227_n_0),
        .I1(ap_CS_fsm_state120),
        .I2(ram_reg_i_228_n_0),
        .I3(ram_reg_i_229_n_0),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_i_230_n_0),
        .O(ram_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_q0[31]_i_1 
       (.I0(count_threshold_U0_appearances_ce0),
        .I1(reg_valid0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \reg_q1[31]_i_1 
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .I2(reg_valid1),
        .O(\ap_CS_fsm_reg[128]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reg_valid0_i_1
       (.I0(count_threshold_U0_appearances_ce0),
        .O(\ap_CS_fsm_reg[125]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h1)) 
    reg_valid1_i_1
       (.I0(count_threshold_U0_appearances_address1[0]),
        .I1(\ap_CS_fsm_reg[48]_0 ),
        .O(\ap_CS_fsm_reg[128]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_flow_control_loop_pipe_sequential_init
   (i_fu_62,
    E,
    SR,
    D,
    add_ln28_fu_156_p2,
    \ap_CS_fsm_reg[129] ,
    \i_fu_62_reg[0] ,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    gmem_RVALID,
    ap_done_cache_reg_0,
    \i_fu_62_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    Q,
    \prev_1_fu_58_reg[7] ,
    \i_fu_62_reg[4] ,
    \i_fu_62_reg[4]_0 ,
    \i_fu_62_reg[4]_1 ,
    \i_fu_62_reg[4]_2 ,
    \i_fu_62_reg[4]_3 ,
    \i_fu_62_reg[10] ,
    \i_fu_62_reg[10]_0 ,
    \i_fu_62_reg[10]_1 ,
    \i_fu_62_reg[10]_2 ,
    \i_fu_62_reg[6] ,
    \i_fu_62_reg[6]_0 ,
    \ap_CS_fsm_reg[129]_0 ,
    \ap_CS_fsm_reg[129]_1 );
  output i_fu_62;
  output [0:0]E;
  output [0:0]SR;
  output [7:0]D;
  output [9:0]add_ln28_fu_156_p2;
  output [1:0]\ap_CS_fsm_reg[129] ;
  output \i_fu_62_reg[0] ;
  output grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input gmem_RVALID;
  input ap_done_cache_reg_0;
  input \i_fu_62_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input [7:0]Q;
  input [7:0]\prev_1_fu_58_reg[7] ;
  input \i_fu_62_reg[4] ;
  input \i_fu_62_reg[4]_0 ;
  input \i_fu_62_reg[4]_1 ;
  input \i_fu_62_reg[4]_2 ;
  input \i_fu_62_reg[4]_3 ;
  input \i_fu_62_reg[10] ;
  input \i_fu_62_reg[10]_0 ;
  input \i_fu_62_reg[10]_1 ;
  input \i_fu_62_reg[10]_2 ;
  input \i_fu_62_reg[6] ;
  input \i_fu_62_reg[6]_0 ;
  input [1:0]\ap_CS_fsm_reg[129]_0 ;
  input [0:0]\ap_CS_fsm_reg[129]_1 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [9:0]add_ln28_fu_156_p2;
  wire [1:0]\ap_CS_fsm_reg[129] ;
  wire [1:0]\ap_CS_fsm_reg[129]_0 ;
  wire [0:0]\ap_CS_fsm_reg[129]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_RVALID;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready;
  wire grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg;
  wire i_fu_62;
  wire \i_fu_62[10]_i_4_n_0 ;
  wire \i_fu_62[10]_i_5_n_0 ;
  wire \i_fu_62[6]_i_2_n_0 ;
  wire \i_fu_62_reg[0] ;
  wire \i_fu_62_reg[0]_0 ;
  wire \i_fu_62_reg[10] ;
  wire \i_fu_62_reg[10]_0 ;
  wire \i_fu_62_reg[10]_1 ;
  wire \i_fu_62_reg[10]_2 ;
  wire \i_fu_62_reg[4] ;
  wire \i_fu_62_reg[4]_0 ;
  wire \i_fu_62_reg[4]_1 ;
  wire \i_fu_62_reg[4]_2 ;
  wire \i_fu_62_reg[4]_3 ;
  wire \i_fu_62_reg[6] ;
  wire \i_fu_62_reg[6]_0 ;
  wire [7:0]\prev_1_fu_58_reg[7] ;

  LUT6 #(
    .INIT(64'hAAEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[129]_i_1 
       (.I0(\ap_CS_fsm_reg[129]_0 [0]),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(\ap_CS_fsm_reg[129]_1 ),
        .I5(\ap_CS_fsm_reg[129]_0 [1]),
        .O(\ap_CS_fsm_reg[129] [0]));
  LUT6 #(
    .INIT(64'hA200A200AAAAA200)) 
    \ap_CS_fsm[130]_i_1 
       (.I0(\ap_CS_fsm_reg[129]_0 [1]),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_RVALID),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_done_cache),
        .I5(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .O(\ap_CS_fsm_reg[129] [1]));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(gmem_RVALID),
        .I2(ap_done_cache_reg_0),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF0CAE0C00000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_RVALID),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I4(\i_fu_62_reg[0]_0 ),
        .I5(ap_rst_n),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00005100)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_RVALID),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I4(\i_fu_62_reg[0]_0 ),
        .O(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_ready));
  LUT6 #(
    .INIT(64'hFF75F5F5FF75FF75)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(gmem_RVALID),
        .I5(ap_done_cache_reg_0),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \count_fu_66[31]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_RVALID),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00AE00)) 
    grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_RVALID),
        .I3(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I4(\i_fu_62_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[129]_0 [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_62_reg[4]_0 ),
        .O(add_ln28_fu_156_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \i_fu_62[10]_i_1 
       (.I0(\i_fu_62_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(gmem_RVALID),
        .I4(ap_done_cache_reg_0),
        .O(i_fu_62));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \i_fu_62[10]_i_2 
       (.I0(\i_fu_62[10]_i_4_n_0 ),
        .I1(\i_fu_62_reg[10] ),
        .I2(\i_fu_62_reg[10]_0 ),
        .I3(\i_fu_62_reg[10]_1 ),
        .I4(\i_fu_62_reg[10]_2 ),
        .I5(\i_fu_62[10]_i_5_n_0 ),
        .O(add_ln28_fu_156_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_62[10]_i_4 
       (.I0(\i_fu_62_reg[6] ),
        .I1(\i_fu_62[6]_i_2_n_0 ),
        .I2(\i_fu_62_reg[4]_3 ),
        .I3(\i_fu_62_reg[6]_0 ),
        .O(\i_fu_62[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_62[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .O(\i_fu_62[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \i_fu_62[1]_i_1 
       (.I0(\i_fu_62_reg[4]_0 ),
        .I1(\i_fu_62_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\i_fu_62_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \i_fu_62[2]_i_1 
       (.I0(\i_fu_62_reg[4]_0 ),
        .I1(\i_fu_62_reg[4]_1 ),
        .I2(\i_fu_62_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \i_fu_62[3]_i_1 
       (.I0(\i_fu_62_reg[4]_2 ),
        .I1(\i_fu_62_reg[4]_1 ),
        .I2(\i_fu_62_reg[4]_0 ),
        .I3(\i_fu_62_reg[4] ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \i_fu_62[4]_i_1 
       (.I0(\i_fu_62_reg[4] ),
        .I1(\i_fu_62_reg[4]_0 ),
        .I2(\i_fu_62_reg[4]_1 ),
        .I3(\i_fu_62_reg[4]_2 ),
        .I4(\i_fu_62_reg[4]_3 ),
        .I5(\i_fu_62[10]_i_5_n_0 ),
        .O(add_ln28_fu_156_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_62[5]_i_1 
       (.I0(\i_fu_62_reg[4]_3 ),
        .I1(\i_fu_62[6]_i_2_n_0 ),
        .I2(\i_fu_62_reg[6] ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_62[6]_i_1 
       (.I0(\i_fu_62_reg[6] ),
        .I1(\i_fu_62[6]_i_2_n_0 ),
        .I2(\i_fu_62_reg[4]_3 ),
        .I3(\i_fu_62_reg[6]_0 ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_62[6]_i_2 
       (.I0(\i_fu_62_reg[4]_2 ),
        .I1(\i_fu_62_reg[4]_1 ),
        .I2(\i_fu_62_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I5(\i_fu_62_reg[4] ),
        .O(\i_fu_62[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \i_fu_62[7]_i_1 
       (.I0(\i_fu_62[10]_i_4_n_0 ),
        .I1(\i_fu_62_reg[10]_1 ),
        .I2(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_62[8]_i_1 
       (.I0(\i_fu_62_reg[10]_1 ),
        .I1(\i_fu_62[10]_i_4_n_0 ),
        .I2(\i_fu_62_reg[10]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_62[9]_i_1 
       (.I0(\i_fu_62[10]_i_4_n_0 ),
        .I1(\i_fu_62_reg[10]_1 ),
        .I2(\i_fu_62_reg[10]_0 ),
        .I3(\i_fu_62_reg[10] ),
        .I4(ap_loop_init_int),
        .O(add_ln28_fu_156_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \prev_1_fu_58[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(gmem_RVALID),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \prev_1_fu_58[7]_i_2 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_count_appearances_Pipeline_APPEARANCES_fu_2899_ap_start_reg),
        .I3(\prev_1_fu_58_reg[7] [7]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi
   (ap_rst_n_inv,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_ARADDR,
    E,
    \bus_wide_gen.data_valid_reg ,
    m_axi_gmem_BREADY,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[7] ,
    ap_clk,
    ap_rst_n,
    push,
    \bus_wide_gen.data_buf_reg[31] ,
    Q,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    ap_enable_reg_pp0_iter1,
    m_axi_gmem_BVALID,
    in);
  output ap_rst_n_inv;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]E;
  output [1:0]\bus_wide_gen.data_valid_reg ;
  output m_axi_gmem_BREADY;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.data_buf_reg[31] ;
  input [2:0]Q;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input ap_enable_reg_pp0_iter1;
  input m_axi_gmem_BVALID;
  input [64:0]in;

  wire [63:0]ARADDR_Dummy;
  wire [31:9]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire [1:0]\bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [64:0]in;
  wire load_unit_n_3;
  wire load_unit_n_6;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire push;
  wire \rs_rreq/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[0] (load_unit_n_3),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[75] ({ARLEN_Dummy[31],ARLEN_Dummy[10:9]}),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .sel(\rs_rreq/load_p2 ),
        .\state_reg[0] (RVALID_Dummy),
        .\state_reg[1] (load_unit_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_write bus_write
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q(Q),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_RVALID),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .full_n_reg(gmem_ARREADY),
        .full_n_reg_0(load_unit_n_6),
        .in(in),
        .\mOutPtr_reg[1] (RVALID_Dummy),
        .push(push),
        .push_0(\buff_rdata/push ),
        .sel(\rs_rreq/load_p2 ),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy[31],ARLEN_Dummy[10:9]}),
        .tmp_valid_reg_0(load_unit_n_3));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized0
   (full_n_reg_0,
    E,
    S,
    \dout_reg[74] ,
    D,
    \dout_reg[74]_0 ,
    full_n_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    Q,
    in);
  output full_n_reg_0;
  output [0:0]E;
  output [0:0]S;
  output [65:0]\dout_reg[74] ;
  output [0:0]D;
  output \dout_reg[74]_0 ;
  output [0:0]full_n_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input [1:0]Q;
  input [64:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [65:0]\dout_reg[74] ;
  wire \dout_reg[74]_0 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [64:0]in;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q[1]),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[122] (full_n_reg_0),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[74]_0 (\dout_reg[74] ),
        .\dout_reg[74]_1 (\dout_reg[74]_0 ),
        .\dout_reg[74]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[74]_3 (\raddr_reg_n_0_[1] ),
        .full_n_reg(full_n_reg_1),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    dout_vld_i_1__0
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FFFD55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_0),
        .I2(empty_n_i_2__0_n_0),
        .I3(push),
        .I4(pop),
        .I5(full_n_reg_0),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hABFF54005400ABFF)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h666A)) 
    \mOutPtr[3]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2
   (SR,
    din,
    ap_clk,
    ap_rst_n,
    p_13_in,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    \dout_reg[0]_2 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_3 );
  output [0:0]SR;
  output [0:0]din;
  input ap_clk;
  input ap_rst_n;
  input p_13_in;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_2 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_3 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire \raddr[3]_i_3__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (\dout_reg[0]_1 ),
        .\dout_reg[0]_5 (full_n_reg_n_0),
        .\dout_reg[0]_6 (\dout_reg[0]_2 ),
        .\dout_reg[0]_7 (\dout_reg[0]_3 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .pop(pop));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__3
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(p_13_in),
        .I3(full_n_reg_n_0),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__1 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(p_13_in),
        .I1(full_n_reg_n_0),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__0 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr[3]_i_3__0_n_0 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2__0 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_n_0),
        .I5(p_13_in),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4__0 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2_0
   (fifo_rctl_ready,
    p_13_in,
    E,
    full_n_reg_0,
    full_n_reg_1,
    rreq_handling_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    full_n_reg_7,
    \start_addr_reg[2] ,
    \end_addr_reg[3] ,
    \start_addr_reg[4] ,
    \start_addr_reg[5] ,
    \start_addr_reg[6] ,
    \end_addr_reg[7] ,
    \start_addr_reg[8] ,
    \end_addr_reg[9] ,
    \end_addr_reg[10] ,
    \start_addr_reg[11] ,
    SR,
    ap_clk,
    ap_rst_n,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    Q,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]E;
  output full_n_reg_0;
  output full_n_reg_1;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output full_n_reg_7;
  output \start_addr_reg[2] ;
  output \end_addr_reg[3] ;
  output \start_addr_reg[4] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[6] ;
  output \end_addr_reg[7] ;
  output \start_addr_reg[8] ;
  output \end_addr_reg[9] ;
  output \end_addr_reg[10] ;
  output \start_addr_reg[11] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input [3:0]Q;
  input [0:0]\sect_len_buf_reg[0] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire \end_addr_reg[10] ;
  wire \end_addr_reg[3] ;
  wire \end_addr_reg[7] ;
  wire \end_addr_reg[9] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire need_rlast;
  wire p_12_in;
  wire p_13_in;
  wire pop;
  wire rreq_handling_reg;
  wire [0:0]\sect_len_buf_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[4] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[8] ;

  LUT4 #(
    .INIT(16'h8F88)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(Q[0]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(Q[1]),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(Q[2]),
        .O(full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(Q[3]),
        .O(full_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFAFAFAFABAFABABA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__2
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(need_rlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(p_13_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(p_13_in),
        .I3(pop),
        .I4(fifo_rctl_ready),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__3 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(p_13_in),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__2 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(p_13_in),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[63]_i_1 
       (.I0(full_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9]_0 [1]),
        .I4(\sect_len_buf_reg[9]_1 [1]),
        .I5(\sect_len_buf_reg[9] [1]),
        .O(\end_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\start_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\start_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\start_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\end_addr_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\start_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9]_0 [7]),
        .I4(\sect_len_buf_reg[9]_1 [7]),
        .I5(\sect_len_buf_reg[9] [7]),
        .O(\end_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9]_1 [8]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\end_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(full_n_reg_0),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(\sect_len_buf_reg[0] ),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\start_addr_reg[11] ));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    \state[1]_i_3 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.sect_handling_reg ),
        .O(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[3] ,
    Q,
    \dout_reg[1] ,
    full_n_reg_1,
    full_n_reg_2,
    \dout_reg[3]_0 ,
    E,
    D,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg_3,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[31] ,
    dout,
    beat_valid,
    \dout_reg[0] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[1]_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[3] ;
  output [1:0]Q;
  output \dout_reg[1] ;
  output full_n_reg_1;
  output full_n_reg_2;
  output \dout_reg[3]_0 ;
  output [0:0]E;
  output [7:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg_3;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input [8:0]dout;
  input beat_valid;
  input \dout_reg[0] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]\dout_reg[1]_0 ;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[1] ;
  wire [0:0]\dout_reg[1]_0 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_5),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout_reg[0]_0 (\bus_wide_gen.offset_valid ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (raddr_reg),
        .\dout_reg[3]_3 (\dout_reg[3]_1 ),
        .dout_vld_reg(U_fifo_srl_n_15),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(D),
        .dout_vld_reg_2(empty_n_reg_n_0),
        .full_n_reg(full_n_reg_3),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .\raddr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .s_ready_t_reg(U_fifo_srl_n_6),
        .sel(full_n_reg_2));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_15),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAAAFFFF2AAAC000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(full_n_reg_0),
        .I2(full_n_reg_3),
        .I3(ARREADY_Dummy),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_3),
        .I2(ARREADY_Dummy),
        .O(full_n_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \state[1]_i_2 
       (.I0(full_n_reg_0),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg_3),
        .O(full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    mem_reg,
    dout,
    ready_for_outstanding,
    dout_vld_reg_0,
    dout_vld_reg_1,
    D,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \raddr_reg[7]_0 ,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    push_0,
    din);
  output beat_valid;
  output full_n_reg_0;
  output mem_reg;
  output [8:0]dout;
  output ready_for_outstanding;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output [23:0]D;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \raddr_reg[7]_0 ;
  input \bus_wide_gen.first_beat_reg ;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  input push_0;
  input [33:0]din;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire U_fifo_mem_n_11;
  wire U_fifo_mem_n_12;
  wire U_fifo_mem_n_14;
  wire U_fifo_mem_n_15;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire mem_reg;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr_reg[7]_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[23] (beat_valid),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[23]_1 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\bus_wide_gen.data_buf_reg[23]_2 (\bus_wide_gen.data_buf_reg[23]_1 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .pop(pop),
        .push_0(push_0),
        .\raddr_reg[2] (U_fifo_mem_n_15),
        .\raddr_reg[3] (U_fifo_mem_n_14),
        .\raddr_reg[4] (U_fifo_mem_n_12),
        .\raddr_reg[6] (U_fifo_mem_n_11),
        .\raddr_reg[7] (\raddr_reg[7]_0 ),
        .\raddr_reg[7]_0 (empty_n_reg_n_0),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[3]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[3]_2 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_3 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_1 (\raddr_reg_n_0_[7] ),
        .ready_for_outstanding(ready_for_outstanding));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_valid_reg ),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    dout_vld_i_1__1
       (.I0(beat_valid),
        .I1(empty_n_reg_n_0),
        .I2(\raddr_reg[7]_0 ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(pop),
        .O(full_n_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[8] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(full_n_i_3__0_n_0),
        .O(full_n_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(full_n_reg_0),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9A9A959A9A9A9)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[5]_i_2_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A99999995999999)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(pop),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(full_n_reg_0),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB4B4F0C3)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr[8]_i_3_n_0 ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96A6AAAA9)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr[8]_i_3_n_0 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__0 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__1 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .O(\raddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__1 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[3] ),
        .O(\raddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[5]_i_1 
       (.I0(U_fifo_mem_n_11),
        .I1(U_fifo_mem_n_14),
        .I2(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1 
       (.I0(U_fifo_mem_n_11),
        .I1(U_fifo_mem_n_12),
        .I2(\raddr_reg_n_0_[6] ),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[7]_i_2 
       (.I0(U_fifo_mem_n_11),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(U_fifo_mem_n_12),
        .I3(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(U_fifo_mem_n_15),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    full_n_reg,
    RREADY_Dummy,
    tmp_valid_reg_0,
    \bus_wide_gen.data_valid_reg_0 ,
    RBURST_READY_Dummy,
    full_n_reg_0,
    sel,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[31]_0 ,
    E,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[1] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    Q,
    ap_enable_reg_pp0_iter1,
    in,
    push_0,
    din);
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output \bus_wide_gen.data_valid_reg_0 ;
  output RBURST_READY_Dummy;
  output full_n_reg_0;
  output sel;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [2:0]\tmp_len_reg[31]_0 ;
  output [0:0]E;
  output [1:0]\bus_wide_gen.data_valid_reg_1 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[1] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [64:0]in;
  input push_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [2:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [1:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_5 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [64:0]in;
  wire last_beat;
  wire [0:0]\mOutPtr_reg[1] ;
  wire next_rreq;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [10:0]rreq_len;
  wire sel;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [31:9]tmp_len0;
  wire tmp_len0_carry_n_3;
  wire [2:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid_reg_0;
  wire [3:1]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[128]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(Q[2]),
        .O(\bus_wide_gen.data_valid_reg_1 [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .Q(\bus_wide_gen.data_buf1 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.rreq_offset_n_8 ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.rreq_offset_n_2 ),
        .\bus_wide_gen.data_buf_reg[23]_1 ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .dout_vld_reg_0(buff_rdata_n_13),
        .dout_vld_reg_1(buff_rdata_n_14),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .mem_reg(buff_rdata_n_2),
        .push_0(push_0),
        .\raddr_reg[7]_0 (\bus_wide_gen.rreq_offset_n_5 ),
        .ready_for_outstanding(ready_for_outstanding));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_9 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 ,\bus_wide_gen.rreq_offset_n_17 }),
        .E(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_19 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .\dout_reg[0] (buff_rdata_n_13),
        .\dout_reg[1] (\bus_wide_gen.rreq_offset_n_5 ),
        .\dout_reg[1]_0 (\tmp_len_reg[31]_0 [0]),
        .\dout_reg[3] (\bus_wide_gen.rreq_offset_n_2 ),
        .\dout_reg[3]_0 (\bus_wide_gen.rreq_offset_n_8 ),
        .\dout_reg[3]_1 (\tmp_addr_reg[63]_0 [1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(sel),
        .full_n_reg_3(tmp_valid_reg_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[9]),
        .E(next_rreq),
        .Q(Q[1:0]),
        .S(fifo_rreq_n_2),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[74] ({rreq_len[10],rreq_len[0],fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .\dout_reg[74]_0 (fifo_rreq_n_70),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(\bus_wide_gen.data_valid_reg_1 [0]),
        .in(in),
        .push(push),
        .tmp_valid_reg(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \prev_2_reg_253[7]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:1],tmp_len0_carry_n_3}),
        .CYINIT(rreq_len[0]),
        .DI({1'b0,1'b0,1'b0,rreq_len[10]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3:2],tmp_len0[31],tmp_len0[10]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_2}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_70),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_mem__parameterized0
   (mem_reg_0,
    dout,
    ready_for_outstanding,
    \raddr_reg[6] ,
    \raddr_reg[4] ,
    pop,
    \raddr_reg[3] ,
    \raddr_reg[2] ,
    dout_vld_reg,
    D,
    ap_rst_n,
    \raddr_reg[7] ,
    \bus_wide_gen.first_beat_reg ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[3]_1 ,
    \raddr_reg_reg[3]_2 ,
    \raddr_reg_reg[3]_3 ,
    \raddr_reg[7]_0 ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    \bus_wide_gen.data_buf_reg[23]_2 ,
    ap_clk,
    SR,
    mem_reg_1,
    din,
    push_0);
  output mem_reg_0;
  output [8:0]dout;
  output ready_for_outstanding;
  output \raddr_reg[6] ;
  output \raddr_reg[4] ;
  output pop;
  output \raddr_reg[3] ;
  output \raddr_reg[2] ;
  output dout_vld_reg;
  output [23:0]D;
  input ap_rst_n;
  input \raddr_reg[7] ;
  input \bus_wide_gen.first_beat_reg ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[3]_1 ;
  input \raddr_reg_reg[3]_2 ;
  input \raddr_reg_reg[3]_3 ;
  input \raddr_reg[7]_0 ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input \bus_wide_gen.data_buf_reg[23]_1 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_1;
  input [33:0]din;
  input push_0;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_buf_reg[23]_1 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_3;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire pop;
  wire push_0;
  wire [7:0]raddr_reg;
  wire \raddr_reg[7]_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire raddr_reg_2_sn_1;
  wire raddr_reg_3_sn_1;
  wire raddr_reg_4_sn_1;
  wire raddr_reg_6_sn_1;
  wire raddr_reg_7_sn_1;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[3]_1 ;
  wire \raddr_reg_reg[3]_2 ;
  wire \raddr_reg_reg[3]_3 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire ready_for_outstanding;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  assign \raddr_reg[2]  = raddr_reg_2_sn_1;
  assign \raddr_reg[3]  = raddr_reg_3_sn_1;
  assign \raddr_reg[4]  = raddr_reg_4_sn_1;
  assign \raddr_reg[6]  = raddr_reg_6_sn_1;
  assign raddr_reg_7_sn_1 = \raddr_reg[7] ;
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_15),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(dout[0]),
        .I1(mem_reg_n_7),
        .I2(Q[0]),
        .I3(mem_reg_n_31),
        .I4(Q[1]),
        .I5(mem_reg_n_15),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_5),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(mem_reg_n_29),
        .I1(Q[0]),
        .I2(dout[2]),
        .I3(Q[1]),
        .I4(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_4),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(mem_reg_n_28),
        .I1(Q[0]),
        .I2(dout[3]),
        .I3(Q[1]),
        .I4(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_3),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(mem_reg_n_27),
        .I1(Q[0]),
        .I2(dout[4]),
        .I3(Q[1]),
        .I4(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_2),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(mem_reg_n_26),
        .I1(Q[0]),
        .I2(dout[5]),
        .I3(Q[1]),
        .I4(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_1),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(mem_reg_n_25),
        .I1(Q[0]),
        .I2(dout[6]),
        .I3(Q[1]),
        .I4(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_0),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(mem_reg_n_24),
        .I1(Q[0]),
        .I2(dout[7]),
        .I3(Q[1]),
        .I4(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[16]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_31),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(dout[0]),
        .I1(Q[0]),
        .I2(mem_reg_n_31),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[17]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_30),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(dout[1]),
        .I1(Q[0]),
        .I2(mem_reg_n_30),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[18]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_29),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(dout[2]),
        .I1(Q[0]),
        .I2(mem_reg_n_29),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[19]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_28),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(dout[3]),
        .I1(Q[0]),
        .I2(mem_reg_n_28),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_14),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(dout[1]),
        .I1(mem_reg_n_6),
        .I2(Q[0]),
        .I3(mem_reg_n_30),
        .I4(Q[1]),
        .I5(mem_reg_n_14),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[20]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_27),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(dout[4]),
        .I1(Q[0]),
        .I2(mem_reg_n_27),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[21]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_26),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(dout[5]),
        .I1(Q[0]),
        .I2(mem_reg_n_26),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[22]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_25),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(dout[6]),
        .I1(Q[0]),
        .I2(mem_reg_n_25),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_24),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(dout[7]),
        .I1(Q[0]),
        .I2(mem_reg_n_24),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_13),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(dout[2]),
        .I1(mem_reg_n_5),
        .I2(Q[0]),
        .I3(mem_reg_n_29),
        .I4(Q[1]),
        .I5(mem_reg_n_13),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_12),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(dout[3]),
        .I1(mem_reg_n_4),
        .I2(Q[0]),
        .I3(mem_reg_n_28),
        .I4(Q[1]),
        .I5(mem_reg_n_12),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_11),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(dout[4]),
        .I1(mem_reg_n_3),
        .I2(Q[0]),
        .I3(mem_reg_n_27),
        .I4(Q[1]),
        .I5(mem_reg_n_11),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_10),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(dout[5]),
        .I1(mem_reg_n_2),
        .I2(Q[0]),
        .I3(mem_reg_n_26),
        .I4(Q[1]),
        .I5(mem_reg_n_10),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_9),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(dout[6]),
        .I1(mem_reg_n_1),
        .I2(Q[0]),
        .I3(mem_reg_n_25),
        .I4(Q[1]),
        .I5(mem_reg_n_9),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_8),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(dout[7]),
        .I1(mem_reg_n_0),
        .I2(Q[0]),
        .I3(mem_reg_n_24),
        .I4(Q[1]),
        .I5(mem_reg_n_8),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_7),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(mem_reg_n_31),
        .I1(Q[0]),
        .I2(dout[0]),
        .I3(Q[1]),
        .I4(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_6),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(mem_reg_n_30),
        .I1(Q[0]),
        .I2(dout[1]),
        .I3(Q[1]),
        .I4(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'hFB3B)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(dout[8]),
        .I1(ap_rst_n),
        .I2(raddr_reg_7_sn_1),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO({dout[7:0],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP({burst_ready,dout[8]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(\raddr_reg_reg[3]_3 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(raddr_reg_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[7]_i_1 
       (.I0(\raddr_reg[7]_0 ),
        .I1(raddr_reg_7_sn_1),
        .I2(\bus_wide_gen.data_buf_reg[23] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_4 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(dout[8]),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(pop),
        .I2(\raddr_reg_reg[3]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(pop),
        .I3(\raddr_reg_reg[3]_1 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_1 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(pop),
        .I4(\raddr_reg_reg[3]_2 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_2 ),
        .I4(pop),
        .I5(\raddr_reg_reg[3]_3 ),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr_reg_2_sn_1),
        .I1(pop),
        .I2(\raddr_reg_reg[4]_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(raddr_reg_3_sn_1),
        .I2(pop),
        .I3(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_2 ),
        .I4(\raddr_reg_reg[4]_0 ),
        .O(raddr_reg_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(raddr_reg_4_sn_1),
        .I2(pop),
        .I3(\raddr_reg_reg[7]_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[7]_i_1 
       (.I0(raddr_reg_6_sn_1),
        .I1(\raddr_reg_reg[7]_0 ),
        .I2(raddr_reg_4_sn_1),
        .I3(pop),
        .I4(\raddr_reg_reg[7]_1 ),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[7]_0 ),
        .I1(\raddr_reg_reg[7]_1 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg_reg[5]_0 ),
        .I4(\raddr_reg[7]_i_4_n_0 ),
        .O(raddr_reg_6_sn_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(\raddr_reg_reg[3]_3 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(raddr_reg_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[3]_3 ),
        .I1(\raddr_reg_reg[3]_2 ),
        .I2(\raddr_reg_reg[3]_1 ),
        .I3(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[7]_i_4_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(raddr_reg_7_sn_1),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_read
   (SR,
    ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    push,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.offset_full_n ,
    \data_p1_reg[0] ,
    \state_reg[1] ,
    RREADY_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[75] ,
    D,
    sel);
  output [0:0]SR;
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output push;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.offset_full_n ;
  input \data_p1_reg[0] ;
  input \state_reg[1] ;
  input RREADY_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [63:0]\data_p2_reg[63] ;
  input [2:0]\data_p2_reg[75] ;
  input [32:0]D;
  input sel;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire \data_p1_reg[0] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [2:0]\data_p2_reg[75] ;
  wire [0:0]din;
  wire \end_addr[11]_i_2_n_0 ;
  wire \end_addr[11]_i_3_n_0 ;
  wire \end_addr[11]_i_4_n_0 ;
  wire \end_addr[11]_i_5_n_0 ;
  wire \end_addr[15]_i_2_n_0 ;
  wire \end_addr[15]_i_3_n_0 ;
  wire \end_addr[15]_i_4_n_0 ;
  wire \end_addr[15]_i_5_n_0 ;
  wire \end_addr[19]_i_2_n_0 ;
  wire \end_addr[19]_i_3_n_0 ;
  wire \end_addr[19]_i_4_n_0 ;
  wire \end_addr[19]_i_5_n_0 ;
  wire \end_addr[23]_i_2_n_0 ;
  wire \end_addr[23]_i_3_n_0 ;
  wire \end_addr[23]_i_4_n_0 ;
  wire \end_addr[23]_i_5_n_0 ;
  wire \end_addr[27]_i_2_n_0 ;
  wire \end_addr[27]_i_3_n_0 ;
  wire \end_addr[27]_i_4_n_0 ;
  wire \end_addr[27]_i_5_n_0 ;
  wire \end_addr[31]_i_2_n_0 ;
  wire \end_addr[31]_i_3_n_0 ;
  wire \end_addr[31]_i_4_n_0 ;
  wire \end_addr[31]_i_5_n_0 ;
  wire \end_addr[3]_i_2_n_0 ;
  wire \end_addr[3]_i_3_n_0 ;
  wire \end_addr[3]_i_4_n_0 ;
  wire \end_addr[3]_i_5_n_0 ;
  wire \end_addr[7]_i_2_n_0 ;
  wire \end_addr[7]_i_3_n_0 ;
  wire \end_addr[7]_i_4_n_0 ;
  wire \end_addr[7]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_13_in;
  wire p_14_in;
  wire [10:9]p_1_in;
  wire push;
  wire rreq_handling_reg_n_0;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_185;
  wire rs_rreq_n_186;
  wire rs_rreq_n_19;
  wire rs_rreq_n_197;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire sel;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in[9]),
        .I1(rs_rreq_n_119),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in[9]),
        .I1(rs_rreq_n_120),
        .O(\beat_len[1]_i_3_n_0 ));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_4),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_5),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[11]_i_2 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_54),
        .O(\end_addr[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[11]_i_3 
       (.I0(rs_rreq_n_110),
        .I1(p_1_in[10]),
        .O(\end_addr[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[11]_i_4 
       (.I0(rs_rreq_n_111),
        .I1(p_1_in[9]),
        .O(\end_addr[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[11]_i_5 
       (.I0(rs_rreq_n_112),
        .I1(p_1_in[9]),
        .O(\end_addr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_2 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_54),
        .O(\end_addr[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_3 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_54),
        .O(\end_addr[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_4 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_54),
        .O(\end_addr[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[15]_i_5 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_54),
        .O(\end_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[19]_i_2 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_54),
        .O(\end_addr[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[19]_i_3 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_54),
        .O(\end_addr[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[19]_i_4 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_54),
        .O(\end_addr[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[19]_i_5 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_54),
        .O(\end_addr[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_2 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_54),
        .O(\end_addr[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_3 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_54),
        .O(\end_addr[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_4 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_54),
        .O(\end_addr[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[23]_i_5 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_54),
        .O(\end_addr[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[27]_i_2 
       (.I0(rs_rreq_n_93),
        .I1(rs_rreq_n_54),
        .O(\end_addr[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[27]_i_3 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_54),
        .O(\end_addr[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[27]_i_4 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_54),
        .O(\end_addr[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[27]_i_5 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_54),
        .O(\end_addr[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_2 
       (.I0(rs_rreq_n_89),
        .I1(rs_rreq_n_54),
        .O(\end_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_3 
       (.I0(rs_rreq_n_90),
        .I1(rs_rreq_n_54),
        .O(\end_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_4 
       (.I0(rs_rreq_n_91),
        .I1(rs_rreq_n_54),
        .O(\end_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[31]_i_5 
       (.I0(rs_rreq_n_92),
        .I1(rs_rreq_n_54),
        .O(\end_addr[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[3]_i_2 
       (.I0(rs_rreq_n_117),
        .I1(p_1_in[9]),
        .O(\end_addr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[3]_i_3 
       (.I0(rs_rreq_n_118),
        .I1(p_1_in[9]),
        .O(\end_addr[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[3]_i_4 
       (.I0(rs_rreq_n_119),
        .I1(p_1_in[9]),
        .O(\end_addr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[3]_i_5 
       (.I0(rs_rreq_n_120),
        .I1(p_1_in[9]),
        .O(\end_addr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_2 
       (.I0(rs_rreq_n_113),
        .I1(p_1_in[9]),
        .O(\end_addr[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_3 
       (.I0(rs_rreq_n_114),
        .I1(p_1_in[9]),
        .O(\end_addr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_4 
       (.I0(rs_rreq_n_115),
        .I1(p_1_in[9]),
        .O(\end_addr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[7]_i_5 
       (.I0(rs_rreq_n_116),
        .I1(p_1_in[9]),
        .O(\end_addr[7]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_186),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_185),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_184),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_183),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_182),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_181),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_0),
        .\dout_reg[0]_1 (rs_rreq_n_122),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_reg[0]_3 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_fifo__parameterized2_0 fifo_rctl
       (.CO(first_sect),
        .E(p_14_in),
        .Q({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_6),
        .ap_rst_n_1(fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg (rreq_handling_reg_n_0),
        .\could_multi_bursts.sect_handling_reg_0 (rs_rreq_n_122),
        .\end_addr_reg[10] (fifo_rctl_n_22),
        .\end_addr_reg[3] (fifo_rctl_n_15),
        .\end_addr_reg[7] (fifo_rctl_n_19),
        .\end_addr_reg[9] (fifo_rctl_n_21),
        .fifo_rctl_ready(fifo_rctl_ready),
        .full_n_reg_0(fifo_rctl_n_3),
        .full_n_reg_1(fifo_rctl_n_4),
        .full_n_reg_2(fifo_rctl_n_8),
        .full_n_reg_3(fifo_rctl_n_9),
        .full_n_reg_4(fifo_rctl_n_10),
        .full_n_reg_5(fifo_rctl_n_11),
        .full_n_reg_6(fifo_rctl_n_12),
        .full_n_reg_7(fifo_rctl_n_13),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .rreq_handling_reg(fifo_rctl_n_5),
        .\sect_len_buf_reg[0] (last_sect),
        .\sect_len_buf_reg[9] ({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_reg_n_0_[11] ,\end_addr_reg_n_0_[10] ,\end_addr_reg_n_0_[9] ,\end_addr_reg_n_0_[8] ,\end_addr_reg_n_0_[7] ,\end_addr_reg_n_0_[6] ,\end_addr_reg_n_0_[5] ,\end_addr_reg_n_0_[4] ,\end_addr_reg_n_0_[3] ,\end_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 (beat_len),
        .\start_addr_reg[11] (fifo_rctl_n_23),
        .\start_addr_reg[2] (fifo_rctl_n_14),
        .\start_addr_reg[4] (fifo_rctl_n_16),
        .\start_addr_reg[5] (fifo_rctl_n_17),
        .\start_addr_reg[6] (fifo_rctl_n_18),
        .\start_addr_reg[8] (fifo_rctl_n_20));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in_0[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in_0[21]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in_0[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in_0[18]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in_0[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in_0[31]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in_0[28]),
        .I4(\sect_cnt_reg_n_0_[27] ),
        .I5(p_0_in_0[27]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in_0[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in_0[43]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(p_0_in_0[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[40] ),
        .I5(p_0_in_0[40]),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[48] ),
        .I1(p_0_in_0[48]),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .I3(p_0_in_0[49]),
        .I4(p_0_in_0[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[7] ),
        .I5(p_0_in_0[7]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(p_0_in0_in[14]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[32] ),
        .I1(p_0_in0_in[32]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[31]),
        .I5(\sect_cnt_reg_n_0_[31] ),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in0_in[28]),
        .I4(\sect_cnt_reg_n_0_[27] ),
        .I5(p_0_in0_in[27]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[44] ),
        .I1(p_0_in0_in[44]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[41]),
        .I1(\sect_cnt_reg_n_0_[41] ),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[40] ),
        .I5(p_0_in0_in[40]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_123,rs_rreq_n_124}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[8]),
        .I1(\sect_cnt_reg_n_0_[8] ),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rreq_n_197),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice rs_rreq
       (.D({rs_rreq_n_2,rs_rreq_n_3,rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53}),
        .E(rs_rreq_n_121),
        .Q({rs_rreq_n_54,p_1_in,rs_rreq_n_57,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120}),
        .S({rs_rreq_n_123,rs_rreq_n_124}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\beat_len_reg[1] ({\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184,rs_rreq_n_185,rs_rreq_n_186}),
        .\data_p1_reg[95]_0 (beat_len1),
        .\data_p2_reg[75]_0 ({\data_p2_reg[75] ,\data_p2_reg[63] }),
        .\end_addr_reg[11] ({\end_addr[11]_i_2_n_0 ,\end_addr[11]_i_3_n_0 ,\end_addr[11]_i_4_n_0 ,\end_addr[11]_i_5_n_0 }),
        .\end_addr_reg[15] ({\end_addr[15]_i_2_n_0 ,\end_addr[15]_i_3_n_0 ,\end_addr[15]_i_4_n_0 ,\end_addr[15]_i_5_n_0 }),
        .\end_addr_reg[19] ({\end_addr[19]_i_2_n_0 ,\end_addr[19]_i_3_n_0 ,\end_addr[19]_i_4_n_0 ,\end_addr[19]_i_5_n_0 }),
        .\end_addr_reg[23] ({\end_addr[23]_i_2_n_0 ,\end_addr[23]_i_3_n_0 ,\end_addr[23]_i_4_n_0 ,\end_addr[23]_i_5_n_0 }),
        .\end_addr_reg[27] ({\end_addr[27]_i_2_n_0 ,\end_addr[27]_i_3_n_0 ,\end_addr[27]_i_4_n_0 ,\end_addr[27]_i_5_n_0 }),
        .\end_addr_reg[31] ({\end_addr[31]_i_2_n_0 ,\end_addr[31]_i_3_n_0 ,\end_addr[31]_i_4_n_0 ,\end_addr[31]_i_5_n_0 }),
        .\end_addr_reg[3] ({\end_addr[3]_i_2_n_0 ,\end_addr[3]_i_3_n_0 ,\end_addr[3]_i_4_n_0 ,\end_addr[3]_i_5_n_0 }),
        .\end_addr_reg[7] ({\end_addr[7]_i_2_n_0 ,\end_addr[7]_i_3_n_0 ,\end_addr[7]_i_4_n_0 ,\end_addr[7]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .rreq_handling_reg(rs_rreq_n_197),
        .rreq_handling_reg_0(last_sect),
        .rreq_handling_reg_1(fifo_rctl_n_3),
        .rreq_handling_reg_2(rreq_handling_reg_n_0),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[7] (rs_rreq_n_122),
        .sel(sel),
        .\state_reg[1]_0 (\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_rreq_n_121),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rctl_n_23),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_57),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    next_rreq,
    D,
    Q,
    E,
    \sect_len_buf_reg[7] ,
    S,
    \data_p1_reg[63]_0 ,
    \data_p1_reg[95]_0 ,
    rreq_handling_reg,
    SR,
    ap_clk,
    \bus_wide_gen.offset_full_n ,
    \data_p1_reg[0]_0 ,
    \state_reg[1]_0 ,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    sect_cnt0,
    last_sect_buf_reg,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_buf_reg_0,
    \data_p2_reg[75]_0 ,
    \end_addr_reg[3] ,
    \end_addr_reg[7] ,
    \end_addr_reg[11] ,
    \end_addr_reg[15] ,
    \end_addr_reg[19] ,
    \end_addr_reg[23] ,
    \end_addr_reg[27] ,
    \end_addr_reg[31] ,
    \beat_len_reg[1] ,
    sel);
  output s_ready_t_reg_0;
  output next_rreq;
  output [51:0]D;
  output [66:0]Q;
  output [0:0]E;
  output \sect_len_buf_reg[7] ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  output [9:0]\data_p1_reg[95]_0 ;
  output rreq_handling_reg;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.offset_full_n ;
  input \data_p1_reg[0]_0 ;
  input \state_reg[1]_0 ;
  input [0:0]rreq_handling_reg_0;
  input rreq_handling_reg_1;
  input rreq_handling_reg_2;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_buf_reg_0;
  input [66:0]\data_p2_reg[75]_0 ;
  input [3:0]\end_addr_reg[3] ;
  input [3:0]\end_addr_reg[7] ;
  input [3:0]\end_addr_reg[11] ;
  input [3:0]\end_addr_reg[15] ;
  input [3:0]\end_addr_reg[19] ;
  input [3:0]\end_addr_reg[23] ;
  input [3:0]\end_addr_reg[27] ;
  input [3:0]\end_addr_reg[31] ;
  input [1:0]\beat_len_reg[1] ;
  input sel;

  wire [51:0]D;
  wire [0:0]E;
  wire [66:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\beat_len_reg[1] ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [9:0]\data_p1_reg[95]_0 ;
  wire [75:0]data_p2;
  wire [66:0]\data_p2_reg[75]_0 ;
  wire [3:0]\end_addr_reg[11] ;
  wire \end_addr_reg[11]_i_1_n_0 ;
  wire \end_addr_reg[11]_i_1_n_1 ;
  wire \end_addr_reg[11]_i_1_n_2 ;
  wire \end_addr_reg[11]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[15] ;
  wire \end_addr_reg[15]_i_1_n_0 ;
  wire \end_addr_reg[15]_i_1_n_1 ;
  wire \end_addr_reg[15]_i_1_n_2 ;
  wire \end_addr_reg[15]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[19] ;
  wire \end_addr_reg[19]_i_1_n_0 ;
  wire \end_addr_reg[19]_i_1_n_1 ;
  wire \end_addr_reg[19]_i_1_n_2 ;
  wire \end_addr_reg[19]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[23] ;
  wire \end_addr_reg[23]_i_1_n_0 ;
  wire \end_addr_reg[23]_i_1_n_1 ;
  wire \end_addr_reg[23]_i_1_n_2 ;
  wire \end_addr_reg[23]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[27] ;
  wire \end_addr_reg[27]_i_1_n_0 ;
  wire \end_addr_reg[27]_i_1_n_1 ;
  wire \end_addr_reg[27]_i_1_n_2 ;
  wire \end_addr_reg[27]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[31] ;
  wire \end_addr_reg[31]_i_1_n_0 ;
  wire \end_addr_reg[31]_i_1_n_1 ;
  wire \end_addr_reg[31]_i_1_n_2 ;
  wire \end_addr_reg[31]_i_1_n_3 ;
  wire \end_addr_reg[35]_i_1_n_0 ;
  wire \end_addr_reg[35]_i_1_n_1 ;
  wire \end_addr_reg[35]_i_1_n_2 ;
  wire \end_addr_reg[35]_i_1_n_3 ;
  wire \end_addr_reg[39]_i_1_n_0 ;
  wire \end_addr_reg[39]_i_1_n_1 ;
  wire \end_addr_reg[39]_i_1_n_2 ;
  wire \end_addr_reg[39]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[3] ;
  wire \end_addr_reg[3]_i_1_n_0 ;
  wire \end_addr_reg[3]_i_1_n_1 ;
  wire \end_addr_reg[3]_i_1_n_2 ;
  wire \end_addr_reg[3]_i_1_n_3 ;
  wire \end_addr_reg[43]_i_1_n_0 ;
  wire \end_addr_reg[43]_i_1_n_1 ;
  wire \end_addr_reg[43]_i_1_n_2 ;
  wire \end_addr_reg[43]_i_1_n_3 ;
  wire \end_addr_reg[47]_i_1_n_0 ;
  wire \end_addr_reg[47]_i_1_n_1 ;
  wire \end_addr_reg[47]_i_1_n_2 ;
  wire \end_addr_reg[47]_i_1_n_3 ;
  wire \end_addr_reg[51]_i_1_n_0 ;
  wire \end_addr_reg[51]_i_1_n_1 ;
  wire \end_addr_reg[51]_i_1_n_2 ;
  wire \end_addr_reg[51]_i_1_n_3 ;
  wire \end_addr_reg[55]_i_1_n_0 ;
  wire \end_addr_reg[55]_i_1_n_1 ;
  wire \end_addr_reg[55]_i_1_n_2 ;
  wire \end_addr_reg[55]_i_1_n_3 ;
  wire \end_addr_reg[59]_i_1_n_0 ;
  wire \end_addr_reg[59]_i_1_n_1 ;
  wire \end_addr_reg[59]_i_1_n_2 ;
  wire \end_addr_reg[59]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_1 ;
  wire \end_addr_reg[63]_i_1_n_2 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[7] ;
  wire \end_addr_reg[7]_i_1_n_0 ;
  wire \end_addr_reg[7]_i_1_n_1 ;
  wire \end_addr_reg[7]_i_1_n_2 ;
  wire \end_addr_reg[7]_i_1_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire \sect_len_buf_reg[7] ;
  wire sel;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[1]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_addr_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000008CFF00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(\data_p1_reg[0]_0 ),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_rreq),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h008CFF8000730080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(\data_p1_reg[0]_0 ),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_rreq),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[64],Q[64]}),
        .O({\data_p1_reg[95]_0 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[64],Q[64],\beat_len_reg[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [5:2]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_0 [9:6]),
        .S({Q[66:64],Q[64]}));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [64]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [65]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444444D0D000D0)) 
    \data_p1[95]_i_1 
       (.I0(state__0[1]),
        .I1(next_rreq),
        .I2(\data_p1_reg[0]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [66]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[75]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [65]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [66]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\data_p2_reg[75]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[11]_i_1 
       (.CI(\end_addr_reg[7]_i_1_n_0 ),
        .CO({\end_addr_reg[11]_i_1_n_0 ,\end_addr_reg[11]_i_1_n_1 ,\end_addr_reg[11]_i_1_n_2 ,\end_addr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\data_p1_reg[63]_0 [9:6]),
        .S(\end_addr_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[15]_i_1 
       (.CI(\end_addr_reg[11]_i_1_n_0 ),
        .CO({\end_addr_reg[15]_i_1_n_0 ,\end_addr_reg[15]_i_1_n_1 ,\end_addr_reg[15]_i_1_n_2 ,\end_addr_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\data_p1_reg[63]_0 [13:10]),
        .S(\end_addr_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[19]_i_1 
       (.CI(\end_addr_reg[15]_i_1_n_0 ),
        .CO({\end_addr_reg[19]_i_1_n_0 ,\end_addr_reg[19]_i_1_n_1 ,\end_addr_reg[19]_i_1_n_2 ,\end_addr_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\data_p1_reg[63]_0 [17:14]),
        .S(\end_addr_reg[19] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[23]_i_1 
       (.CI(\end_addr_reg[19]_i_1_n_0 ),
        .CO({\end_addr_reg[23]_i_1_n_0 ,\end_addr_reg[23]_i_1_n_1 ,\end_addr_reg[23]_i_1_n_2 ,\end_addr_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(\data_p1_reg[63]_0 [21:18]),
        .S(\end_addr_reg[23] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[27]_i_1 
       (.CI(\end_addr_reg[23]_i_1_n_0 ),
        .CO({\end_addr_reg[27]_i_1_n_0 ,\end_addr_reg[27]_i_1_n_1 ,\end_addr_reg[27]_i_1_n_2 ,\end_addr_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(\data_p1_reg[63]_0 [25:22]),
        .S(\end_addr_reg[27] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[31]_i_1 
       (.CI(\end_addr_reg[27]_i_1_n_0 ),
        .CO({\end_addr_reg[31]_i_1_n_0 ,\end_addr_reg[31]_i_1_n_1 ,\end_addr_reg[31]_i_1_n_2 ,\end_addr_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(\data_p1_reg[63]_0 [29:26]),
        .S(\end_addr_reg[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[35]_i_1 
       (.CI(\end_addr_reg[31]_i_1_n_0 ),
        .CO({\end_addr_reg[35]_i_1_n_0 ,\end_addr_reg[35]_i_1_n_1 ,\end_addr_reg[35]_i_1_n_2 ,\end_addr_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [33:30]),
        .S(Q[35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[39]_i_1 
       (.CI(\end_addr_reg[35]_i_1_n_0 ),
        .CO({\end_addr_reg[39]_i_1_n_0 ,\end_addr_reg[39]_i_1_n_1 ,\end_addr_reg[39]_i_1_n_2 ,\end_addr_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [37:34]),
        .S(Q[39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[3]_i_1_n_0 ,\end_addr_reg[3]_i_1_n_1 ,\end_addr_reg[3]_i_1_n_2 ,\end_addr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\data_p1_reg[63]_0 [1:0],\NLW_end_addr_reg[3]_i_1_O_UNCONNECTED [1:0]}),
        .S(\end_addr_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[43]_i_1 
       (.CI(\end_addr_reg[39]_i_1_n_0 ),
        .CO({\end_addr_reg[43]_i_1_n_0 ,\end_addr_reg[43]_i_1_n_1 ,\end_addr_reg[43]_i_1_n_2 ,\end_addr_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [41:38]),
        .S(Q[43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[47]_i_1 
       (.CI(\end_addr_reg[43]_i_1_n_0 ),
        .CO({\end_addr_reg[47]_i_1_n_0 ,\end_addr_reg[47]_i_1_n_1 ,\end_addr_reg[47]_i_1_n_2 ,\end_addr_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [45:42]),
        .S(Q[47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[51]_i_1 
       (.CI(\end_addr_reg[47]_i_1_n_0 ),
        .CO({\end_addr_reg[51]_i_1_n_0 ,\end_addr_reg[51]_i_1_n_1 ,\end_addr_reg[51]_i_1_n_2 ,\end_addr_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [49:46]),
        .S(Q[51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[55]_i_1 
       (.CI(\end_addr_reg[51]_i_1_n_0 ),
        .CO({\end_addr_reg[55]_i_1_n_0 ,\end_addr_reg[55]_i_1_n_1 ,\end_addr_reg[55]_i_1_n_2 ,\end_addr_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [53:50]),
        .S(Q[55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[59]_i_1 
       (.CI(\end_addr_reg[55]_i_1_n_0 ),
        .CO({\end_addr_reg[59]_i_1_n_0 ,\end_addr_reg[59]_i_1_n_1 ,\end_addr_reg[59]_i_1_n_2 ,\end_addr_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [57:54]),
        .S(Q[59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[59]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3],\end_addr_reg[63]_i_1_n_1 ,\end_addr_reg[63]_i_1_n_2 ,\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [61:58]),
        .S(Q[63:60]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[7]_i_1 
       (.CI(\end_addr_reg[3]_i_1_n_0 ),
        .CO({\end_addr_reg[7]_i_1_n_0 ,\end_addr_reg[7]_i_1_n_1 ,\end_addr_reg[7]_i_1_n_2 ,\end_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\data_p1_reg[63]_0 [5:2]),
        .S(\end_addr_reg[7] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[3]),
        .I1(last_sect_buf_reg_0[2]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg_0[1]),
        .I5(last_sect_buf_reg[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_2),
        .I1(rreq_valid),
        .I2(rreq_handling_reg_0),
        .I3(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hFF44FF44DF55FF55)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(next_rreq),
        .I2(\data_p1_reg[0]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(rreq_handling_reg_2),
        .I1(rreq_valid),
        .I2(rreq_handling_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \start_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(rreq_handling_reg_0),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFF777F77C0000000)) 
    \state[0]_i_1 
       (.I0(next_rreq),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(\data_p1_reg[0]_0 ),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(rreq_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFF5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(rreq_valid),
        .I1(state),
        .I2(\state_reg[1]_0 ),
        .I3(rreq_handling_reg_0),
        .I4(rreq_handling_reg_1),
        .I5(rreq_handling_reg_2),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(rreq_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized1
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(m_axi_gmem_BREADY),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem_BVALID),
        .I1(m_axi_gmem_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_gmem_BREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__0 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized0
   (pop,
    S,
    \dout_reg[74]_0 ,
    D,
    \dout_reg[74]_1 ,
    full_n_reg,
    \dout_reg[0]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    tmp_valid_reg_0,
    rreq_valid,
    \ap_CS_fsm_reg[122] ,
    Q,
    push,
    in,
    \dout_reg[74]_2 ,
    \dout_reg[74]_3 ,
    ap_clk,
    SR);
  output pop;
  output [0:0]S;
  output [65:0]\dout_reg[74]_0 ;
  output [0:0]D;
  output \dout_reg[74]_1 ;
  output [0:0]full_n_reg;
  input \dout_reg[0]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input tmp_valid_reg_0;
  input rreq_valid;
  input \ap_CS_fsm_reg[122] ;
  input [0:0]Q;
  input push;
  input [64:0]in;
  input \dout_reg[74]_2 ;
  input \dout_reg[74]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[122] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [65:0]\dout_reg[74]_0 ;
  wire \dout_reg[74]_1 ;
  wire \dout_reg[74]_2 ;
  wire \dout_reg[74]_3 ;
  wire [0:0]full_n_reg;
  wire [64:0]in;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][33]_srl4_n_0 ;
  wire \mem_reg[3][34]_srl4_n_0 ;
  wire \mem_reg[3][35]_srl4_n_0 ;
  wire \mem_reg[3][36]_srl4_n_0 ;
  wire \mem_reg[3][37]_srl4_n_0 ;
  wire \mem_reg[3][38]_srl4_n_0 ;
  wire \mem_reg[3][39]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][40]_srl4_n_0 ;
  wire \mem_reg[3][41]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][43]_srl4_n_0 ;
  wire \mem_reg[3][44]_srl4_n_0 ;
  wire \mem_reg[3][45]_srl4_n_0 ;
  wire \mem_reg[3][46]_srl4_n_0 ;
  wire \mem_reg[3][47]_srl4_n_0 ;
  wire \mem_reg[3][48]_srl4_n_0 ;
  wire \mem_reg[3][49]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][50]_srl4_n_0 ;
  wire \mem_reg[3][51]_srl4_n_0 ;
  wire \mem_reg[3][52]_srl4_n_0 ;
  wire \mem_reg[3][53]_srl4_n_0 ;
  wire \mem_reg[3][54]_srl4_n_0 ;
  wire \mem_reg[3][55]_srl4_n_0 ;
  wire \mem_reg[3][56]_srl4_n_0 ;
  wire \mem_reg[3][57]_srl4_n_0 ;
  wire \mem_reg[3][58]_srl4_n_0 ;
  wire \mem_reg[3][59]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][60]_srl4_n_0 ;
  wire \mem_reg[3][61]_srl4_n_0 ;
  wire \mem_reg[3][62]_srl4_n_0 ;
  wire \mem_reg[3][63]_srl4_n_0 ;
  wire \mem_reg[3][64]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][74]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[74]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][62]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][63]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [6]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][74]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [65]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(\dout_reg[74]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][62]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[3][62]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][63]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[3][63]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][74]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(full_n_reg),
        .Q(\mem_reg[3][74]_srl4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][74]_srl4_i_1 
       (.I0(\ap_CS_fsm_reg[122] ),
        .I1(Q),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[74]_2 ),
        .A1(\dout_reg[74]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[74]_0 [65]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[9]_i_1 
       (.I0(\dout_reg[74]_0 [64]),
        .O(D));
  LUT6 #(
    .INIT(64'hE0FFFFFFE0E0E0E0)) 
    tmp_valid_i_1
       (.I0(\dout_reg[74]_0 [65]),
        .I1(\dout_reg[74]_0 [64]),
        .I2(rreq_valid),
        .I3(tmp_valid_reg_0),
        .I4(ARREADY_Dummy),
        .I5(tmp_valid_reg),
        .O(\dout_reg[74]_1 ));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized1
   (ap_rst_n_0,
    pop,
    din,
    Q,
    ap_clk,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    fifo_rctl_ready,
    \dout_reg[0]_6 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_7 ,
    ap_rst_n);
  output ap_rst_n_0;
  output pop;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input \dout_reg[0]_5 ;
  input fifo_rctl_ready;
  input \dout_reg[0]_6 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_7 ;
  input ap_rst_n;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ar2r_info;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[0]_7 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_5 ),
        .I1(fifo_rctl_ready),
        .I2(\dout_reg[0]_6 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\dout_reg[0]_7 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "byte_count_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    \dout_reg[3]_0 ,
    Q,
    E,
    s_ready_t_reg,
    D,
    \raddr_reg[3] ,
    \dout_reg[1]_0 ,
    dout_vld_reg,
    \dout_reg[3]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg,
    full_n_reg_0,
    p_1_in,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \dout_reg[3]_2 ,
    \mOutPtr_reg[4] ,
    dout_vld_reg_2,
    dout,
    beat_valid,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    \dout_reg[3]_3 ,
    \dout_reg[1]_1 ,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output \dout_reg[3]_0 ;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [3:0]D;
  output [2:0]\raddr_reg[3] ;
  output \dout_reg[1]_0 ;
  output dout_vld_reg;
  output \dout_reg[3]_1 ;
  output [0:0]dout_vld_reg_0;
  output [7:0]dout_vld_reg_1;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg;
  input full_n_reg_0;
  input p_1_in;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [3:0]\dout_reg[3]_2 ;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_2;
  input [8:0]dout;
  input beat_valid;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input [1:0]\dout_reg[3]_3 ;
  input [0:0]\dout_reg[1]_1 ;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[1]_0 ;
  wire [0:0]\dout_reg[1]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [3:0]\dout_reg[3]_2 ;
  wire [1:0]\dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire [7:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_4_n_0 ;
  wire [2:0]\raddr_reg[3] ;
  wire [0:0]s_ready_t_reg;
  wire sel;

  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[0]),
        .O(dout_vld_reg_1[0]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[1]),
        .O(dout_vld_reg_1[1]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[2]),
        .O(dout_vld_reg_1[2]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[3]),
        .O(dout_vld_reg_1[3]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[4]),
        .O(dout_vld_reg_1[4]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[5]),
        .O(dout_vld_reg_1[5]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[6]),
        .O(dout_vld_reg_1[6]));
  LUT4 #(
    .INIT(16'h5545)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[7]),
        .O(dout_vld_reg_1[7]));
  LUT6 #(
    .INIT(64'h4010005500004055)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(Q[0]),
        .O(\dout_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000000802040F0)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h2E000000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(\dout_reg[1]_0 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hE22E000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\dout_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(beat_valid),
        .I1(\dout_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[31]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(Q[0]),
        .I1(beat_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31]_1 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \dout[3]_i_1 
       (.I0(dout_vld_reg_2),
        .I1(dout[8]),
        .I2(beat_valid),
        .I3(\dout_reg[1]_0 ),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    dout_vld_i_1
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[1]_0 ),
        .I2(beat_valid),
        .I3(dout[8]),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(pop),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(p_1_in),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr[4]_i_3_n_0 ),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr[4]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr[4]_i_3_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [4]),
        .I1(\mOutPtr_reg[4] [3]),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[4]_i_3 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(\mOutPtr[4]_i_3_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\dout_reg[1]_1 ),
        .I1(\dout_reg[3]_3 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_3 [1]),
        .I1(\dout_reg[3]_3 [0]),
        .I2(\dout_reg[1]_1 ),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \raddr[1]_i_1__1 
       (.I0(\mOutPtr[4]_i_3_n_0 ),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[3]_2 [0]),
        .I3(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[3]_2 [0]),
        .I1(dout_vld_reg_2),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(\dout_reg[3]_2 [2]),
        .I4(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[3]_2 [0]),
        .I1(\dout_reg[3]_2 [1]),
        .I2(\dout_reg[3]_2 [3]),
        .I3(\dout_reg[3]_2 [2]),
        .I4(p_8_in),
        .I5(\raddr[3]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[3]_2 [3]),
        .I1(\dout_reg[3]_2 [1]),
        .I2(\dout_reg[3]_2 [0]),
        .I3(dout_vld_reg_2),
        .I4(\mOutPtr[4]_i_3_n_0 ),
        .I5(\dout_reg[3]_2 [2]),
        .O(\raddr_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[3]_i_4 
       (.I0(dout_vld_reg_2),
        .I1(\mOutPtr[4]_i_3_n_0 ),
        .O(\raddr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEFFEBFFFFEB)) 
    \raddr[7]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I2(\dout_reg_n_0_[1] ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\dout_reg_n_0_[0] ),
        .I5(\dout_reg[0]_1 ),
        .O(\dout_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_write
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    SR,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_byte_count_0_0,byte_count,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "byte_count,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_byte_count inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_inst_m_axi_gmem_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_inst_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_inst_m_axi_gmem_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
