# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Moshe_files/butterfly.vhd" \
"../../../../../Moshe_files/fft_controller.vhd" \
"../../../../../Moshe_files/fixed_mult.vhd" \
"../../../../../Moshe_files/ram_dual.vhd" \
"../../../../../Moshe_files/twiddle_rom.vhd" \
"../../../../../Moshe_files/top_level.vhd" \
"../../../../FFT_FPGA.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
