# ðŸŒ«ï¸ Real-Time Accelerated Image Dehazing Using FPGA

![License](https://img.shields.io/badge/license-MIT-blue.svg) ![HDL](https://img.shields.io/badge/HDL-Verilog-informational) ![Toolchain](https://img.shields.io/badge/Tools-Vivado%20%7C%20Vitis%20%7C%20MATLAB-blue)

## ðŸš€ Overview

This project implements a **hardware-accelerated real-time image dehazing pipeline on FPGA** using the **Dark Channel Prior (DCP)** algorithm. It is targeted at high-performance applications such as:

- Autonomous driving ðŸš—
- Aerial and satellite imaging ðŸ›°ï¸
- Surveillance systems ðŸ”
- Remote sensing in adverse weather conditions ðŸŒ§ï¸

âœ… Designed using **Verilog HDL**, tested on **Xilinx FPGA** (ZedBoard/Zynq), and optimized using **Vivado & Vitis toolchains**.

---

## ðŸŽ¯ Objectives

- âš¡ **Accelerate DCP-based dehazing** using FPGA for real-time performance.
- ðŸ” **Modular Verilog Implementation** of each processing stage: dark channel, atmospheric light, transmission map, and restoration.
- ðŸ”§ **Optimize for low-latency and energy efficiency** using pipelining and parallelism.
- ðŸŒ Integrate with high-level tools like **MATLAB (HDL Coder)** and **Python** for simulation and visualization.
- ðŸ’» Enable **deployment on embedded platforms** (Zynq SoC) with **AXI-stream interface**.

---

## ðŸ§  Key Features

| Module | Description |
|--------|-------------|
| `Register Bank` | Sliding 3Ã—3 window buffer for streaming pixel input. |
| `Dark Channel` | Min-channel computation for haze region localization. |
| `Atmospheric Light` | Brightest pixel estimation from dark channel. |
| `Transmission Map` | Light transmission modeling using physics-based equations. |
| `Image Restoration` | Reconstructs haze-free image using physical haze model. |

---

## ðŸ› ï¸ Tools & Technologies

- ðŸ’» **Vivado** â€“ RTL Design, Simulation, Bitstream Generation
- âš™ï¸ **Vitis** â€“ Software integration, AXI Stream interface, deployment
- ðŸ“Š **MATLAB + HDL Coder** â€“ Algorithm simulation, RTL generation
- ðŸ **Python** â€“ Pre/post-processing and visualization support

---

## ðŸ“ Repository Structure

**Image_Dehazing_Using-FPGA**
```bash
â”‚
â”œâ”€â”€ MATLAB/              # MATLAB scripts and testbench
â”œâ”€â”€ Python/              # Python utilities for image testing
â”œâ”€â”€ VerilogCodes/        # Complete RTL modules for each dehazing block
â”œâ”€â”€ VerilogModules/      # HDL hierarchy and IP-wrapped top modules
â”œâ”€â”€ LICENSE              # MIT License
â””â”€â”€ README.md            # You're reading it!
```
---

## ðŸ–¼ï¸ Demo

| Original Image | Dehazed Output |
|----------------|----------------|
| ![Hazy](samples/hazy.png) | ![Clear](samples/dehazed.png) |

*Test images were streamed via AXI interface and processed in real time on Zynq FPGA.*

---

## ðŸ“ˆ Performance Highlights

- âœ… **~60 FPS** on VGA resolution (512x512) using pipelined Verilog
- â±ï¸ **Low latency:** ~16ms per frame
- ðŸ’¡ **Parallelized modules** for speed and power efficiency
- ðŸ”Œ Ready for integration with **camera modules and embedded SoCs**

---

## ðŸ“š References

- [Dark Channel Prior - IEEE TPAMI](https://ieeexplore.ieee.org/document/6126344)
- [FPGA4Student - Verilog Image Processing](https://www.fpga4student.com/2020/06/image-processing-on-fpga-using-verilog-hdl.html)
- [MATLAB HDL Coder](https://www.mathworks.com/products/hdl-coder.html)

---

## ðŸ‘¨â€ðŸ’» Author

- **Yennam Sai Tharun Reddy**
*(Dept. of ECE, Vasavi College of Engineering)*

---

## ðŸ“Œ Keywords

`FPGA` â€¢ `Real-Time Processing` â€¢ `Image Dehazing` â€¢ `Computer Vision` â€¢ `Dark Channel Prior` â€¢ `Verilog HDL` â€¢ `Embedded Vision` â€¢ `Zynq SoC` â€¢ `Hardware Acceleration` â€¢ `Vivado` â€¢ `Vitis` â€¢ `AXI Stream` â€¢ `Autonomous Systems`

---

> âœ¨ *If you found this work interesting, consider starring ðŸŒŸ this repo or connecting with the authors on LinkedIn!*
