{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700681206768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700681206769 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700681206771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700681206809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700681206809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700681206835 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700681206838 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700681206914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700681206914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700681206914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700681206914 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700681206914 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700681206914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl2.sdc " "Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700681206951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700681206952 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1700681206957 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1700681206957 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          ch6 " "   1.000          ch6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff0\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff0\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff1\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff1\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff2\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff3\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff3\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff4\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff4\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff5\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff5\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff6\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff6\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff7\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff7\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff8\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff8\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff9\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff9\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff10\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff10\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff11\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff11\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff12\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff12\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff13\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff13\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff14\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff14\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg " "   1.000 clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count0_2\|q_reg " "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count0_2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count1_2\|q_reg " "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count1_2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count0_2\|q_reg " "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count0_2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count1_2\|q_reg " "   1.000 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3\|contador_2bits:count3_01\|t_flip_flop:count1_2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 mux_demux_seg:exibir_seg\|contador_2bits:cont_seg\|t_flip_flop:count0_2\|q_reg " "   1.000 mux_demux_seg:exibir_seg\|contador_2bits:cont_seg\|t_flip_flop:count0_2\|q_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1700681206957 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1700681206957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700681206962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700681206963 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700681206965 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq\|and_bch Global clock " "Automatically promoted signal \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq\|and_bch\" to use Global clock" {  } { { "salvar_mapa.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa.v" 34 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700681206972 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|and_bch Global clock " "Automatically promoted signal \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|and_bch\" to use Global clock" {  } { { "salvar_mapa2.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa2.v" 25 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700681206972 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg Global clock " "Automatically promoted some destinations of signal \"clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg " "Destination \"clock_divisor_16x:div_freq\|t_flip_flop:ff15\|q_reg\" may be non-global or may not use global clock" {  } { { "t_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/t_flip_flop.v" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|and_bch " "Destination \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|and_bch\" may be non-global or may not use global clock" {  } { { "salvar_mapa2.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa2.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq\|and_bch " "Destination \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq\|and_bch\" may be non-global or may not use global clock" {  } { { "salvar_mapa.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa.v" 34 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""}  } { { "t_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/t_flip_flop.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700681206972 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ch7 Global clock " "Automatically promoted some destinations of signal \"ch7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffc4\|q_reg " "Destination \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffc4\|q_reg\" may be non-global or may not use global clock" {  } { { "d_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/d_flip_flop.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffb5\|q_reg " "Destination \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffb5\|q_reg\" may be non-global or may not use global clock" {  } { { "d_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/d_flip_flop.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffb2\|q_reg " "Destination \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffb2\|q_reg\" may be non-global or may not use global clock" {  } { { "d_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/d_flip_flop.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_a~3 " "Destination \"mux_demux_seg:exibir_seg\|nor_a~3\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 87 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_b~3 " "Destination \"mux_demux_seg:exibir_seg\|nor_b~3\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 93 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_c~1 " "Destination \"mux_demux_seg:exibir_seg\|nor_c~1\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 99 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_c~2 " "Destination \"mux_demux_seg:exibir_seg\|nor_c~2\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 99 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_d~2 " "Destination \"mux_demux_seg:exibir_seg\|nor_d~2\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 105 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_e~2 " "Destination \"mux_demux_seg:exibir_seg\|nor_e~2\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 111 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux_demux_seg:exibir_seg\|nor_f~3 " "Destination \"mux_demux_seg:exibir_seg\|nor_f~3\" may be non-global or may not use global clock" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 117 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1700681206972 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1700681206972 ""}  } { { "main.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1700681206972 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "ch7 " "Pin \"ch7\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ch7 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ch7" } } } } { "main.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Projetos/PBL2_Pedro_Completo_22Nov/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1700681206973 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700681206973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1700681206974 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1700681206992 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1700681207024 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1700681207025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1700681207025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700681207025 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700681207038 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700681207044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700681207128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700681207258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700681207262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700681207886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700681207886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700681207924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+01 ns 5.9% " "9e+01 ns of routing delay (approximately 5.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1700681208096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Projetos/PBL2_Pedro_Completo_22Nov/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700681208111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700681208111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700681208262 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700681208262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700681208263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700681208272 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700681208283 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1700681208302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/PBL2_Pedro_Completo_22Nov/output_files/pbl2.fit.smsg " "Generated suppressed messages file C:/Projetos/PBL2_Pedro_Completo_22Nov/output_files/pbl2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700681208333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6169 " "Peak virtual memory: 6169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700681208357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 16:26:48 2023 " "Processing ended: Wed Nov 22 16:26:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700681208357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700681208357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700681208357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700681208357 ""}
