// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_46 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_322_p2;
reg   [0:0] icmp_ln86_reg_1298;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1298_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1311_fu_328_p2;
reg   [0:0] icmp_ln86_1311_reg_1309;
reg   [0:0] icmp_ln86_1311_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1311_reg_1309_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1312_fu_334_p2;
reg   [0:0] icmp_ln86_1312_reg_1315;
reg   [0:0] icmp_ln86_1312_reg_1315_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1312_reg_1315_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1313_fu_340_p2;
reg   [0:0] icmp_ln86_1313_reg_1321;
wire   [0:0] icmp_ln86_1314_fu_346_p2;
reg   [0:0] icmp_ln86_1314_reg_1327;
reg   [0:0] icmp_ln86_1314_reg_1327_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1315_fu_352_p2;
reg   [0:0] icmp_ln86_1315_reg_1333;
reg   [0:0] icmp_ln86_1315_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1315_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1315_reg_1333_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1316_fu_358_p2;
reg   [0:0] icmp_ln86_1316_reg_1339;
reg   [0:0] icmp_ln86_1316_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1316_reg_1339_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1316_reg_1339_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1317_fu_364_p2;
reg   [0:0] icmp_ln86_1317_reg_1345;
wire   [0:0] icmp_ln86_1318_fu_370_p2;
reg   [0:0] icmp_ln86_1318_reg_1351;
reg   [0:0] icmp_ln86_1318_reg_1351_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1319_fu_376_p2;
reg   [0:0] icmp_ln86_1319_reg_1357;
reg   [0:0] icmp_ln86_1319_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1319_reg_1357_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1320_fu_382_p2;
reg   [0:0] icmp_ln86_1320_reg_1363;
reg   [0:0] icmp_ln86_1320_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1320_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1320_reg_1363_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1321_fu_388_p2;
reg   [0:0] icmp_ln86_1321_reg_1369;
reg   [0:0] icmp_ln86_1321_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1321_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1321_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1321_reg_1369_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1322_fu_394_p2;
reg   [0:0] icmp_ln86_1322_reg_1375;
reg   [0:0] icmp_ln86_1322_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1322_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1322_reg_1375_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1322_reg_1375_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1322_reg_1375_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1323_fu_400_p2;
reg   [0:0] icmp_ln86_1323_reg_1381;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1323_reg_1381_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1324_fu_406_p2;
reg   [0:0] icmp_ln86_1324_reg_1387;
reg   [0:0] icmp_ln86_1324_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1325_fu_412_p2;
reg   [0:0] icmp_ln86_1325_reg_1392;
wire   [0:0] icmp_ln86_1326_fu_418_p2;
reg   [0:0] icmp_ln86_1326_reg_1397;
reg   [0:0] icmp_ln86_1326_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1327_fu_424_p2;
reg   [0:0] icmp_ln86_1327_reg_1402;
reg   [0:0] icmp_ln86_1327_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1328_fu_430_p2;
reg   [0:0] icmp_ln86_1328_reg_1407;
reg   [0:0] icmp_ln86_1328_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1328_reg_1407_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1329_fu_436_p2;
reg   [0:0] icmp_ln86_1329_reg_1412;
reg   [0:0] icmp_ln86_1329_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1329_reg_1412_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1330_fu_442_p2;
reg   [0:0] icmp_ln86_1330_reg_1417;
reg   [0:0] icmp_ln86_1330_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1330_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1331_fu_448_p2;
reg   [0:0] icmp_ln86_1331_reg_1422;
reg   [0:0] icmp_ln86_1331_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1331_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1331_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1332_fu_454_p2;
reg   [0:0] icmp_ln86_1332_reg_1427;
reg   [0:0] icmp_ln86_1332_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1332_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1332_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1333_fu_460_p2;
reg   [0:0] icmp_ln86_1333_reg_1432;
reg   [0:0] icmp_ln86_1333_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1333_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1333_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1334_fu_466_p2;
reg   [0:0] icmp_ln86_1334_reg_1437;
reg   [0:0] icmp_ln86_1334_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1334_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1334_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1334_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1335_fu_472_p2;
reg   [0:0] icmp_ln86_1335_reg_1442;
reg   [0:0] icmp_ln86_1335_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1335_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1335_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1335_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1336_fu_478_p2;
reg   [0:0] icmp_ln86_1336_reg_1447;
reg   [0:0] icmp_ln86_1336_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1336_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1336_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1336_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1337_fu_484_p2;
reg   [0:0] icmp_ln86_1337_reg_1452;
reg   [0:0] icmp_ln86_1337_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1337_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1337_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1337_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1337_reg_1452_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1338_fu_490_p2;
reg   [0:0] icmp_ln86_1338_reg_1457;
reg   [0:0] icmp_ln86_1338_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1338_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1338_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1338_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1338_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1339_fu_496_p2;
reg   [0:0] icmp_ln86_1339_reg_1462;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1339_reg_1462_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_502_p2;
reg   [0:0] and_ln102_reg_1467;
reg   [0:0] and_ln102_reg_1467_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1467_pp0_iter2_reg;
wire   [0:0] xor_ln104_628_fu_508_p2;
reg   [0:0] xor_ln104_628_reg_1477;
reg   [0:0] xor_ln104_628_reg_1477_pp0_iter2_reg;
reg   [0:0] xor_ln104_628_reg_1477_pp0_iter3_reg;
wire   [0:0] and_ln104_fu_513_p2;
reg   [0:0] and_ln104_reg_1482;
wire   [0:0] and_ln102_1269_fu_518_p2;
reg   [0:0] and_ln102_1269_reg_1488;
wire   [0:0] and_ln104_251_fu_527_p2;
reg   [0:0] and_ln104_251_reg_1495;
wire   [0:0] and_ln102_1273_fu_532_p2;
reg   [0:0] and_ln102_1273_reg_1500;
wire   [0:0] and_ln102_1274_fu_542_p2;
reg   [0:0] and_ln102_1274_reg_1506;
wire   [0:0] or_ln117_fu_558_p2;
reg   [0:0] or_ln117_reg_1512;
wire   [0:0] xor_ln104_fu_564_p2;
reg   [0:0] xor_ln104_reg_1517;
wire   [0:0] and_ln102_1270_fu_569_p2;
reg   [0:0] and_ln102_1270_reg_1523;
wire   [0:0] and_ln104_252_fu_578_p2;
reg   [0:0] and_ln104_252_reg_1529;
reg   [0:0] and_ln104_252_reg_1529_pp0_iter3_reg;
wire   [0:0] and_ln102_1275_fu_588_p2;
reg   [0:0] and_ln102_1275_reg_1535;
wire   [3:0] select_ln117_1277_fu_689_p3;
reg   [3:0] select_ln117_1277_reg_1540;
wire   [0:0] or_ln117_1185_fu_696_p2;
reg   [0:0] or_ln117_1185_reg_1545;
wire   [0:0] and_ln102_1268_fu_701_p2;
reg   [0:0] and_ln102_1268_reg_1551;
wire   [0:0] and_ln104_250_fu_710_p2;
reg   [0:0] and_ln104_250_reg_1557;
wire   [0:0] and_ln102_1271_fu_715_p2;
reg   [0:0] and_ln102_1271_reg_1563;
wire   [0:0] and_ln102_1277_fu_729_p2;
reg   [0:0] and_ln102_1277_reg_1569;
wire   [0:0] or_ln117_1189_fu_803_p2;
reg   [0:0] or_ln117_1189_reg_1575;
wire   [3:0] select_ln117_1283_fu_817_p3;
reg   [3:0] select_ln117_1283_reg_1580;
wire   [0:0] and_ln104_253_fu_830_p2;
reg   [0:0] and_ln104_253_reg_1585;
wire   [0:0] and_ln102_1272_fu_835_p2;
reg   [0:0] and_ln102_1272_reg_1590;
reg   [0:0] and_ln102_1272_reg_1590_pp0_iter5_reg;
wire   [0:0] and_ln104_254_fu_844_p2;
reg   [0:0] and_ln104_254_reg_1597;
reg   [0:0] and_ln104_254_reg_1597_pp0_iter5_reg;
reg   [0:0] and_ln104_254_reg_1597_pp0_iter6_reg;
wire   [0:0] and_ln102_1278_fu_854_p2;
reg   [0:0] and_ln102_1278_reg_1603;
wire   [0:0] or_ln117_1194_fu_936_p2;
reg   [0:0] or_ln117_1194_reg_1608;
wire   [4:0] select_ln117_1289_fu_948_p3;
reg   [4:0] select_ln117_1289_reg_1613;
wire   [0:0] or_ln117_1196_fu_956_p2;
reg   [0:0] or_ln117_1196_reg_1618;
wire   [0:0] or_ln117_1198_fu_962_p2;
reg   [0:0] or_ln117_1198_reg_1624;
reg   [0:0] or_ln117_1198_reg_1624_pp0_iter5_reg;
wire   [0:0] or_ln117_1200_fu_1038_p2;
reg   [0:0] or_ln117_1200_reg_1632;
wire   [4:0] select_ln117_1295_fu_1051_p3;
reg   [4:0] select_ln117_1295_reg_1637;
wire   [0:0] or_ln117_1204_fu_1113_p2;
reg   [0:0] or_ln117_1204_reg_1642;
wire   [4:0] select_ln117_1299_fu_1127_p3;
reg   [4:0] select_ln117_1299_reg_1647;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_630_fu_522_p2;
wire   [0:0] xor_ln104_634_fu_537_p2;
wire   [0:0] and_ln102_1297_fu_547_p2;
wire   [0:0] and_ln102_1282_fu_552_p2;
wire   [0:0] xor_ln104_631_fu_573_p2;
wire   [0:0] xor_ln104_635_fu_583_p2;
wire   [0:0] and_ln102_1298_fu_601_p2;
wire   [0:0] and_ln102_1281_fu_593_p2;
wire   [0:0] xor_ln117_fu_611_p2;
wire   [1:0] zext_ln117_fu_617_p1;
wire   [1:0] select_ln117_fu_621_p3;
wire   [1:0] select_ln117_1272_fu_628_p3;
wire   [0:0] and_ln102_1283_fu_597_p2;
wire   [2:0] zext_ln117_139_fu_635_p1;
wire   [0:0] or_ln117_1181_fu_639_p2;
wire   [2:0] select_ln117_1273_fu_644_p3;
wire   [0:0] or_ln117_1182_fu_651_p2;
wire   [0:0] and_ln102_1284_fu_606_p2;
wire   [2:0] select_ln117_1274_fu_655_p3;
wire   [0:0] or_ln117_1183_fu_663_p2;
wire   [2:0] select_ln117_1275_fu_669_p3;
wire   [2:0] select_ln117_1276_fu_677_p3;
wire   [3:0] zext_ln117_140_fu_685_p1;
wire   [0:0] xor_ln104_629_fu_705_p2;
wire   [0:0] xor_ln104_636_fu_720_p2;
wire   [0:0] and_ln102_1299_fu_738_p2;
wire   [0:0] and_ln102_1276_fu_725_p2;
wire   [0:0] and_ln102_1285_fu_734_p2;
wire   [0:0] or_ln117_1184_fu_753_p2;
wire   [0:0] and_ln102_1286_fu_743_p2;
wire   [3:0] select_ln117_1278_fu_758_p3;
wire   [0:0] or_ln117_1186_fu_765_p2;
wire   [3:0] select_ln117_1279_fu_770_p3;
wire   [0:0] or_ln117_1187_fu_777_p2;
wire   [0:0] and_ln102_1287_fu_748_p2;
wire   [3:0] select_ln117_1280_fu_781_p3;
wire   [0:0] or_ln117_1188_fu_789_p2;
wire   [3:0] select_ln117_1281_fu_795_p3;
wire   [3:0] select_ln117_1282_fu_809_p3;
wire   [0:0] xor_ln104_632_fu_825_p2;
wire   [0:0] xor_ln104_633_fu_839_p2;
wire   [0:0] xor_ln104_637_fu_849_p2;
wire   [0:0] and_ln102_1300_fu_859_p2;
wire   [0:0] and_ln102_1301_fu_873_p2;
wire   [0:0] and_ln102_1288_fu_864_p2;
wire   [0:0] or_ln117_1190_fu_882_p2;
wire   [3:0] select_ln117_1284_fu_887_p3;
wire   [0:0] and_ln102_1289_fu_869_p2;
wire   [4:0] zext_ln117_141_fu_894_p1;
wire   [0:0] or_ln117_1191_fu_898_p2;
wire   [4:0] select_ln117_1285_fu_903_p3;
wire   [0:0] or_ln117_1192_fu_910_p2;
wire   [0:0] and_ln102_1290_fu_877_p2;
wire   [4:0] select_ln117_1286_fu_914_p3;
wire   [0:0] or_ln117_1193_fu_922_p2;
wire   [4:0] select_ln117_1287_fu_928_p3;
wire   [4:0] select_ln117_1288_fu_940_p3;
wire   [0:0] xor_ln104_638_fu_966_p2;
wire   [0:0] and_ln102_1302_fu_979_p2;
wire   [0:0] and_ln102_1279_fu_971_p2;
wire   [0:0] and_ln102_1291_fu_975_p2;
wire   [0:0] or_ln117_1195_fu_994_p2;
wire   [0:0] and_ln102_1292_fu_984_p2;
wire   [4:0] select_ln117_1290_fu_999_p3;
wire   [0:0] or_ln117_1197_fu_1006_p2;
wire   [4:0] select_ln117_1291_fu_1011_p3;
wire   [0:0] and_ln102_1293_fu_989_p2;
wire   [4:0] select_ln117_1292_fu_1018_p3;
wire   [0:0] or_ln117_1199_fu_1026_p2;
wire   [4:0] select_ln117_1293_fu_1031_p3;
wire   [4:0] select_ln117_1294_fu_1043_p3;
wire   [0:0] xor_ln104_639_fu_1059_p2;
wire   [0:0] and_ln102_1303_fu_1068_p2;
wire   [0:0] and_ln102_1280_fu_1064_p2;
wire   [0:0] and_ln102_1294_fu_1073_p2;
wire   [0:0] or_ln117_1201_fu_1083_p2;
wire   [0:0] or_ln117_1202_fu_1088_p2;
wire   [0:0] and_ln102_1295_fu_1078_p2;
wire   [4:0] select_ln117_1296_fu_1092_p3;
wire   [0:0] or_ln117_1203_fu_1099_p2;
wire   [4:0] select_ln117_1297_fu_1105_p3;
wire   [4:0] select_ln117_1298_fu_1119_p3;
wire   [0:0] xor_ln104_640_fu_1135_p2;
wire   [0:0] and_ln102_1304_fu_1140_p2;
wire   [0:0] and_ln102_1296_fu_1145_p2;
wire   [0:0] or_ln117_1205_fu_1150_p2;
wire   [10:0] agg_result_fu_1162_p65;
wire   [4:0] agg_result_fu_1162_p66;
wire   [10:0] agg_result_fu_1162_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] agg_result_fu_1162_p1;
wire   [4:0] agg_result_fu_1162_p3;
wire   [4:0] agg_result_fu_1162_p5;
wire   [4:0] agg_result_fu_1162_p7;
wire   [4:0] agg_result_fu_1162_p9;
wire   [4:0] agg_result_fu_1162_p11;
wire   [4:0] agg_result_fu_1162_p13;
wire   [4:0] agg_result_fu_1162_p15;
wire   [4:0] agg_result_fu_1162_p17;
wire   [4:0] agg_result_fu_1162_p19;
wire   [4:0] agg_result_fu_1162_p21;
wire   [4:0] agg_result_fu_1162_p23;
wire   [4:0] agg_result_fu_1162_p25;
wire   [4:0] agg_result_fu_1162_p27;
wire   [4:0] agg_result_fu_1162_p29;
wire   [4:0] agg_result_fu_1162_p31;
wire  signed [4:0] agg_result_fu_1162_p33;
wire  signed [4:0] agg_result_fu_1162_p35;
wire  signed [4:0] agg_result_fu_1162_p37;
wire  signed [4:0] agg_result_fu_1162_p39;
wire  signed [4:0] agg_result_fu_1162_p41;
wire  signed [4:0] agg_result_fu_1162_p43;
wire  signed [4:0] agg_result_fu_1162_p45;
wire  signed [4:0] agg_result_fu_1162_p47;
wire  signed [4:0] agg_result_fu_1162_p49;
wire  signed [4:0] agg_result_fu_1162_p51;
wire  signed [4:0] agg_result_fu_1162_p53;
wire  signed [4:0] agg_result_fu_1162_p55;
wire  signed [4:0] agg_result_fu_1162_p57;
wire  signed [4:0] agg_result_fu_1162_p59;
wire  signed [4:0] agg_result_fu_1162_p61;
wire  signed [4:0] agg_result_fu_1162_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x13 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x13_U739(
    .din0(11'd104),
    .din1(11'd2041),
    .din2(11'd518),
    .din3(11'd82),
    .din4(11'd1861),
    .din5(11'd2011),
    .din6(11'd62),
    .din7(11'd2011),
    .din8(11'd104),
    .din9(11'd229),
    .din10(11'd1885),
    .din11(11'd1077),
    .din12(11'd431),
    .din13(11'd122),
    .din14(11'd1964),
    .din15(11'd36),
    .din16(11'd1956),
    .din17(11'd1722),
    .din18(11'd223),
    .din19(11'd1922),
    .din20(11'd237),
    .din21(11'd1812),
    .din22(11'd859),
    .din23(11'd150),
    .din24(11'd67),
    .din25(11'd1896),
    .din26(11'd251),
    .din27(11'd2018),
    .din28(11'd128),
    .din29(11'd1191),
    .din30(11'd1925),
    .din31(11'd36),
    .def(agg_result_fu_1162_p65),
    .sel(agg_result_fu_1162_p66),
    .dout(agg_result_fu_1162_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1268_reg_1551 <= and_ln102_1268_fu_701_p2;
        and_ln102_1269_reg_1488 <= and_ln102_1269_fu_518_p2;
        and_ln102_1270_reg_1523 <= and_ln102_1270_fu_569_p2;
        and_ln102_1271_reg_1563 <= and_ln102_1271_fu_715_p2;
        and_ln102_1272_reg_1590 <= and_ln102_1272_fu_835_p2;
        and_ln102_1272_reg_1590_pp0_iter5_reg <= and_ln102_1272_reg_1590;
        and_ln102_1273_reg_1500 <= and_ln102_1273_fu_532_p2;
        and_ln102_1274_reg_1506 <= and_ln102_1274_fu_542_p2;
        and_ln102_1275_reg_1535 <= and_ln102_1275_fu_588_p2;
        and_ln102_1277_reg_1569 <= and_ln102_1277_fu_729_p2;
        and_ln102_1278_reg_1603 <= and_ln102_1278_fu_854_p2;
        and_ln102_reg_1467 <= and_ln102_fu_502_p2;
        and_ln102_reg_1467_pp0_iter1_reg <= and_ln102_reg_1467;
        and_ln102_reg_1467_pp0_iter2_reg <= and_ln102_reg_1467_pp0_iter1_reg;
        and_ln104_250_reg_1557 <= and_ln104_250_fu_710_p2;
        and_ln104_251_reg_1495 <= and_ln104_251_fu_527_p2;
        and_ln104_252_reg_1529 <= and_ln104_252_fu_578_p2;
        and_ln104_252_reg_1529_pp0_iter3_reg <= and_ln104_252_reg_1529;
        and_ln104_253_reg_1585 <= and_ln104_253_fu_830_p2;
        and_ln104_254_reg_1597 <= and_ln104_254_fu_844_p2;
        and_ln104_254_reg_1597_pp0_iter5_reg <= and_ln104_254_reg_1597;
        and_ln104_254_reg_1597_pp0_iter6_reg <= and_ln104_254_reg_1597_pp0_iter5_reg;
        and_ln104_reg_1482 <= and_ln104_fu_513_p2;
        icmp_ln86_1311_reg_1309 <= icmp_ln86_1311_fu_328_p2;
        icmp_ln86_1311_reg_1309_pp0_iter1_reg <= icmp_ln86_1311_reg_1309;
        icmp_ln86_1311_reg_1309_pp0_iter2_reg <= icmp_ln86_1311_reg_1309_pp0_iter1_reg;
        icmp_ln86_1312_reg_1315 <= icmp_ln86_1312_fu_334_p2;
        icmp_ln86_1312_reg_1315_pp0_iter1_reg <= icmp_ln86_1312_reg_1315;
        icmp_ln86_1312_reg_1315_pp0_iter2_reg <= icmp_ln86_1312_reg_1315_pp0_iter1_reg;
        icmp_ln86_1313_reg_1321 <= icmp_ln86_1313_fu_340_p2;
        icmp_ln86_1314_reg_1327 <= icmp_ln86_1314_fu_346_p2;
        icmp_ln86_1314_reg_1327_pp0_iter1_reg <= icmp_ln86_1314_reg_1327;
        icmp_ln86_1315_reg_1333 <= icmp_ln86_1315_fu_352_p2;
        icmp_ln86_1315_reg_1333_pp0_iter1_reg <= icmp_ln86_1315_reg_1333;
        icmp_ln86_1315_reg_1333_pp0_iter2_reg <= icmp_ln86_1315_reg_1333_pp0_iter1_reg;
        icmp_ln86_1315_reg_1333_pp0_iter3_reg <= icmp_ln86_1315_reg_1333_pp0_iter2_reg;
        icmp_ln86_1316_reg_1339 <= icmp_ln86_1316_fu_358_p2;
        icmp_ln86_1316_reg_1339_pp0_iter1_reg <= icmp_ln86_1316_reg_1339;
        icmp_ln86_1316_reg_1339_pp0_iter2_reg <= icmp_ln86_1316_reg_1339_pp0_iter1_reg;
        icmp_ln86_1316_reg_1339_pp0_iter3_reg <= icmp_ln86_1316_reg_1339_pp0_iter2_reg;
        icmp_ln86_1317_reg_1345 <= icmp_ln86_1317_fu_364_p2;
        icmp_ln86_1318_reg_1351 <= icmp_ln86_1318_fu_370_p2;
        icmp_ln86_1318_reg_1351_pp0_iter1_reg <= icmp_ln86_1318_reg_1351;
        icmp_ln86_1319_reg_1357 <= icmp_ln86_1319_fu_376_p2;
        icmp_ln86_1319_reg_1357_pp0_iter1_reg <= icmp_ln86_1319_reg_1357;
        icmp_ln86_1319_reg_1357_pp0_iter2_reg <= icmp_ln86_1319_reg_1357_pp0_iter1_reg;
        icmp_ln86_1320_reg_1363 <= icmp_ln86_1320_fu_382_p2;
        icmp_ln86_1320_reg_1363_pp0_iter1_reg <= icmp_ln86_1320_reg_1363;
        icmp_ln86_1320_reg_1363_pp0_iter2_reg <= icmp_ln86_1320_reg_1363_pp0_iter1_reg;
        icmp_ln86_1320_reg_1363_pp0_iter3_reg <= icmp_ln86_1320_reg_1363_pp0_iter2_reg;
        icmp_ln86_1321_reg_1369 <= icmp_ln86_1321_fu_388_p2;
        icmp_ln86_1321_reg_1369_pp0_iter1_reg <= icmp_ln86_1321_reg_1369;
        icmp_ln86_1321_reg_1369_pp0_iter2_reg <= icmp_ln86_1321_reg_1369_pp0_iter1_reg;
        icmp_ln86_1321_reg_1369_pp0_iter3_reg <= icmp_ln86_1321_reg_1369_pp0_iter2_reg;
        icmp_ln86_1321_reg_1369_pp0_iter4_reg <= icmp_ln86_1321_reg_1369_pp0_iter3_reg;
        icmp_ln86_1322_reg_1375 <= icmp_ln86_1322_fu_394_p2;
        icmp_ln86_1322_reg_1375_pp0_iter1_reg <= icmp_ln86_1322_reg_1375;
        icmp_ln86_1322_reg_1375_pp0_iter2_reg <= icmp_ln86_1322_reg_1375_pp0_iter1_reg;
        icmp_ln86_1322_reg_1375_pp0_iter3_reg <= icmp_ln86_1322_reg_1375_pp0_iter2_reg;
        icmp_ln86_1322_reg_1375_pp0_iter4_reg <= icmp_ln86_1322_reg_1375_pp0_iter3_reg;
        icmp_ln86_1322_reg_1375_pp0_iter5_reg <= icmp_ln86_1322_reg_1375_pp0_iter4_reg;
        icmp_ln86_1323_reg_1381 <= icmp_ln86_1323_fu_400_p2;
        icmp_ln86_1323_reg_1381_pp0_iter1_reg <= icmp_ln86_1323_reg_1381;
        icmp_ln86_1323_reg_1381_pp0_iter2_reg <= icmp_ln86_1323_reg_1381_pp0_iter1_reg;
        icmp_ln86_1323_reg_1381_pp0_iter3_reg <= icmp_ln86_1323_reg_1381_pp0_iter2_reg;
        icmp_ln86_1323_reg_1381_pp0_iter4_reg <= icmp_ln86_1323_reg_1381_pp0_iter3_reg;
        icmp_ln86_1323_reg_1381_pp0_iter5_reg <= icmp_ln86_1323_reg_1381_pp0_iter4_reg;
        icmp_ln86_1323_reg_1381_pp0_iter6_reg <= icmp_ln86_1323_reg_1381_pp0_iter5_reg;
        icmp_ln86_1324_reg_1387 <= icmp_ln86_1324_fu_406_p2;
        icmp_ln86_1324_reg_1387_pp0_iter1_reg <= icmp_ln86_1324_reg_1387;
        icmp_ln86_1325_reg_1392 <= icmp_ln86_1325_fu_412_p2;
        icmp_ln86_1326_reg_1397 <= icmp_ln86_1326_fu_418_p2;
        icmp_ln86_1326_reg_1397_pp0_iter1_reg <= icmp_ln86_1326_reg_1397;
        icmp_ln86_1327_reg_1402 <= icmp_ln86_1327_fu_424_p2;
        icmp_ln86_1327_reg_1402_pp0_iter1_reg <= icmp_ln86_1327_reg_1402;
        icmp_ln86_1328_reg_1407 <= icmp_ln86_1328_fu_430_p2;
        icmp_ln86_1328_reg_1407_pp0_iter1_reg <= icmp_ln86_1328_reg_1407;
        icmp_ln86_1328_reg_1407_pp0_iter2_reg <= icmp_ln86_1328_reg_1407_pp0_iter1_reg;
        icmp_ln86_1329_reg_1412 <= icmp_ln86_1329_fu_436_p2;
        icmp_ln86_1329_reg_1412_pp0_iter1_reg <= icmp_ln86_1329_reg_1412;
        icmp_ln86_1329_reg_1412_pp0_iter2_reg <= icmp_ln86_1329_reg_1412_pp0_iter1_reg;
        icmp_ln86_1330_reg_1417 <= icmp_ln86_1330_fu_442_p2;
        icmp_ln86_1330_reg_1417_pp0_iter1_reg <= icmp_ln86_1330_reg_1417;
        icmp_ln86_1330_reg_1417_pp0_iter2_reg <= icmp_ln86_1330_reg_1417_pp0_iter1_reg;
        icmp_ln86_1331_reg_1422 <= icmp_ln86_1331_fu_448_p2;
        icmp_ln86_1331_reg_1422_pp0_iter1_reg <= icmp_ln86_1331_reg_1422;
        icmp_ln86_1331_reg_1422_pp0_iter2_reg <= icmp_ln86_1331_reg_1422_pp0_iter1_reg;
        icmp_ln86_1331_reg_1422_pp0_iter3_reg <= icmp_ln86_1331_reg_1422_pp0_iter2_reg;
        icmp_ln86_1332_reg_1427 <= icmp_ln86_1332_fu_454_p2;
        icmp_ln86_1332_reg_1427_pp0_iter1_reg <= icmp_ln86_1332_reg_1427;
        icmp_ln86_1332_reg_1427_pp0_iter2_reg <= icmp_ln86_1332_reg_1427_pp0_iter1_reg;
        icmp_ln86_1332_reg_1427_pp0_iter3_reg <= icmp_ln86_1332_reg_1427_pp0_iter2_reg;
        icmp_ln86_1333_reg_1432 <= icmp_ln86_1333_fu_460_p2;
        icmp_ln86_1333_reg_1432_pp0_iter1_reg <= icmp_ln86_1333_reg_1432;
        icmp_ln86_1333_reg_1432_pp0_iter2_reg <= icmp_ln86_1333_reg_1432_pp0_iter1_reg;
        icmp_ln86_1333_reg_1432_pp0_iter3_reg <= icmp_ln86_1333_reg_1432_pp0_iter2_reg;
        icmp_ln86_1334_reg_1437 <= icmp_ln86_1334_fu_466_p2;
        icmp_ln86_1334_reg_1437_pp0_iter1_reg <= icmp_ln86_1334_reg_1437;
        icmp_ln86_1334_reg_1437_pp0_iter2_reg <= icmp_ln86_1334_reg_1437_pp0_iter1_reg;
        icmp_ln86_1334_reg_1437_pp0_iter3_reg <= icmp_ln86_1334_reg_1437_pp0_iter2_reg;
        icmp_ln86_1334_reg_1437_pp0_iter4_reg <= icmp_ln86_1334_reg_1437_pp0_iter3_reg;
        icmp_ln86_1335_reg_1442 <= icmp_ln86_1335_fu_472_p2;
        icmp_ln86_1335_reg_1442_pp0_iter1_reg <= icmp_ln86_1335_reg_1442;
        icmp_ln86_1335_reg_1442_pp0_iter2_reg <= icmp_ln86_1335_reg_1442_pp0_iter1_reg;
        icmp_ln86_1335_reg_1442_pp0_iter3_reg <= icmp_ln86_1335_reg_1442_pp0_iter2_reg;
        icmp_ln86_1335_reg_1442_pp0_iter4_reg <= icmp_ln86_1335_reg_1442_pp0_iter3_reg;
        icmp_ln86_1336_reg_1447 <= icmp_ln86_1336_fu_478_p2;
        icmp_ln86_1336_reg_1447_pp0_iter1_reg <= icmp_ln86_1336_reg_1447;
        icmp_ln86_1336_reg_1447_pp0_iter2_reg <= icmp_ln86_1336_reg_1447_pp0_iter1_reg;
        icmp_ln86_1336_reg_1447_pp0_iter3_reg <= icmp_ln86_1336_reg_1447_pp0_iter2_reg;
        icmp_ln86_1336_reg_1447_pp0_iter4_reg <= icmp_ln86_1336_reg_1447_pp0_iter3_reg;
        icmp_ln86_1337_reg_1452 <= icmp_ln86_1337_fu_484_p2;
        icmp_ln86_1337_reg_1452_pp0_iter1_reg <= icmp_ln86_1337_reg_1452;
        icmp_ln86_1337_reg_1452_pp0_iter2_reg <= icmp_ln86_1337_reg_1452_pp0_iter1_reg;
        icmp_ln86_1337_reg_1452_pp0_iter3_reg <= icmp_ln86_1337_reg_1452_pp0_iter2_reg;
        icmp_ln86_1337_reg_1452_pp0_iter4_reg <= icmp_ln86_1337_reg_1452_pp0_iter3_reg;
        icmp_ln86_1337_reg_1452_pp0_iter5_reg <= icmp_ln86_1337_reg_1452_pp0_iter4_reg;
        icmp_ln86_1338_reg_1457 <= icmp_ln86_1338_fu_490_p2;
        icmp_ln86_1338_reg_1457_pp0_iter1_reg <= icmp_ln86_1338_reg_1457;
        icmp_ln86_1338_reg_1457_pp0_iter2_reg <= icmp_ln86_1338_reg_1457_pp0_iter1_reg;
        icmp_ln86_1338_reg_1457_pp0_iter3_reg <= icmp_ln86_1338_reg_1457_pp0_iter2_reg;
        icmp_ln86_1338_reg_1457_pp0_iter4_reg <= icmp_ln86_1338_reg_1457_pp0_iter3_reg;
        icmp_ln86_1338_reg_1457_pp0_iter5_reg <= icmp_ln86_1338_reg_1457_pp0_iter4_reg;
        icmp_ln86_1339_reg_1462 <= icmp_ln86_1339_fu_496_p2;
        icmp_ln86_1339_reg_1462_pp0_iter1_reg <= icmp_ln86_1339_reg_1462;
        icmp_ln86_1339_reg_1462_pp0_iter2_reg <= icmp_ln86_1339_reg_1462_pp0_iter1_reg;
        icmp_ln86_1339_reg_1462_pp0_iter3_reg <= icmp_ln86_1339_reg_1462_pp0_iter2_reg;
        icmp_ln86_1339_reg_1462_pp0_iter4_reg <= icmp_ln86_1339_reg_1462_pp0_iter3_reg;
        icmp_ln86_1339_reg_1462_pp0_iter5_reg <= icmp_ln86_1339_reg_1462_pp0_iter4_reg;
        icmp_ln86_1339_reg_1462_pp0_iter6_reg <= icmp_ln86_1339_reg_1462_pp0_iter5_reg;
        icmp_ln86_reg_1298 <= icmp_ln86_fu_322_p2;
        icmp_ln86_reg_1298_pp0_iter1_reg <= icmp_ln86_reg_1298;
        icmp_ln86_reg_1298_pp0_iter2_reg <= icmp_ln86_reg_1298_pp0_iter1_reg;
        icmp_ln86_reg_1298_pp0_iter3_reg <= icmp_ln86_reg_1298_pp0_iter2_reg;
        or_ln117_1185_reg_1545 <= or_ln117_1185_fu_696_p2;
        or_ln117_1189_reg_1575 <= or_ln117_1189_fu_803_p2;
        or_ln117_1194_reg_1608 <= or_ln117_1194_fu_936_p2;
        or_ln117_1196_reg_1618 <= or_ln117_1196_fu_956_p2;
        or_ln117_1198_reg_1624 <= or_ln117_1198_fu_962_p2;
        or_ln117_1198_reg_1624_pp0_iter5_reg <= or_ln117_1198_reg_1624;
        or_ln117_1200_reg_1632 <= or_ln117_1200_fu_1038_p2;
        or_ln117_1204_reg_1642 <= or_ln117_1204_fu_1113_p2;
        or_ln117_reg_1512 <= or_ln117_fu_558_p2;
        select_ln117_1277_reg_1540 <= select_ln117_1277_fu_689_p3;
        select_ln117_1283_reg_1580 <= select_ln117_1283_fu_817_p3;
        select_ln117_1289_reg_1613 <= select_ln117_1289_fu_948_p3;
        select_ln117_1295_reg_1637 <= select_ln117_1295_fu_1051_p3;
        select_ln117_1299_reg_1647 <= select_ln117_1299_fu_1127_p3;
        xor_ln104_628_reg_1477 <= xor_ln104_628_fu_508_p2;
        xor_ln104_628_reg_1477_pp0_iter2_reg <= xor_ln104_628_reg_1477;
        xor_ln104_628_reg_1477_pp0_iter3_reg <= xor_ln104_628_reg_1477_pp0_iter2_reg;
        xor_ln104_reg_1517 <= xor_ln104_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1162_p65 = 'bx;

assign agg_result_fu_1162_p66 = ((or_ln117_1205_fu_1150_p2[0:0] == 1'b1) ? select_ln117_1299_reg_1647 : 5'd31);

assign and_ln102_1268_fu_701_p2 = (xor_ln104_reg_1517 & icmp_ln86_1312_reg_1315_pp0_iter2_reg);

assign and_ln102_1269_fu_518_p2 = (icmp_ln86_1313_reg_1321 & and_ln102_reg_1467);

assign and_ln102_1270_fu_569_p2 = (icmp_ln86_1314_reg_1327_pp0_iter1_reg & and_ln104_reg_1482);

assign and_ln102_1271_fu_715_p2 = (icmp_ln86_1315_reg_1333_pp0_iter2_reg & and_ln102_1268_fu_701_p2);

assign and_ln102_1272_fu_835_p2 = (icmp_ln86_1316_reg_1339_pp0_iter3_reg & and_ln104_250_reg_1557);

assign and_ln102_1273_fu_532_p2 = (icmp_ln86_1317_reg_1345 & and_ln102_1269_fu_518_p2);

assign and_ln102_1274_fu_542_p2 = (icmp_ln86_1318_reg_1351 & and_ln104_251_fu_527_p2);

assign and_ln102_1275_fu_588_p2 = (icmp_ln86_1319_reg_1357_pp0_iter1_reg & and_ln102_1270_fu_569_p2);

assign and_ln102_1276_fu_725_p2 = (icmp_ln86_1320_reg_1363_pp0_iter2_reg & and_ln104_252_reg_1529);

assign and_ln102_1277_fu_729_p2 = (icmp_ln86_1311_reg_1309_pp0_iter2_reg & and_ln102_1271_fu_715_p2);

assign and_ln102_1278_fu_854_p2 = (icmp_ln86_1321_reg_1369_pp0_iter3_reg & and_ln104_253_fu_830_p2);

assign and_ln102_1279_fu_971_p2 = (icmp_ln86_1322_reg_1375_pp0_iter4_reg & and_ln102_1272_reg_1590);

assign and_ln102_1280_fu_1064_p2 = (icmp_ln86_1323_reg_1381_pp0_iter5_reg & and_ln104_254_reg_1597_pp0_iter5_reg);

assign and_ln102_1281_fu_593_p2 = (icmp_ln86_1324_reg_1387_pp0_iter1_reg & and_ln102_1273_reg_1500);

assign and_ln102_1282_fu_552_p2 = (and_ln102_1297_fu_547_p2 & and_ln102_1269_fu_518_p2);

assign and_ln102_1283_fu_597_p2 = (icmp_ln86_1326_reg_1397_pp0_iter1_reg & and_ln102_1274_reg_1506);

assign and_ln102_1284_fu_606_p2 = (and_ln104_251_reg_1495 & and_ln102_1298_fu_601_p2);

assign and_ln102_1285_fu_734_p2 = (icmp_ln86_1328_reg_1407_pp0_iter2_reg & and_ln102_1275_reg_1535);

assign and_ln102_1286_fu_743_p2 = (and_ln102_1299_fu_738_p2 & and_ln102_1270_reg_1523);

assign and_ln102_1287_fu_748_p2 = (icmp_ln86_1330_reg_1417_pp0_iter2_reg & and_ln102_1276_fu_725_p2);

assign and_ln102_1288_fu_864_p2 = (and_ln104_252_reg_1529_pp0_iter3_reg & and_ln102_1300_fu_859_p2);

assign and_ln102_1289_fu_869_p2 = (icmp_ln86_1332_reg_1427_pp0_iter3_reg & and_ln102_1277_reg_1569);

assign and_ln102_1290_fu_877_p2 = (and_ln102_1301_fu_873_p2 & and_ln102_1271_reg_1563);

assign and_ln102_1291_fu_975_p2 = (icmp_ln86_1334_reg_1437_pp0_iter4_reg & and_ln102_1278_reg_1603);

assign and_ln102_1292_fu_984_p2 = (and_ln104_253_reg_1585 & and_ln102_1302_fu_979_p2);

assign and_ln102_1293_fu_989_p2 = (icmp_ln86_1336_reg_1447_pp0_iter4_reg & and_ln102_1279_fu_971_p2);

assign and_ln102_1294_fu_1073_p2 = (and_ln102_1303_fu_1068_p2 & and_ln102_1272_reg_1590_pp0_iter5_reg);

assign and_ln102_1295_fu_1078_p2 = (icmp_ln86_1338_reg_1457_pp0_iter5_reg & and_ln102_1280_fu_1064_p2);

assign and_ln102_1296_fu_1145_p2 = (and_ln104_254_reg_1597_pp0_iter6_reg & and_ln102_1304_fu_1140_p2);

assign and_ln102_1297_fu_547_p2 = (xor_ln104_634_fu_537_p2 & icmp_ln86_1325_reg_1392);

assign and_ln102_1298_fu_601_p2 = (xor_ln104_635_fu_583_p2 & icmp_ln86_1327_reg_1402_pp0_iter1_reg);

assign and_ln102_1299_fu_738_p2 = (xor_ln104_636_fu_720_p2 & icmp_ln86_1329_reg_1412_pp0_iter2_reg);

assign and_ln102_1300_fu_859_p2 = (xor_ln104_637_fu_849_p2 & icmp_ln86_1331_reg_1422_pp0_iter3_reg);

assign and_ln102_1301_fu_873_p2 = (xor_ln104_628_reg_1477_pp0_iter3_reg & icmp_ln86_1333_reg_1432_pp0_iter3_reg);

assign and_ln102_1302_fu_979_p2 = (xor_ln104_638_fu_966_p2 & icmp_ln86_1335_reg_1442_pp0_iter4_reg);

assign and_ln102_1303_fu_1068_p2 = (xor_ln104_639_fu_1059_p2 & icmp_ln86_1337_reg_1452_pp0_iter5_reg);

assign and_ln102_1304_fu_1140_p2 = (xor_ln104_640_fu_1135_p2 & icmp_ln86_1339_reg_1462_pp0_iter6_reg);

assign and_ln102_fu_502_p2 = (icmp_ln86_fu_322_p2 & icmp_ln86_1311_fu_328_p2);

assign and_ln104_250_fu_710_p2 = (xor_ln104_reg_1517 & xor_ln104_629_fu_705_p2);

assign and_ln104_251_fu_527_p2 = (xor_ln104_630_fu_522_p2 & and_ln102_reg_1467);

assign and_ln104_252_fu_578_p2 = (xor_ln104_631_fu_573_p2 & and_ln104_reg_1482);

assign and_ln104_253_fu_830_p2 = (xor_ln104_632_fu_825_p2 & and_ln102_1268_reg_1551);

assign and_ln104_254_fu_844_p2 = (xor_ln104_633_fu_839_p2 & and_ln104_250_reg_1557);

assign and_ln104_fu_513_p2 = (xor_ln104_628_fu_508_p2 & icmp_ln86_reg_1298);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1162_p67;

assign icmp_ln86_1311_fu_328_p2 = (($signed(p_read12_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_1312_fu_334_p2 = (($signed(p_read4_int_reg) < $signed(18'd1142)) ? 1'b1 : 1'b0);

assign icmp_ln86_1313_fu_340_p2 = (($signed(p_read8_int_reg) < $signed(18'd261348)) ? 1'b1 : 1'b0);

assign icmp_ln86_1314_fu_346_p2 = (($signed(p_read7_int_reg) < $signed(18'd632)) ? 1'b1 : 1'b0);

assign icmp_ln86_1315_fu_352_p2 = (($signed(p_read11_int_reg) < $signed(18'd1737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1316_fu_358_p2 = (($signed(p_read12_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_1317_fu_364_p2 = (($signed(p_read2_int_reg) < $signed(18'd462)) ? 1'b1 : 1'b0);

assign icmp_ln86_1318_fu_370_p2 = (($signed(p_read4_int_reg) < $signed(18'd261878)) ? 1'b1 : 1'b0);

assign icmp_ln86_1319_fu_376_p2 = (($signed(p_read4_int_reg) < $signed(18'd1511)) ? 1'b1 : 1'b0);

assign icmp_ln86_1320_fu_382_p2 = (($signed(p_read2_int_reg) < $signed(18'd627)) ? 1'b1 : 1'b0);

assign icmp_ln86_1321_fu_388_p2 = (($signed(p_read8_int_reg) < $signed(18'd929)) ? 1'b1 : 1'b0);

assign icmp_ln86_1322_fu_394_p2 = (($signed(p_read3_int_reg) < $signed(18'd1624)) ? 1'b1 : 1'b0);

assign icmp_ln86_1323_fu_400_p2 = (($signed(p_read11_int_reg) < $signed(18'd1370)) ? 1'b1 : 1'b0);

assign icmp_ln86_1324_fu_406_p2 = (($signed(p_read9_int_reg) < $signed(18'd260410)) ? 1'b1 : 1'b0);

assign icmp_ln86_1325_fu_412_p2 = (($signed(p_read11_int_reg) < $signed(18'd262035)) ? 1'b1 : 1'b0);

assign icmp_ln86_1326_fu_418_p2 = (($signed(p_read6_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1327_fu_424_p2 = (($signed(p_read11_int_reg) < $signed(18'd119)) ? 1'b1 : 1'b0);

assign icmp_ln86_1328_fu_430_p2 = (($signed(p_read3_int_reg) < $signed(18'd594)) ? 1'b1 : 1'b0);

assign icmp_ln86_1329_fu_436_p2 = (($signed(p_read6_int_reg) < $signed(18'd40)) ? 1'b1 : 1'b0);

assign icmp_ln86_1330_fu_442_p2 = (($signed(p_read1_int_reg) < $signed(18'd261024)) ? 1'b1 : 1'b0);

assign icmp_ln86_1331_fu_448_p2 = (($signed(p_read4_int_reg) < $signed(18'd262110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1332_fu_454_p2 = (($signed(p_read4_int_reg) < $signed(18'd774)) ? 1'b1 : 1'b0);

assign icmp_ln86_1333_fu_460_p2 = (($signed(p_read5_int_reg) < $signed(18'd527)) ? 1'b1 : 1'b0);

assign icmp_ln86_1334_fu_466_p2 = (($signed(p_read11_int_reg) < $signed(18'd2061)) ? 1'b1 : 1'b0);

assign icmp_ln86_1335_fu_472_p2 = (($signed(p_read10_int_reg) < $signed(18'd1553)) ? 1'b1 : 1'b0);

assign icmp_ln86_1336_fu_478_p2 = (($signed(p_read11_int_reg) < $signed(18'd1468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1337_fu_484_p2 = (($signed(p_read11_int_reg) < $signed(18'd1884)) ? 1'b1 : 1'b0);

assign icmp_ln86_1338_fu_490_p2 = (($signed(p_read4_int_reg) < $signed(18'd2111)) ? 1'b1 : 1'b0);

assign icmp_ln86_1339_fu_496_p2 = (($signed(p_read3_int_reg) < $signed(18'd2066)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_322_p2 = (($signed(p_read11_int_reg) < $signed(18'd1000)) ? 1'b1 : 1'b0);

assign or_ln117_1181_fu_639_p2 = (and_ln102_1283_fu_597_p2 | and_ln102_1269_reg_1488);

assign or_ln117_1182_fu_651_p2 = (and_ln102_1274_reg_1506 | and_ln102_1269_reg_1488);

assign or_ln117_1183_fu_663_p2 = (or_ln117_1182_fu_651_p2 | and_ln102_1284_fu_606_p2);

assign or_ln117_1184_fu_753_p2 = (and_ln102_reg_1467_pp0_iter2_reg | and_ln102_1285_fu_734_p2);

assign or_ln117_1185_fu_696_p2 = (and_ln102_reg_1467_pp0_iter1_reg | and_ln102_1275_fu_588_p2);

assign or_ln117_1186_fu_765_p2 = (or_ln117_1185_reg_1545 | and_ln102_1286_fu_743_p2);

assign or_ln117_1187_fu_777_p2 = (and_ln102_reg_1467_pp0_iter2_reg | and_ln102_1270_reg_1523);

assign or_ln117_1188_fu_789_p2 = (or_ln117_1187_fu_777_p2 | and_ln102_1287_fu_748_p2);

assign or_ln117_1189_fu_803_p2 = (or_ln117_1187_fu_777_p2 | and_ln102_1276_fu_725_p2);

assign or_ln117_1190_fu_882_p2 = (or_ln117_1189_reg_1575 | and_ln102_1288_fu_864_p2);

assign or_ln117_1191_fu_898_p2 = (icmp_ln86_reg_1298_pp0_iter3_reg | and_ln102_1289_fu_869_p2);

assign or_ln117_1192_fu_910_p2 = (icmp_ln86_reg_1298_pp0_iter3_reg | and_ln102_1277_reg_1569);

assign or_ln117_1193_fu_922_p2 = (or_ln117_1192_fu_910_p2 | and_ln102_1290_fu_877_p2);

assign or_ln117_1194_fu_936_p2 = (icmp_ln86_reg_1298_pp0_iter3_reg | and_ln102_1271_reg_1563);

assign or_ln117_1195_fu_994_p2 = (or_ln117_1194_reg_1608 | and_ln102_1291_fu_975_p2);

assign or_ln117_1196_fu_956_p2 = (or_ln117_1194_fu_936_p2 | and_ln102_1278_fu_854_p2);

assign or_ln117_1197_fu_1006_p2 = (or_ln117_1196_reg_1618 | and_ln102_1292_fu_984_p2);

assign or_ln117_1198_fu_962_p2 = (icmp_ln86_reg_1298_pp0_iter3_reg | and_ln102_1268_reg_1551);

assign or_ln117_1199_fu_1026_p2 = (or_ln117_1198_reg_1624 | and_ln102_1293_fu_989_p2);

assign or_ln117_1200_fu_1038_p2 = (or_ln117_1198_reg_1624 | and_ln102_1279_fu_971_p2);

assign or_ln117_1201_fu_1083_p2 = (or_ln117_1200_reg_1632 | and_ln102_1294_fu_1073_p2);

assign or_ln117_1202_fu_1088_p2 = (or_ln117_1198_reg_1624_pp0_iter5_reg | and_ln102_1272_reg_1590_pp0_iter5_reg);

assign or_ln117_1203_fu_1099_p2 = (or_ln117_1202_fu_1088_p2 | and_ln102_1295_fu_1078_p2);

assign or_ln117_1204_fu_1113_p2 = (or_ln117_1202_fu_1088_p2 | and_ln102_1280_fu_1064_p2);

assign or_ln117_1205_fu_1150_p2 = (or_ln117_1204_reg_1642 | and_ln102_1296_fu_1145_p2);

assign or_ln117_fu_558_p2 = (and_ln102_1282_fu_552_p2 | and_ln102_1273_fu_532_p2);

assign select_ln117_1272_fu_628_p3 = ((or_ln117_reg_1512[0:0] == 1'b1) ? select_ln117_fu_621_p3 : 2'd3);

assign select_ln117_1273_fu_644_p3 = ((and_ln102_1269_reg_1488[0:0] == 1'b1) ? zext_ln117_139_fu_635_p1 : 3'd4);

assign select_ln117_1274_fu_655_p3 = ((or_ln117_1181_fu_639_p2[0:0] == 1'b1) ? select_ln117_1273_fu_644_p3 : 3'd5);

assign select_ln117_1275_fu_669_p3 = ((or_ln117_1182_fu_651_p2[0:0] == 1'b1) ? select_ln117_1274_fu_655_p3 : 3'd6);

assign select_ln117_1276_fu_677_p3 = ((or_ln117_1183_fu_663_p2[0:0] == 1'b1) ? select_ln117_1275_fu_669_p3 : 3'd7);

assign select_ln117_1277_fu_689_p3 = ((and_ln102_reg_1467_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_140_fu_685_p1 : 4'd8);

assign select_ln117_1278_fu_758_p3 = ((or_ln117_1184_fu_753_p2[0:0] == 1'b1) ? select_ln117_1277_reg_1540 : 4'd9);

assign select_ln117_1279_fu_770_p3 = ((or_ln117_1185_reg_1545[0:0] == 1'b1) ? select_ln117_1278_fu_758_p3 : 4'd10);

assign select_ln117_1280_fu_781_p3 = ((or_ln117_1186_fu_765_p2[0:0] == 1'b1) ? select_ln117_1279_fu_770_p3 : 4'd11);

assign select_ln117_1281_fu_795_p3 = ((or_ln117_1187_fu_777_p2[0:0] == 1'b1) ? select_ln117_1280_fu_781_p3 : 4'd12);

assign select_ln117_1282_fu_809_p3 = ((or_ln117_1188_fu_789_p2[0:0] == 1'b1) ? select_ln117_1281_fu_795_p3 : 4'd13);

assign select_ln117_1283_fu_817_p3 = ((or_ln117_1189_fu_803_p2[0:0] == 1'b1) ? select_ln117_1282_fu_809_p3 : 4'd14);

assign select_ln117_1284_fu_887_p3 = ((or_ln117_1190_fu_882_p2[0:0] == 1'b1) ? select_ln117_1283_reg_1580 : 4'd15);

assign select_ln117_1285_fu_903_p3 = ((icmp_ln86_reg_1298_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_141_fu_894_p1 : 5'd16);

assign select_ln117_1286_fu_914_p3 = ((or_ln117_1191_fu_898_p2[0:0] == 1'b1) ? select_ln117_1285_fu_903_p3 : 5'd17);

assign select_ln117_1287_fu_928_p3 = ((or_ln117_1192_fu_910_p2[0:0] == 1'b1) ? select_ln117_1286_fu_914_p3 : 5'd18);

assign select_ln117_1288_fu_940_p3 = ((or_ln117_1193_fu_922_p2[0:0] == 1'b1) ? select_ln117_1287_fu_928_p3 : 5'd19);

assign select_ln117_1289_fu_948_p3 = ((or_ln117_1194_fu_936_p2[0:0] == 1'b1) ? select_ln117_1288_fu_940_p3 : 5'd20);

assign select_ln117_1290_fu_999_p3 = ((or_ln117_1195_fu_994_p2[0:0] == 1'b1) ? select_ln117_1289_reg_1613 : 5'd21);

assign select_ln117_1291_fu_1011_p3 = ((or_ln117_1196_reg_1618[0:0] == 1'b1) ? select_ln117_1290_fu_999_p3 : 5'd22);

assign select_ln117_1292_fu_1018_p3 = ((or_ln117_1197_fu_1006_p2[0:0] == 1'b1) ? select_ln117_1291_fu_1011_p3 : 5'd23);

assign select_ln117_1293_fu_1031_p3 = ((or_ln117_1198_reg_1624[0:0] == 1'b1) ? select_ln117_1292_fu_1018_p3 : 5'd24);

assign select_ln117_1294_fu_1043_p3 = ((or_ln117_1199_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1293_fu_1031_p3 : 5'd25);

assign select_ln117_1295_fu_1051_p3 = ((or_ln117_1200_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1294_fu_1043_p3 : 5'd26);

assign select_ln117_1296_fu_1092_p3 = ((or_ln117_1201_fu_1083_p2[0:0] == 1'b1) ? select_ln117_1295_reg_1637 : 5'd27);

assign select_ln117_1297_fu_1105_p3 = ((or_ln117_1202_fu_1088_p2[0:0] == 1'b1) ? select_ln117_1296_fu_1092_p3 : 5'd28);

assign select_ln117_1298_fu_1119_p3 = ((or_ln117_1203_fu_1099_p2[0:0] == 1'b1) ? select_ln117_1297_fu_1105_p3 : 5'd29);

assign select_ln117_1299_fu_1127_p3 = ((or_ln117_1204_fu_1113_p2[0:0] == 1'b1) ? select_ln117_1298_fu_1119_p3 : 5'd30);

assign select_ln117_fu_621_p3 = ((and_ln102_1273_reg_1500[0:0] == 1'b1) ? zext_ln117_fu_617_p1 : 2'd2);

assign xor_ln104_628_fu_508_p2 = (icmp_ln86_1311_reg_1309 ^ 1'd1);

assign xor_ln104_629_fu_705_p2 = (icmp_ln86_1312_reg_1315_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_630_fu_522_p2 = (icmp_ln86_1313_reg_1321 ^ 1'd1);

assign xor_ln104_631_fu_573_p2 = (icmp_ln86_1314_reg_1327_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_632_fu_825_p2 = (icmp_ln86_1315_reg_1333_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_633_fu_839_p2 = (icmp_ln86_1316_reg_1339_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_634_fu_537_p2 = (icmp_ln86_1317_reg_1345 ^ 1'd1);

assign xor_ln104_635_fu_583_p2 = (icmp_ln86_1318_reg_1351_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_636_fu_720_p2 = (icmp_ln86_1319_reg_1357_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_637_fu_849_p2 = (icmp_ln86_1320_reg_1363_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_638_fu_966_p2 = (icmp_ln86_1321_reg_1369_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_639_fu_1059_p2 = (icmp_ln86_1322_reg_1375_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_640_fu_1135_p2 = (icmp_ln86_1323_reg_1381_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_564_p2 = (icmp_ln86_reg_1298_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_611_p2 = (1'd1 ^ and_ln102_1281_fu_593_p2);

assign zext_ln117_139_fu_635_p1 = select_ln117_1272_fu_628_p3;

assign zext_ln117_140_fu_685_p1 = select_ln117_1276_fu_677_p3;

assign zext_ln117_141_fu_894_p1 = select_ln117_1284_fu_887_p3;

assign zext_ln117_fu_617_p1 = xor_ln117_fu_611_p2;

endmodule //conifer_jettag_accelerator_decision_function_46
