// Seed: 280849198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output tri1  id_5,
    output wire  id_6,
    input  tri   id_7,
    input  uwire id_8,
    output tri   id_9,
    inout  wor   id_10,
    input  uwire id_11,
    output uwire id_12,
    input  wire  id_13
);
  wire id_15;
  module_0(
      id_15, id_15, id_15, id_15
  );
endmodule
