
---------- Begin Simulation Statistics ----------
final_tick                               1513584931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240928                       # Simulator instruction rate (inst/s)
host_mem_usage                                4543656                       # Number of bytes of host memory used
host_op_rate                                   408304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5810.20                       # Real time elapsed on the host
host_tick_rate                               63035662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.366250                       # Number of seconds simulated
sim_ticks                                366249742500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2328817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4657087                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11037018                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117793059                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38507510                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     64524898                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26017388                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     125281322                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2642931                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6160547                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       362314791                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      314736218                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11037626                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34386612                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    425416887                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    669302090                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.883593                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.010350                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    491298912     73.40%     73.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69544949     10.39%     83.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22660568      3.39%     87.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26450952      3.95%     91.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13475383      2.01%     93.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4499215      0.67%     93.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3217521      0.48%     94.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3767978      0.56%     94.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34386612      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    669302090                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.093827                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.093827                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    488395756                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1179775608                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       67173883                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       135094515                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11072256                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30719015                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147595914                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1981804                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45053050                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              516583                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         125281322                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83439927                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           630817119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2526776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            772705074                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          625                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         8456                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22144512                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171033                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90556934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41150441                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.054888                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    732455436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.754655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.080549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      526783607     71.92%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11955833      1.63%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15239479      2.08%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11667141      1.59%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10141461      1.38%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18228478      2.49%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10860773      1.48%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9732002      1.33%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117846662     16.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    732455436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          280420                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          79112                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 44049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13256361                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       74021363                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.156566                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195912650                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45046716                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     193598990                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    182110827                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       964622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65272551                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1016687031                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150865934                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     26999320                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    847184027                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1174982                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     52110130                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11072256                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     54259314                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1082522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     14028723                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        43914                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53927                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     78083438                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30482435                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        43914                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11925036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1331325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       956933065                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           826987628                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664384                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       635771340                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.128994                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            832752058                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1295934768                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     710192625                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.477594                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.477594                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3054608      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    665199123     76.09%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          373      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          155      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6540      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           48      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104951      0.01%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40041      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158293969     18.11%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47326110      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           68      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157284      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    874183347                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        309107                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       621772                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       242588                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       965680                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9443391                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010803                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7435370     78.74%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1934262     20.48%     99.22% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        73698      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            4      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           52      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    880263023                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2491963794                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    826745040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1441059127                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1016686801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       874183347                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    425296614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2320045                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    614517254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    732455436                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.193497                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.991002                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    468725177     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     62276532      8.50%     72.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     52266376      7.14%     79.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     38002075      5.19%     84.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36001990      4.92%     89.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29670125      4.05%     93.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24652403      3.37%     97.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13791229      1.88%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7069529      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    732455436                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.193425                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83440668                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 805                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30826916                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18020493                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    182110827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65272551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     362157857                       # number of misc regfile reads
system.switch_cpus_1.numCycles              732499485                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     326944353                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     48000585                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83357379                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     27622317                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4825629                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2852961626                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1122212978                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1363652789                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146971031                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     82453322                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11072256                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    164110007                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      619712651                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2402251                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1821736938                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          400                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       143828903                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1651720207                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2097608522                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5768537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       185603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11337282                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         185603                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5002307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       771585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9917656                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         771585                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1729166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       695629                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1633054                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq            599104                       # Transaction distribution
system.membus.trans_dist::ReadExResp           599104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1729166                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      6985357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      6985357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6985357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    193529536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    193529536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193529536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2328404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2328404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2328404                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8148296500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12703548250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1513584931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4633261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          641                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5205079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199787                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           935486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          935486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4633262                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17103892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17105816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    428989120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429071168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1553942                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50055680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7322477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7136871     97.47%     97.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 185606      2.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7322477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6804131000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8452052500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            961999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           56                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653339                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653395                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           56                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653339                       # number of overall hits
system.l2.overall_hits::total                  653395                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          586                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4914767                       # number of demand (read+write) misses
system.l2.demand_misses::total                4915353                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          586                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4914767                       # number of overall misses
system.l2.overall_misses::total               4915353                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     59369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 319357816500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     319417185500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     59369000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 319357816500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    319417185500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5568106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5568748                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5568106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5568748                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.912773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882668                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.912773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882668                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101312.286689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 64979.238385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 64983.569949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101312.286689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 64979.238385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 64983.569949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782072                       # number of writebacks
system.l2.writebacks::total                    782072                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4914767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4915353                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4914767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4915353                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     53519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 270210146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 270263665500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     53519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 270210146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 270263665500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.912773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.912773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91329.351536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 54979.238385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54983.571984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91329.351536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 54979.238385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54983.571984                       # average overall mshr miss latency
system.l2.replacements                         782501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134849                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134849                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          641                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              641                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          641                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          641                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4132898                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4132898                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112881                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112881                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86906                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86906                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.434993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.434993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86906                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86906                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1437725000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1437725000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.434993                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.434993                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16543.449244                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16543.449244                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695434                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  65421042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   65421042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       935486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            935486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94072.251285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94072.251285                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  58466702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  58466702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84072.251285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84072.251285                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4219333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4219919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     59369000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 253936774500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 253996143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4632620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4633262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.912773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101312.286689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 60184.103625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60189.814899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4219333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4219919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     53519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 211743444500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 211796963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.912773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91329.351536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 50184.103625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 50189.817269                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.956729                       # Cycle average of tags in use
system.l2.tags.total_refs                     2207245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936892                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4069.956729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2098                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          886                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91833746                       # Number of tag accesses
system.l2.tags.data_accesses                 91833746                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2587082                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2587082                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2587082                       # number of overall hits
system.l3.overall_hits::total                 2587082                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          585                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      2327685                       # number of demand (read+write) misses
system.l3.demand_misses::total                2328270                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          585                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      2327685                       # number of overall misses
system.l3.overall_misses::total               2328270                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49985000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 208216760500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     208266745500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49985000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 208216760500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    208266745500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          585                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4914767                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4915352                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          585                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4914767                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4915352                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.473610                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.473673                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.473610                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.473673                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85444.444444                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89452.292943                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89451.285933                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85444.444444                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89452.292943                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89451.285933                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              695629                       # number of writebacks
system.l3.writebacks::total                    695629                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          585                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      2327685                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2328270                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          585                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      2327685                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2328270                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     44135000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 184939910001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 184984045001                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     44135000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 184939910001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 184984045001                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.473610                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.473673                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.473610                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.473673                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75444.444444                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79452.292729                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79451.285719                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75444.444444                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79452.292729                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79451.285719                       # average overall mshr miss latency
system.l3.replacements                        2965085                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782071                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782071                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782071                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782071                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       135135                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        135135                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86772                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86772                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          134                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                134                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86906                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86906                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001542                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001542                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      2559500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      2559500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001542                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001542                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19100.746269                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19100.746269                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        96330                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 96330                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       599104                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              599104                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  53086932500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   53086932500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.861482                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.861482                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88610.545915                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88610.545915                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       599104                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         599104                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  47095892500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  47095892500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.861482                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.861482                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 78610.545915                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 78610.545915                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2490752                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2490752                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          585                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      1728581                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          1729166                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49985000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 155129828000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 155179813000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          585                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4219333                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4219918                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.409681                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.409763                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85444.444444                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89744.031665                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 89742.577057                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          585                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1728581                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      1729166                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     44135000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 137844017501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 137888152501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.409681                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.409763                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75444.444444                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79744.031377                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 79742.576769                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l3.tags.total_refs                     9818170                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2973277                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.302138                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1224.209736                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    16.090355                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     6.098358                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  6945.601551                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.149440                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001964                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000744                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.847852                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1451                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3439                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2992                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 161647581                       # Number of tag accesses
system.l3.tags.data_accesses                161647581                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4219918                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1477700                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6402783                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86906                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86906                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695434                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695434                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4219918                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14919914                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364635072                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         2965085                       # Total snoops (count)
system.tol3bus.snoopTraffic                  44520256                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7967343                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.096843                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.295744                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7195758     90.32%     90.32% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 771585      9.68%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7967343                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5740899000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7416481000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    148971840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149009280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44520256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44520256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2327685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2328270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       695629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             695629                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       102225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    406749337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             406851562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       102225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           102225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121557098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121557098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121557098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       102225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    406749337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528408661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    695629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2326187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030027374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5286117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             655429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2328270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     695629                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2328270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   695629                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            145491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            149162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            146099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            142778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           145607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           147138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           142384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           147204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           149545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             44275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            44235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43559                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45177221250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11633860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             88804196250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19416.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38166.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   985837                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  211106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2328270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               695629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1829144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  337586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  124120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  42652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1825432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.965054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.870953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.512214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1398544     76.61%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       308763     16.91%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48561      2.66%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21645      1.19%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14456      0.79%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8030      0.44%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5548      0.30%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4135      0.23%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15750      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1825432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.563681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.356254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        41114     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           15      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.870677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.179267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24326     59.14%     59.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1346      3.27%     62.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10971     26.67%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4000      9.72%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              391      0.95%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148913408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44518656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149009280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44520256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       406.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    406.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  366253907500                       # Total gap between requests
system.mem_ctrls.avgGap                     121119.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    148875968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44518656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 102225.327844428451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 406487570.431534171104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121552729.828881725669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2327685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       695629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19997750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  88784198500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8740086640250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34184.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38142.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12564293.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6434346660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3419936355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8316493500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1807017840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28911436320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     133943132640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27845684160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       210678047475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.230568                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  71194225500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12229880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 282825637000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6599244960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3507578085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8296658580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1824035040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28911436320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     136045307460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26075431680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       211259692125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.818678                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  66572184500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12229880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 287447678000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83438802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1509049418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83438802                       # number of overall hits
system.cpu.icache.overall_hits::total      1509049418                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1125                       # number of overall misses
system.cpu.icache.overall_misses::total          3179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     91151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     91151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83439927                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1509052597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83439927                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1509052597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 81023.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28672.853098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 81023.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28672.853098                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2183                       # number of writebacks
system.cpu.icache.writebacks::total              2183                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          483                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          483                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          483                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          483                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60938000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60938000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94919.003115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94919.003115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94919.003115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94919.003115                       # average overall mshr miss latency
system.cpu.icache.replacements                   2183                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83438802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1509049418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     91151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83439927                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1509052597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 81023.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28672.853098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94919.003115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94919.003115                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.366535                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1509052113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          559945.125417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.995230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    28.371305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.943350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.055413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6036213083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6036213083                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159663212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599248476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159663212                       # number of overall hits
system.cpu.dcache.overall_hits::total       599248476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8570876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24261145                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8570876                       # number of overall misses
system.cpu.dcache.overall_misses::total      24261145                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32822888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 506177331259                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 539000219259                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32822888000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 506177331259                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 539000219259                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168234088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623509621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168234088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623509621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55200.885289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 59057.829242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22216.602690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55200.885289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 59057.829242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22216.602690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39108218                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1212103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.264765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763158                       # number of writebacks
system.cpu.dcache.writebacks::total           5763158                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2803003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2803003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2803003                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2803003                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5767873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6362481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5767873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6362481                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32228280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 338198171759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 370426451759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  32228280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 338198171759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 370426451759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010204                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010204                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54200.885289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 58634.815947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58220.441328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54200.885289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 58634.815947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58220.441328                       # average overall mshr miss latency
system.cpu.dcache.replacements               19762388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126002123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454863811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7435603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18497540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  23126000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 432141211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 455267211500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133437726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473361351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51219.923854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 58117.843435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24612.311232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2802980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2802980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4632623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5084127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22674496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 265297362000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 287971858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50219.923854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 57267.203051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56641.358192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9696887500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  74036120259                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  83733007759                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67761.121282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 65214.375977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14527.887973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9553783500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  72900809759                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82454593259                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66761.121282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 64215.643919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64500.594717                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996116                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620881687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19762900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.416527                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   347.190042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    40.921341                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   123.884733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.678106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.079924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.241962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513801384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513801384                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1513584931000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 487474142500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
