// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ExampleGpcSystem(
  input         io_aggregator_5_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_5_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_4_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_4_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_3_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_3_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_2_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_2_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_1_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_1_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_0_clock,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                io_aggregator_0_reset,	// src/main/scala/subsystem/BaseSubsystem.scala:57:18
                resetctrl_hartIsInReset_0,	// src/main/scala/devices/debug/Periphery.scala:113:25
                debug_clock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_reset,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_clockeddmi_dmi_req_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [6:0]  debug_clockeddmi_dmi_req_bits_addr,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [31:0] debug_clockeddmi_dmi_req_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [1:0]  debug_clockeddmi_dmi_req_bits_op,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input         debug_clockeddmi_dmi_resp_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_clockeddmi_dmiClock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_clockeddmi_dmiReset,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_dmactiveAck,	// src/main/scala/devices/debug/Periphery.scala:122:19
                mem_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mem_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mem_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mem_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [63:0] mem_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mem_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mmio_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mmio_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mmio_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [63:0] mmio_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mmio_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                l2_frontend_bus_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] l2_frontend_bus_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  l2_frontend_bus_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [63:0] l2_frontend_bus_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] l2_frontend_bus_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  l2_frontend_bus_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  interrupts,	// src/main/scala/subsystem/InterruptBus.scala:75:22
  output        debug_clockeddmi_dmi_req_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_clockeddmi_dmi_resp_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [31:0] debug_clockeddmi_dmi_resp_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [1:0]  debug_clockeddmi_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output        debug_ndreset,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_dmactive,	// src/main/scala/devices/debug/Periphery.scala:122:19
                mem_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0] mem_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mem_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0] mem_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0] mem_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mem_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0] mmio_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mmio_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0] mmio_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0] mmio_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mmio_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                l2_frontend_bus_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]  l2_frontend_bus_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  l2_frontend_bus_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]  l2_frontend_bus_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [63:0] l2_frontend_bus_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  l2_frontend_bus_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_r_bits_last	// src/main/scala/diplomacy/Nodes.scala:1649:17
);

  wire        tileCeaseSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tileWFISinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tileHaltSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  memAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  memAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  memAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  memAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] memAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  memAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] memAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  memAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  memAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  memAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  memAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] memAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        domainIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        domainIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        l2FrontendAXI4NodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  l2FrontendAXI4NodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] l2FrontendAXI4NodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  l2FrontendAXI4NodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mmioAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  mmioAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mmioAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  mmioAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0] mmioAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  mmioAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] mmioAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mmioAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  mmioAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mmioAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  mmioAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0] mmioAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] fbus_bus_xingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_bus_xingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  fbus_bus_xingOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  fbus_bus_xingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  fbus_bus_xingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  fbus_bus_xingOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  fbus_bus_xingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_bus_xingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_bus_xingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] fbus_fbus_xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  fbus_fbus_xbar_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  fbus_fbus_xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  fbus_fbus_xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  fbus_fbus_xbar_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  fbus_fbus_xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] fbus_fbus_xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  fbus_fbus_xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] fbus_fbus_xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  fbus_fbus_xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  fbus_fbus_xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  fbus_fbus_xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  fbus_fbus_xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_clock_groups_nodeOut_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_clock_groups_nodeOut_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        aggregator_nodeOut_member_sbus_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        _bootrom_domain_auto_bootrom_in_a_ready;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _bootrom_domain_auto_bootrom_in_d_valid;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [1:0]  _bootrom_domain_auto_bootrom_in_d_bits_size;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [10:0] _bootrom_domain_auto_bootrom_in_d_bits_source;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [63:0] _bootrom_domain_auto_bootrom_in_d_bits_data;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _tlDM_auto_dmInner_dmInner_tl_in_a_ready;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire        _tlDM_auto_dmInner_dmInner_tl_in_d_valid;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [2:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [1:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_size;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [10:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_source;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [63:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_data;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire        _domain_auto_plic_in_a_ready;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _domain_auto_plic_in_d_valid;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [2:0]  _domain_auto_plic_in_d_bits_opcode;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [1:0]  _domain_auto_plic_in_d_bits_size;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [10:0] _domain_auto_plic_in_d_bits_source;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [63:0] _domain_auto_plic_in_d_bits_data;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _domain_auto_int_in_clock_xing_out_1_sync_0;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _domain_auto_int_in_clock_xing_out_0_sync_0;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_auto_clint_in_a_ready;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_auto_clint_in_d_valid;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [2:0]  _clint_domain_auto_clint_in_d_bits_opcode;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [1:0]  _clint_domain_auto_clint_in_d_bits_size;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [10:0] _clint_domain_auto_clint_in_d_bits_source;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire [63:0] _clint_domain_auto_clint_in_d_bits_data;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_0;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_1;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_clock;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _clint_domain_reset;	// src/main/scala/tilelink/BusWrapper.scala:76:28
  wire        _tileHartIdNexusNode_auto_out;	// src/main/scala/subsystem/HasTiles.scala:72:39
  wire        _tile_prci_domain_auto_intsink_out_2_0;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_intsink_out_1_0;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_intsink_out_0_0;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [5:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [5:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:160:38
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [8:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [31:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire
    _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [7:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [63:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_a_ready;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_b_valid;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_in_b_bits_param;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [31:0] _coh_wrapper_auto_coherent_jbar_in_b_bits_address;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_c_ready;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_d_valid;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_param;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_size;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [6:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_source;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_sink;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_d_bits_denied;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire [63:0] _coh_wrapper_auto_coherent_jbar_in_d_bits_data;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_clock;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_reset;	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
  wire        _mbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _mbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [8:0]  _mbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _mbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [63:0] _mbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _mbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [10:0] _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [16:0] _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_debug_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [10:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [11:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_debug_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_plic_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [10:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [27:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_plic_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_clint_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [10:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [25:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_coupler_to_clint_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_3_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_3_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_1_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_1_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_fixedClockNode_out_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_cbus_clock_groups_out_member_pbus_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_cbus_clock_groups_out_member_pbus_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _cbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _cbus_auto_bus_xing_in_d_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [3:0]  _cbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [6:0]  _cbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_bus_xing_in_d_bits_sink;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _cbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _cbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0] _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [5:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0] _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [6:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [6:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [6:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [27:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_fixedClockNode_out_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_fixedClockNode_out_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_2_member_coh_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_2_member_coh_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_2_member_coh_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_2_member_coh_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_0_member_cbus_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_0_member_cbus_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_0_member_cbus_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _sbus_auto_sbus_clock_groups_out_0_member_cbus_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _ibus_intsink_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:80:29
  wire        _ibus_intsink_auto_out_1;	// src/main/scala/interrupts/Crossing.scala:80:29
  wire        _ibus_int_bus_auto_int_out_0;	// src/main/scala/subsystem/InterruptBus.scala:14:27
  wire        _ibus_int_bus_auto_int_out_1;	// src/main/scala/subsystem/InterruptBus.scala:14:27
  wire        sourceOut_member_aggregator_5_clock = io_aggregator_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_5_reset = io_aggregator_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_4_clock = io_aggregator_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_4_reset = io_aggregator_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_3_clock = io_aggregator_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_3_reset = io_aggregator_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_2_clock = io_aggregator_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_2_reset = io_aggregator_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_1_clock = io_aggregator_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_1_reset = io_aggregator_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_0_clock = io_aggregator_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        sourceOut_member_aggregator_0_reset = io_aggregator_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        memAXI4NodeIn_aw_ready = mem_axi4_0_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_w_ready = mem_axi4_0_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_b_valid = mem_axi4_0_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_b_bits_id = mem_axi4_0_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  memAXI4NodeIn_b_bits_resp = mem_axi4_0_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_ar_ready = mem_axi4_0_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_r_valid = mem_axi4_0_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  memAXI4NodeIn_r_bits_id = mem_axi4_0_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] memAXI4NodeIn_r_bits_data = mem_axi4_0_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  memAXI4NodeIn_r_bits_resp = mem_axi4_0_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        memAXI4NodeIn_r_bits_last = mem_axi4_0_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_aw_ready = mmio_axi4_0_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_w_ready = mmio_axi4_0_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_b_valid = mmio_axi4_0_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_b_bits_id = mmio_axi4_0_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  mmioAXI4NodeIn_b_bits_resp = mmio_axi4_0_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_ar_ready = mmio_axi4_0_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_r_valid = mmio_axi4_0_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  mmioAXI4NodeIn_r_bits_id = mmio_axi4_0_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] mmioAXI4NodeIn_r_bits_data = mmio_axi4_0_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  mmioAXI4NodeIn_r_bits_resp = mmio_axi4_0_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mmioAXI4NodeIn_r_bits_last = mmio_axi4_0_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        l2FrontendAXI4NodeOut_aw_valid = l2_frontend_bus_axi4_0_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_aw_bits_id = l2_frontend_bus_axi4_0_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] l2FrontendAXI4NodeOut_aw_bits_addr = l2_frontend_bus_axi4_0_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_aw_bits_len = l2_frontend_bus_axi4_0_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  l2FrontendAXI4NodeOut_aw_bits_size = l2_frontend_bus_axi4_0_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  l2FrontendAXI4NodeOut_aw_bits_burst = l2_frontend_bus_axi4_0_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_aw_bits_lock = l2_frontend_bus_axi4_0_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  l2FrontendAXI4NodeOut_aw_bits_cache = l2_frontend_bus_axi4_0_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  l2FrontendAXI4NodeOut_aw_bits_prot = l2_frontend_bus_axi4_0_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  l2FrontendAXI4NodeOut_aw_bits_qos = l2_frontend_bus_axi4_0_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_w_valid = l2_frontend_bus_axi4_0_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] l2FrontendAXI4NodeOut_w_bits_data = l2_frontend_bus_axi4_0_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_w_bits_strb = l2_frontend_bus_axi4_0_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_w_bits_last = l2_frontend_bus_axi4_0_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_b_ready = l2_frontend_bus_axi4_0_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_ar_valid = l2_frontend_bus_axi4_0_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_ar_bits_id = l2_frontend_bus_axi4_0_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] l2FrontendAXI4NodeOut_ar_bits_addr = l2_frontend_bus_axi4_0_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  l2FrontendAXI4NodeOut_ar_bits_len = l2_frontend_bus_axi4_0_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  l2FrontendAXI4NodeOut_ar_bits_size = l2_frontend_bus_axi4_0_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  l2FrontendAXI4NodeOut_ar_bits_burst = l2_frontend_bus_axi4_0_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_ar_bits_lock = l2_frontend_bus_axi4_0_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  l2FrontendAXI4NodeOut_ar_bits_cache = l2_frontend_bus_axi4_0_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  l2FrontendAXI4NodeOut_ar_bits_prot = l2_frontend_bus_axi4_0_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  l2FrontendAXI4NodeOut_ar_bits_qos = l2_frontend_bus_axi4_0_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        l2FrontendAXI4NodeOut_r_ready = l2_frontend_bus_axi4_0_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:303:107
  wire        fbus_fbus_xbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        fbus_fbus_xbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        fbus_fbus_xbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        fbus_fbus_xbar_requestEIO_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        fbus_fbus_xbar_beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        aggregator_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        aggregator_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        fbus_fbus_clock_groups_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        fbus_fbus_clock_groups_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        fbus_clockGroup_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        fbus_clockGroup_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        fbus_fixedClockNode_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        fbus_fixedClockNode_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        fbus_broadcast_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        fbus_broadcast_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        broadcast_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        broadcast_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        nexus_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        nexus_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        nexus_nodeIn_insns_0_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeIn_insns_0_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeIn_insns_0_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeIn_insns_1_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeIn_insns_1_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeIn_insns_1_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_nodeOut_insns_0_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut_insns_0_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut_insns_0_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut_insns_1_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut_insns_1_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_nodeOut_insns_1_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_1_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire        nexus_1_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire        nexus_1_nodeIn_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_1_nodeIn_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nexus_1_nodeOut_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nexus_1_nodeOut_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        traceCoreNodesIn_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceCoreNodesIn_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_0_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_0_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_0_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_1_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_1_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        traceNodesIn_insns_1_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  fbus_fbus_xbar_portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  fbus_fbus_xbar_portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  fbus_fbus_xbar_portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  nexus_nodeIn_insns_0_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  nexus_nodeIn_insns_1_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  nexus_nodeOut_insns_0_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  nexus_nodeOut_insns_1_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  traceNodesIn_insns_0_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  traceNodesIn_insns_1_priv = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  fbus_fbus_xbar_beatsBO_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [8:0]  fbus_fbus_xbar_beatsBO_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]  fbus_fbus_xbar_beatsCI_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [8:0]  fbus_fbus_xbar_beatsCI_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [7:0]  fbus_fbus_xbar_portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  fbus_fbus_xbar_requestEIO_uncommonBits = 2'h0;	// src/main/scala/devices/debug/Periphery.scala:85:26, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/MemoryBus.scala:25:26, src/main/scala/subsystem/PeripheryBus.scala:31:26, src/main/scala/tilelink/BusWrapper.scala:76:28, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  fbus_fbus_xbar_portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/devices/debug/Periphery.scala:85:26, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/MemoryBus.scala:25:26, src/main/scala/subsystem/PeripheryBus.scala:31:26, src/main/scala/tilelink/BusWrapper.scala:76:28, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  fbus_fbus_xbar_portsEOI_filtered_0_bits_sink = 2'h0;	// src/main/scala/devices/debug/Periphery.scala:85:26, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/MemoryBus.scala:25:26, src/main/scala/subsystem/PeripheryBus.scala:31:26, src/main/scala/tilelink/BusWrapper.scala:76:28, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_requestBOI_uncommonBits = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_portsBIO_filtered_0_bits_size = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_portsBIO_filtered_0_bits_source = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_portsCOI_filtered_0_bits_size = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_portsCOI_filtered_0_bits_source = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  nexus_1_nodeIn_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  nexus_1_nodeIn_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  nexus_1_nodeOut_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  nexus_1_nodeOut_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  traceCoreNodesIn_group_0_itype = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  traceCoreNodesIn_priv = 4'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] fbus_fbus_xbar_portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] fbus_fbus_xbar_portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_nodeIn_insns_0_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_nodeIn_insns_1_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_nodeOut_insns_0_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_nodeOut_insns_1_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeIn_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeIn_tval = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeIn_cause = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeOut_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeOut_tval = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] nexus_1_nodeOut_cause = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreNodesIn_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreNodesIn_tval = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceCoreNodesIn_cause = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceNodesIn_insns_0_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] traceNodesIn_insns_1_insn = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/tilelink/Xbar.scala:348:24
  wire [39:0] nexus_nodeIn_insns_0_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeIn_insns_0_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeIn_insns_1_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeIn_insns_1_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeOut_insns_0_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeOut_insns_0_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeOut_insns_1_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] nexus_nodeOut_insns_1_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] traceNodesIn_insns_0_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] traceNodesIn_insns_0_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] traceNodesIn_insns_1_iaddr = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [39:0] traceNodesIn_insns_1_tval = 40'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [63:0] fbus_fbus_xbar_portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] fbus_fbus_xbar_portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeIn_insns_0_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeIn_insns_1_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeIn_time = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeOut_insns_0_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeOut_insns_1_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] nexus_nodeOut_time = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] traceNodesIn_insns_0_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] traceNodesIn_insns_1_cause = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] traceNodesIn_time = 64'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/HasTiles.scala:160:38, src/main/scala/subsystem/SystemBus.scala:24:26, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] broadcast_nodeIn = 32'h10000;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [31:0] broadcast_nodeOut = 32'h10000;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire [31:0] bootROMResetVectorSourceNodeOut = 32'h10000;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:160:38
  wire        ibus_clockNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_clockNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_childClock = ibus_clockNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:412:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_childReset = ibus_clockNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:414:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_int_in_xingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_int_in_xingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_int_in_xingOut_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ibus_int_in_xingOut_sync_0 = ibus_int_in_xingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        ibus_int_in_xingOut_1_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ibus_int_in_xingOut_sync_1 = ibus_int_in_xingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        ibus_int_in_xingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_int_in_xingIn_sync_0 = ibus_int_in_xingOut_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        ibus_int_in_xingIn_1_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_int_in_xingIn_sync_1 = ibus_int_in_xingOut_1_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign ibus_int_in_xingOut_1_sync_0 = ibus_int_in_xingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign ibus_int_in_xingOut_1_sync_1 = ibus_int_in_xingIn_1_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        ibus_with_no_nameIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        ibus_with_no_nameIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        extInterruptsOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ibus_with_no_nameOut_0 = ibus_with_no_nameIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        extInterruptsOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        ibus_with_no_nameOut_1 = ibus_with_no_nameIn_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        aggregator_nodeIn_member_aggregator_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_5_clock =
    aggregator_nodeOut_member_sbus_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_5_reset =
    aggregator_nodeOut_member_sbus_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_4_clock =
    aggregator_nodeOut_member_sbus_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_4_reset =
    aggregator_nodeOut_member_sbus_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_3_clock =
    aggregator_nodeOut_member_sbus_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_3_reset =
    aggregator_nodeOut_member_sbus_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_2_clock =
    aggregator_nodeOut_member_sbus_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_2_reset =
    aggregator_nodeOut_member_sbus_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_1_clock =
    aggregator_nodeOut_member_sbus_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_1_reset =
    aggregator_nodeOut_member_sbus_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        aggregator_nodeIn_member_aggregator_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        allClockGroupsNodeIn_member_sbus_0_clock =
    aggregator_nodeOut_member_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeIn_member_sbus_0_reset =
    aggregator_nodeOut_member_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_5_clock =
    aggregator_nodeIn_member_aggregator_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_5_reset =
    aggregator_nodeIn_member_aggregator_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_4_clock =
    aggregator_nodeIn_member_aggregator_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_4_reset =
    aggregator_nodeIn_member_aggregator_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_3_clock =
    aggregator_nodeIn_member_aggregator_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_3_reset =
    aggregator_nodeIn_member_aggregator_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_2_clock =
    aggregator_nodeIn_member_aggregator_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_2_reset =
    aggregator_nodeIn_member_aggregator_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_1_clock =
    aggregator_nodeIn_member_aggregator_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_1_reset =
    aggregator_nodeIn_member_aggregator_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_0_clock =
    aggregator_nodeIn_member_aggregator_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeOut_member_sbus_0_reset =
    aggregator_nodeIn_member_aggregator_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_clockSinkNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_clockSinkNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_clock_groups_nodeIn_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_fbus_clock_groups_nodeIn_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_clockGroup_nodeIn_member_sbus_0_clock =
    fbus_fbus_clock_groups_nodeOut_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_clockGroup_nodeIn_member_sbus_0_reset =
    fbus_fbus_clock_groups_nodeOut_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_fbus_clock_groups_nodeOut_member_pbus_0_clock =
    fbus_fbus_clock_groups_nodeIn_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_fbus_clock_groups_nodeOut_member_pbus_0_reset =
    fbus_fbus_clock_groups_nodeIn_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_fixedClockNode_nodeIn_clock = fbus_clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_fixedClockNode_nodeIn_reset = fbus_clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_clockGroup_nodeOut_clock = fbus_clockGroup_nodeIn_member_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_clockGroup_nodeOut_reset = fbus_clockGroup_nodeIn_member_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_clockSinkNodeIn_clock = fbus_fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_clockSinkNodeIn_reset = fbus_fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_fixedClockNode_nodeOut_clock = fbus_fixedClockNode_nodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fbus_fixedClockNode_nodeOut_reset = fbus_fixedClockNode_nodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_fbus_xbar_out_0_a_ready = fbus_fbus_xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  fbus_fbus_xbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  fbus_fbus_xbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] fbus_fbus_xbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  fbus_fbus_xbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] fbus_fbus_xbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_d_valid = fbus_fbus_xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  fbus_fbus_xbar_out_0_d_bits_opcode = fbus_fbus_xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  fbus_fbus_xbar_out_0_d_bits_param = fbus_fbus_xbar_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar_out_0_d_bits_size = fbus_fbus_xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar__requestDOI_uncommonBits_T =
    fbus_fbus_xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  fbus_fbus_xbar_out_0_d_bits_sink = fbus_fbus_xbar_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_out_0_d_bits_denied = fbus_fbus_xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] fbus_fbus_xbar_out_0_d_bits_data = fbus_fbus_xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_out_0_d_bits_corrupt = fbus_fbus_xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_in_0_a_valid = fbus_fbus_xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  fbus_fbus_xbar_in_0_a_bits_opcode = fbus_fbus_xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  fbus_fbus_xbar_in_0_a_bits_param = fbus_fbus_xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_in_0_a_bits_size = fbus_fbus_xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_in_0_a_bits_source = fbus_fbus_xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] fbus_fbus_xbar__requestAIO_T = fbus_fbus_xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  fbus_fbus_xbar_in_0_a_bits_mask = fbus_fbus_xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] fbus_fbus_xbar_in_0_a_bits_data = fbus_fbus_xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_a_bits_corrupt = fbus_fbus_xbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_d_ready = fbus_fbus_xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  fbus_fbus_xbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  fbus_fbus_xbar_in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  fbus_fbus_xbar_in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] fbus_fbus_xbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_nodeIn_a_ready = fbus_fbus_xbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_portsAOI_filtered_0_valid = fbus_fbus_xbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  fbus_fbus_xbar_portsAOI_filtered_0_bits_opcode =
    fbus_fbus_xbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  fbus_fbus_xbar_portsAOI_filtered_0_bits_param =
    fbus_fbus_xbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  fbus_fbus_xbar_portsAOI_filtered_0_bits_size =
    fbus_fbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]  fbus_fbus_xbar_portsAOI_filtered_0_bits_source =
    fbus_fbus_xbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] fbus_fbus_xbar_portsAOI_filtered_0_bits_address =
    fbus_fbus_xbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  fbus_fbus_xbar_portsAOI_filtered_0_bits_mask =
    fbus_fbus_xbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] fbus_fbus_xbar_portsAOI_filtered_0_bits_data =
    fbus_fbus_xbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        fbus_fbus_xbar_portsAOI_filtered_0_bits_corrupt =
    fbus_fbus_xbar_in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        fbus_fbus_xbar_portsDIO_filtered_0_ready = fbus_fbus_xbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        fbus_fbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_nodeIn_d_valid = fbus_fbus_xbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  fbus_fbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  fbus_fbus_xbar_nodeIn_d_bits_opcode = fbus_fbus_xbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  fbus_fbus_xbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  fbus_fbus_xbar_nodeIn_d_bits_param = fbus_fbus_xbar_in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_nodeIn_d_bits_size = fbus_fbus_xbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  fbus_fbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  fbus_fbus_xbar_nodeIn_d_bits_source = fbus_fbus_xbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  fbus_fbus_xbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  fbus_fbus_xbar_nodeIn_d_bits_sink = fbus_fbus_xbar_in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_nodeIn_d_bits_denied = fbus_fbus_xbar_in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] fbus_fbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] fbus_fbus_xbar_nodeIn_d_bits_data = fbus_fbus_xbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        fbus_fbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        fbus_fbus_xbar_nodeIn_d_bits_corrupt = fbus_fbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign fbus_fbus_xbar_portsAOI_filtered_0_ready = fbus_fbus_xbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        fbus_fbus_xbar_nodeOut_a_valid = fbus_fbus_xbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  fbus_fbus_xbar_nodeOut_a_bits_opcode = fbus_fbus_xbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  fbus_fbus_xbar_nodeOut_a_bits_param = fbus_fbus_xbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar_nodeOut_a_bits_size = fbus_fbus_xbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  fbus_fbus_xbar_nodeOut_a_bits_source = fbus_fbus_xbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] fbus_fbus_xbar_nodeOut_a_bits_address = fbus_fbus_xbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  fbus_fbus_xbar_nodeOut_a_bits_mask = fbus_fbus_xbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] fbus_fbus_xbar_nodeOut_a_bits_data = fbus_fbus_xbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_nodeOut_a_bits_corrupt = fbus_fbus_xbar_out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        fbus_fbus_xbar_nodeOut_d_ready = fbus_fbus_xbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign fbus_fbus_xbar_portsDIO_filtered_0_valid = fbus_fbus_xbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_opcode =
    fbus_fbus_xbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_param =
    fbus_fbus_xbar_out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_size = fbus_fbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]  fbus_fbus_xbar_requestDOI_uncommonBits =
    fbus_fbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_source =
    fbus_fbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_sink = fbus_fbus_xbar_out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_denied =
    fbus_fbus_xbar_out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_data = fbus_fbus_xbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_portsDIO_filtered_0_bits_corrupt =
    fbus_fbus_xbar_out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [26:0] fbus_fbus_xbar__beatsAI_decode_T_1 =
    27'hFFF << fbus_fbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]  fbus_fbus_xbar_beatsAI_decode = ~(fbus_fbus_xbar__beatsAI_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        fbus_fbus_xbar_beatsAI_opdata = ~(fbus_fbus_xbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  fbus_fbus_xbar_beatsAI_0 =
    fbus_fbus_xbar_beatsAI_opdata ? fbus_fbus_xbar_beatsAI_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0] fbus_fbus_xbar__beatsDO_decode_T_1 =
    27'hFFF << fbus_fbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [8:0]  fbus_fbus_xbar_beatsDO_decode = ~(fbus_fbus_xbar__beatsDO_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        fbus_fbus_xbar_beatsDO_opdata = fbus_fbus_xbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  fbus_fbus_xbar_beatsDO_0 =
    fbus_fbus_xbar_beatsDO_opdata ? fbus_fbus_xbar_beatsDO_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign fbus_fbus_xbar_in_0_a_ready = fbus_fbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_out_0_a_valid = fbus_fbus_xbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_opcode =
    fbus_fbus_xbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_param =
    fbus_fbus_xbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_size = fbus_fbus_xbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_source =
    fbus_fbus_xbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_address =
    fbus_fbus_xbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_mask = fbus_fbus_xbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_data = fbus_fbus_xbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_a_bits_corrupt =
    fbus_fbus_xbar_portsAOI_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_out_0_d_ready = fbus_fbus_xbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign fbus_fbus_xbar_in_0_d_valid = fbus_fbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_opcode =
    fbus_fbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_param = fbus_fbus_xbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_size = fbus_fbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_source =
    fbus_fbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_sink = fbus_fbus_xbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_denied =
    fbus_fbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_data = fbus_fbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign fbus_fbus_xbar_in_0_d_bits_corrupt =
    fbus_fbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        fbus_childClock = fbus_clockSinkNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:412:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_childReset = fbus_clockSinkNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:414:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_ready = fbus_bus_xingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  fbus_bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  fbus_bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  fbus_bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  fbus_bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] fbus_bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  fbus_bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] fbus_bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fbus_bus_xingIn_d_valid = fbus_bus_xingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  fbus_bus_xingIn_d_bits_opcode = fbus_bus_xingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  fbus_bus_xingIn_d_bits_param = fbus_bus_xingOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  fbus_bus_xingIn_d_bits_size = fbus_bus_xingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  fbus_bus_xingIn_d_bits_source = fbus_bus_xingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]  fbus_bus_xingIn_d_bits_sink = fbus_bus_xingOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingIn_d_bits_denied = fbus_bus_xingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] fbus_bus_xingIn_d_bits_data = fbus_bus_xingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingIn_d_bits_corrupt = fbus_bus_xingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_valid = fbus_bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  fbus_bus_xingOut_a_bits_opcode = fbus_bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  fbus_bus_xingOut_a_bits_param = fbus_bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  fbus_bus_xingOut_a_bits_size = fbus_bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]  fbus_bus_xingOut_a_bits_source = fbus_bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] fbus_bus_xingOut_a_bits_address = fbus_bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_bufferable =
    fbus_bus_xingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_modifiable =
    fbus_bus_xingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_readalloc =
    fbus_bus_xingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_writealloc =
    fbus_bus_xingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_privileged =
    fbus_bus_xingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_secure =
    fbus_bus_xingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_user_amba_prot_fetch =
    fbus_bus_xingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]  fbus_bus_xingOut_a_bits_mask = fbus_bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] fbus_bus_xingOut_a_bits_data = fbus_bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_a_bits_corrupt = fbus_bus_xingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fbus_bus_xingOut_d_ready = fbus_bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_5_clock =
    allClockGroupsNodeIn_member_sbus_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_5_reset =
    allClockGroupsNodeIn_member_sbus_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_4_clock =
    allClockGroupsNodeIn_member_sbus_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_4_reset =
    allClockGroupsNodeIn_member_sbus_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_3_clock =
    allClockGroupsNodeIn_member_sbus_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_3_reset =
    allClockGroupsNodeIn_member_sbus_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_2_clock =
    allClockGroupsNodeIn_member_sbus_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_2_reset =
    allClockGroupsNodeIn_member_sbus_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_1_clock =
    allClockGroupsNodeIn_member_sbus_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_1_reset =
    allClockGroupsNodeIn_member_sbus_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_0_clock =
    allClockGroupsNodeIn_member_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        allClockGroupsNodeOut_member_sbus_0_reset =
    allClockGroupsNodeIn_member_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_5_clock =
    sourceOut_member_aggregator_5_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_5_reset =
    sourceOut_member_aggregator_5_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_4_clock =
    sourceOut_member_aggregator_4_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_4_reset =
    sourceOut_member_aggregator_4_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_3_clock =
    sourceOut_member_aggregator_3_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_3_reset =
    sourceOut_member_aggregator_3_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_2_clock =
    sourceOut_member_aggregator_2_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_2_reset =
    sourceOut_member_aggregator_2_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_1_clock =
    sourceOut_member_aggregator_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_1_reset =
    sourceOut_member_aggregator_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_0_clock =
    sourceOut_member_aggregator_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign aggregator_nodeIn_member_aggregator_0_reset =
    sourceOut_member_aggregator_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        debugNodesIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        debugNodesOut_sync_0 = debugNodesIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign ibus_with_no_nameIn_0 = extInterruptsOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign ibus_with_no_nameIn_1 = extInterruptsOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  reg  [6:0]  int_rtc_tick_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        int_rtc_tick_wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24
  assign int_rtc_tick_wrap_wrap = int_rtc_tick_c_value == 7'h63;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
  wire        int_rtc_tick = int_rtc_tick_wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24, :117:24
  assign extInterruptsOut_0 = interrupts[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_1 = interrupts[1];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  always @(posedge _clint_domain_clock) begin	// src/main/scala/tilelink/BusWrapper.scala:76:28
    if (_clint_domain_reset)	// src/main/scala/tilelink/BusWrapper.scala:76:28
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/SystemBus.scala:24:26
    else if (int_rtc_tick_wrap_wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/subsystem/BankedCoherenceParams.scala:48:31, src/main/scala/subsystem/SystemBus.scala:24:26
    else	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= int_rtc_tick_c_value + 7'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        int_rtc_tick_c_value = _RANDOM[/*Zero width*/ 1'b0][6:0];	// src/main/scala/chisel3/util/Counter.scala:61:40
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IntXbar ibus_int_bus (	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_int_in_0  (_ibus_intsink_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:80:29
    .auto_int_in_1  (_ibus_intsink_auto_out_1),	// src/main/scala/interrupts/Crossing.scala:80:29
    .auto_int_out_0 (_ibus_int_bus_auto_int_out_0),
    .auto_int_out_1 (_ibus_int_bus_auto_int_out_1)
  );
  IntSyncAsyncCrossingSink ibus_intsink (	// src/main/scala/interrupts/Crossing.scala:80:29
    .clock          (ibus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .auto_in_sync_0 (ibus_int_in_xingOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_1 (ibus_int_in_xingOut_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_ibus_intsink_auto_out_0),
    .auto_out_1     (_ibus_intsink_auto_out_1)
  );
  IntSyncCrossingSource ibus_intsource (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (ibus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset           (ibus_childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_in_0       (ibus_with_no_nameOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1       (ibus_with_no_nameOut_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_sync_0 (ibus_int_in_xingIn_1_sync_0),
    .auto_out_sync_1 (ibus_int_in_xingIn_1_sync_1)
  );
  SystemBus sbus (	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready
      (mmioAXI4NodeIn_aw_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready
      (mmioAXI4NodeIn_w_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid
      (mmioAXI4NodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id
      (mmioAXI4NodeIn_b_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp
      (mmioAXI4NodeIn_b_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready
      (mmioAXI4NodeIn_ar_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid
      (mmioAXI4NodeIn_r_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id
      (mmioAXI4NodeIn_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data
      (mmioAXI4NodeIn_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp
      (mmioAXI4NodeIn_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last
      (mmioAXI4NodeIn_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_coupler_to_bus_named_coh_widget_out_a_ready
      (_coh_wrapper_auto_coherent_jbar_in_a_ready),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_b_valid
      (_coh_wrapper_auto_coherent_jbar_in_b_valid),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_b_bits_param
      (_coh_wrapper_auto_coherent_jbar_in_b_bits_param),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_b_bits_address
      (_coh_wrapper_auto_coherent_jbar_in_b_bits_address),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_c_ready
      (_coh_wrapper_auto_coherent_jbar_in_c_ready),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_valid
      (_coh_wrapper_auto_coherent_jbar_in_d_valid),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_opcode
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_param
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_param),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_size
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_size),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_source
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_source),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_sink
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_sink),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_denied
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_denied),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_data
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_data),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_corrupt
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_valid
      (fbus_bus_xingOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_opcode
      (fbus_bus_xingOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_param
      (fbus_bus_xingOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_size
      (fbus_bus_xingOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_source
      (fbus_bus_xingOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_address
      (fbus_bus_xingOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_bufferable
      (fbus_bus_xingOut_a_bits_user_amba_prot_bufferable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_modifiable
      (fbus_bus_xingOut_a_bits_user_amba_prot_modifiable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_readalloc
      (fbus_bus_xingOut_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_writealloc
      (fbus_bus_xingOut_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_privileged
      (fbus_bus_xingOut_a_bits_user_amba_prot_privileged),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_secure
      (fbus_bus_xingOut_a_bits_user_amba_prot_secure),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_user_amba_prot_fetch
      (fbus_bus_xingOut_a_bits_user_amba_prot_fetch),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_mask
      (fbus_bus_xingOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_data
      (fbus_bus_xingOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_corrupt
      (fbus_bus_xingOut_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_ready
      (fbus_bus_xingOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_ready
      (_cbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_valid
      (_cbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_opcode
      (_cbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_param
      (_cbus_auto_bus_xing_in_d_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_size
      (_cbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_source
      (_cbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_sink
      (_cbus_auto_bus_xing_in_d_bits_sink),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_denied
      (_cbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_data
      (_cbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_corrupt
      (_cbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_sbus_clock_groups_in_member_sbus_5_clock
      (allClockGroupsNodeOut_member_sbus_5_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_5_reset
      (allClockGroupsNodeOut_member_sbus_5_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_4_clock
      (allClockGroupsNodeOut_member_sbus_4_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_4_reset
      (allClockGroupsNodeOut_member_sbus_4_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_3_clock
      (allClockGroupsNodeOut_member_sbus_3_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_3_reset
      (allClockGroupsNodeOut_member_sbus_3_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_2_clock
      (allClockGroupsNodeOut_member_sbus_2_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_2_reset
      (allClockGroupsNodeOut_member_sbus_2_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_1_clock
      (allClockGroupsNodeOut_member_sbus_1_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_1_reset
      (allClockGroupsNodeOut_member_sbus_1_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_0_clock
      (allClockGroupsNodeOut_member_sbus_0_clock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_sbus_clock_groups_in_member_sbus_0_reset
      (allClockGroupsNodeOut_member_sbus_0_reset),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid
      (mmioAXI4NodeIn_aw_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id
      (mmioAXI4NodeIn_aw_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr
      (mmioAXI4NodeIn_aw_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len
      (mmioAXI4NodeIn_aw_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size
      (mmioAXI4NodeIn_aw_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst
      (mmioAXI4NodeIn_aw_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock
      (mmioAXI4NodeIn_aw_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache
      (mmioAXI4NodeIn_aw_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot
      (mmioAXI4NodeIn_aw_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos
      (mmioAXI4NodeIn_aw_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid
      (mmioAXI4NodeIn_w_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data
      (mmioAXI4NodeIn_w_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb
      (mmioAXI4NodeIn_w_bits_strb),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last
      (mmioAXI4NodeIn_w_bits_last),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready
      (mmioAXI4NodeIn_b_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid
      (mmioAXI4NodeIn_ar_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id
      (mmioAXI4NodeIn_ar_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr
      (mmioAXI4NodeIn_ar_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len
      (mmioAXI4NodeIn_ar_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size
      (mmioAXI4NodeIn_ar_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst
      (mmioAXI4NodeIn_ar_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock
      (mmioAXI4NodeIn_ar_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache
      (mmioAXI4NodeIn_ar_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot
      (mmioAXI4NodeIn_ar_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos
      (mmioAXI4NodeIn_ar_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready
      (mmioAXI4NodeIn_r_ready),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_a_ready
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_a_ready),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_b_valid
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_valid),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_param
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_param),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_address
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_address),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_c_ready
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_c_ready),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_valid
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_valid),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_opcode
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_opcode),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_param
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_param),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_size
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_size),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_source
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_source),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_sink
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_sink),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_denied
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_denied),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_data
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_data),
    .auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_corrupt
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_a_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_param
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_size
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_source
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_address
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_mask
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_data
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_b_ready
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready),
    .auto_coupler_to_bus_named_coh_widget_out_c_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_param
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_size
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_source
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_address
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_data
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_d_ready
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready),
    .auto_coupler_to_bus_named_coh_widget_out_e_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid),
    .auto_coupler_to_bus_named_coh_widget_out_e_bits_sink
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready
      (fbus_bus_xingOut_a_ready),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid
      (fbus_bus_xingOut_d_valid),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode
      (fbus_bus_xingOut_d_bits_opcode),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param
      (fbus_bus_xingOut_d_bits_param),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size
      (fbus_bus_xingOut_d_bits_size),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source
      (fbus_bus_xingOut_d_bits_source),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink
      (fbus_bus_xingOut_d_bits_sink),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied
      (fbus_bus_xingOut_d_bits_denied),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data
      (fbus_bus_xingOut_d_bits_data),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt
      (fbus_bus_xingOut_d_bits_corrupt),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),
    .auto_fixedClockNode_out_1_clock
      (_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset
      (_sbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock
      (ibus_clockNodeIn_clock),
    .auto_fixedClockNode_out_0_reset
      (ibus_clockNodeIn_reset),
    .auto_sbus_clock_groups_out_2_member_coh_1_clock
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_1_clock),
    .auto_sbus_clock_groups_out_2_member_coh_1_reset
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_1_reset),
    .auto_sbus_clock_groups_out_2_member_coh_0_clock
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_0_clock),
    .auto_sbus_clock_groups_out_2_member_coh_0_reset
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_0_reset),
    .auto_sbus_clock_groups_out_1_member_fbus_0_clock
      (fbus_fbus_clock_groups_nodeIn_member_pbus_0_clock),
    .auto_sbus_clock_groups_out_1_member_fbus_0_reset
      (fbus_fbus_clock_groups_nodeIn_member_pbus_0_reset),
    .auto_sbus_clock_groups_out_0_member_cbus_1_clock
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_1_clock),
    .auto_sbus_clock_groups_out_0_member_cbus_1_reset
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_1_reset),
    .auto_sbus_clock_groups_out_0_member_cbus_0_clock
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_0_clock),
    .auto_sbus_clock_groups_out_0_member_cbus_0_reset
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_0_reset)
  );
  PeripheryBus pbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_pbus_clock_groups_in_member_pbus_0_clock
      (_cbus_auto_cbus_clock_groups_out_member_pbus_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_pbus_clock_groups_in_member_pbus_0_reset
      (_cbus_auto_cbus_clock_groups_out_member_pbus_0_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  );
  TLBuffer_2 fbus_buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                                     (fbus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                                     (fbus_childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_in_a_valid                           (fbus_fbus_xbar_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_opcode                     (fbus_fbus_xbar_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_param                      (fbus_fbus_xbar_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_size                       (fbus_fbus_xbar_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_source                     (fbus_fbus_xbar_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_address                    (fbus_fbus_xbar_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_mask                       (fbus_fbus_xbar_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_data                       (fbus_fbus_xbar_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_corrupt                    (fbus_fbus_xbar_nodeOut_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_ready                           (fbus_fbus_xbar_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_a_ready                          (fbus_bus_xingIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_valid                          (fbus_bus_xingIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (fbus_bus_xingIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                     (fbus_bus_xingIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (fbus_bus_xingIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                    (fbus_bus_xingIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                      (fbus_bus_xingIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (fbus_bus_xingIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (fbus_bus_xingIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (fbus_bus_xingIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_in_a_ready                           (fbus_fbus_xbar_nodeOut_a_ready),
    .auto_in_d_valid                           (fbus_fbus_xbar_nodeOut_d_valid),
    .auto_in_d_bits_opcode                     (fbus_fbus_xbar_nodeOut_d_bits_opcode),
    .auto_in_d_bits_param                      (fbus_fbus_xbar_nodeOut_d_bits_param),
    .auto_in_d_bits_size                       (fbus_fbus_xbar_nodeOut_d_bits_size),
    .auto_in_d_bits_source                     (fbus_fbus_xbar_nodeOut_d_bits_source),
    .auto_in_d_bits_sink                       (fbus_fbus_xbar_nodeOut_d_bits_sink),
    .auto_in_d_bits_denied                     (fbus_fbus_xbar_nodeOut_d_bits_denied),
    .auto_in_d_bits_data                       (fbus_fbus_xbar_nodeOut_d_bits_data),
    .auto_in_d_bits_corrupt                    (fbus_fbus_xbar_nodeOut_d_bits_corrupt),
    .auto_out_a_valid                          (fbus_bus_xingIn_a_valid),
    .auto_out_a_bits_opcode                    (fbus_bus_xingIn_a_bits_opcode),
    .auto_out_a_bits_param                     (fbus_bus_xingIn_a_bits_param),
    .auto_out_a_bits_size                      (fbus_bus_xingIn_a_bits_size),
    .auto_out_a_bits_source                    (fbus_bus_xingIn_a_bits_source),
    .auto_out_a_bits_address                   (fbus_bus_xingIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (fbus_bus_xingIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (fbus_bus_xingIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (fbus_bus_xingIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (fbus_bus_xingIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (fbus_bus_xingIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (fbus_bus_xingIn_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (fbus_bus_xingIn_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (fbus_bus_xingIn_a_bits_mask),
    .auto_out_a_bits_data                      (fbus_bus_xingIn_a_bits_data),
    .auto_out_a_bits_corrupt                   (fbus_bus_xingIn_a_bits_corrupt),
    .auto_out_d_ready                          (fbus_bus_xingIn_d_ready)
  );
  TLInterconnectCoupler_5 fbus_coupler_from_port_named_slave_port_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .clock                                        (fbus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                                        (fbus_childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_axi4index_in_aw_valid                   (l2FrontendAXI4NodeOut_aw_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_id                 (l2FrontendAXI4NodeOut_aw_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_addr               (l2FrontendAXI4NodeOut_aw_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_len                (l2FrontendAXI4NodeOut_aw_bits_len),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_size               (l2FrontendAXI4NodeOut_aw_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_burst              (l2FrontendAXI4NodeOut_aw_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_lock               (l2FrontendAXI4NodeOut_aw_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_cache              (l2FrontendAXI4NodeOut_aw_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_prot               (l2FrontendAXI4NodeOut_aw_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_aw_bits_qos                (l2FrontendAXI4NodeOut_aw_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_w_valid                    (l2FrontendAXI4NodeOut_w_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_w_bits_data                (l2FrontendAXI4NodeOut_w_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_w_bits_strb                (l2FrontendAXI4NodeOut_w_bits_strb),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_w_bits_last                (l2FrontendAXI4NodeOut_w_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_b_ready                    (l2FrontendAXI4NodeOut_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_valid                   (l2FrontendAXI4NodeOut_ar_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_id                 (l2FrontendAXI4NodeOut_ar_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_addr               (l2FrontendAXI4NodeOut_ar_bits_addr),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_len                (l2FrontendAXI4NodeOut_ar_bits_len),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_size               (l2FrontendAXI4NodeOut_ar_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_burst              (l2FrontendAXI4NodeOut_ar_bits_burst),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_lock               (l2FrontendAXI4NodeOut_ar_bits_lock),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_cache              (l2FrontendAXI4NodeOut_ar_bits_cache),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_prot               (l2FrontendAXI4NodeOut_ar_bits_prot),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_ar_bits_qos                (l2FrontendAXI4NodeOut_ar_bits_qos),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4index_in_r_ready                    (l2FrontendAXI4NodeOut_r_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_tl_out_a_ready                          (fbus_fbus_xbar_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_valid                          (fbus_fbus_xbar_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_opcode                    (fbus_fbus_xbar_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_param                     (fbus_fbus_xbar_nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_size                      (fbus_fbus_xbar_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_source                    (fbus_fbus_xbar_nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_sink                      (fbus_fbus_xbar_nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_denied                    (fbus_fbus_xbar_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_data                      (fbus_fbus_xbar_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_corrupt                   (fbus_fbus_xbar_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_axi4index_in_aw_ready                   (l2FrontendAXI4NodeOut_aw_ready),
    .auto_axi4index_in_w_ready                    (l2FrontendAXI4NodeOut_w_ready),
    .auto_axi4index_in_b_valid                    (l2FrontendAXI4NodeOut_b_valid),
    .auto_axi4index_in_b_bits_id                  (l2FrontendAXI4NodeOut_b_bits_id),
    .auto_axi4index_in_b_bits_resp                (l2FrontendAXI4NodeOut_b_bits_resp),
    .auto_axi4index_in_ar_ready                   (l2FrontendAXI4NodeOut_ar_ready),
    .auto_axi4index_in_r_valid                    (l2FrontendAXI4NodeOut_r_valid),
    .auto_axi4index_in_r_bits_id                  (l2FrontendAXI4NodeOut_r_bits_id),
    .auto_axi4index_in_r_bits_data                (l2FrontendAXI4NodeOut_r_bits_data),
    .auto_axi4index_in_r_bits_resp                (l2FrontendAXI4NodeOut_r_bits_resp),
    .auto_axi4index_in_r_bits_last                (l2FrontendAXI4NodeOut_r_bits_last),
    .auto_tl_out_a_valid                          (fbus_fbus_xbar_nodeIn_a_valid),
    .auto_tl_out_a_bits_opcode                    (fbus_fbus_xbar_nodeIn_a_bits_opcode),
    .auto_tl_out_a_bits_param                     (fbus_fbus_xbar_nodeIn_a_bits_param),
    .auto_tl_out_a_bits_size                      (fbus_fbus_xbar_nodeIn_a_bits_size),
    .auto_tl_out_a_bits_source                    (fbus_fbus_xbar_nodeIn_a_bits_source),
    .auto_tl_out_a_bits_address                   (fbus_fbus_xbar_nodeIn_a_bits_address),
    .auto_tl_out_a_bits_user_amba_prot_bufferable
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_bufferable),
    .auto_tl_out_a_bits_user_amba_prot_modifiable
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_modifiable),
    .auto_tl_out_a_bits_user_amba_prot_readalloc
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_readalloc),
    .auto_tl_out_a_bits_user_amba_prot_writealloc
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_writealloc),
    .auto_tl_out_a_bits_user_amba_prot_privileged
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_privileged),
    .auto_tl_out_a_bits_user_amba_prot_secure
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_secure),
    .auto_tl_out_a_bits_user_amba_prot_fetch
      (fbus_fbus_xbar_nodeIn_a_bits_user_amba_prot_fetch),
    .auto_tl_out_a_bits_mask                      (fbus_fbus_xbar_nodeIn_a_bits_mask),
    .auto_tl_out_a_bits_data                      (fbus_fbus_xbar_nodeIn_a_bits_data),
    .auto_tl_out_a_bits_corrupt                   (fbus_fbus_xbar_nodeIn_a_bits_corrupt),
    .auto_tl_out_d_ready                          (fbus_fbus_xbar_nodeIn_d_ready)
  );
  PeripheryBus_1 cbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bootrom_fragmenter_out_a_ready
      (_bootrom_domain_auto_bootrom_in_a_ready),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_bootrom_fragmenter_out_d_valid
      (_bootrom_domain_auto_bootrom_in_d_valid),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size
      (_bootrom_domain_auto_bootrom_in_d_bits_size),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source
      (_bootrom_domain_auto_bootrom_in_d_bits_source),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data
      (_bootrom_domain_auto_bootrom_in_d_bits_data),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_debug_fragmenter_out_a_ready
      (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_valid
      (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_plic_fragmenter_out_a_ready           (_domain_auto_plic_in_a_ready),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_plic_fragmenter_out_d_valid           (_domain_auto_plic_in_d_valid),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_plic_fragmenter_out_d_bits_opcode
      (_domain_auto_plic_in_d_bits_opcode),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_plic_fragmenter_out_d_bits_size
      (_domain_auto_plic_in_d_bits_size),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_plic_fragmenter_out_d_bits_source
      (_domain_auto_plic_in_d_bits_source),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_plic_fragmenter_out_d_bits_data
      (_domain_auto_plic_in_d_bits_data),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_a_ready
      (_clint_domain_auto_clint_in_a_ready),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_d_valid
      (_clint_domain_auto_clint_in_d_valid),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_d_bits_opcode
      (_clint_domain_auto_clint_in_d_bits_opcode),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_d_bits_size
      (_clint_domain_auto_clint_in_d_bits_size),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_d_bits_source
      (_clint_domain_auto_clint_in_d_bits_source),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_coupler_to_clint_fragmenter_out_d_bits_data
      (_clint_domain_auto_clint_in_d_bits_data),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_cbus_clock_groups_in_member_cbus_1_clock
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_cbus_clock_groups_in_member_cbus_1_reset
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_cbus_clock_groups_in_member_cbus_0_clock
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_cbus_clock_groups_in_member_cbus_0_reset
      (_sbus_auto_sbus_clock_groups_out_0_member_cbus_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_valid
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_opcode
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_param
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_size
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_source
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_address
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_mask
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_data
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_d_ready
      (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coupler_to_bootrom_fragmenter_out_a_valid
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_param
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_mask
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_data
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_debug_fragmenter_out_a_valid
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_coupler_to_debug_fragmenter_out_a_bits_opcode
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_debug_fragmenter_out_a_bits_param
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),
    .auto_coupler_to_debug_fragmenter_out_a_bits_size
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_coupler_to_debug_fragmenter_out_a_bits_source
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_coupler_to_debug_fragmenter_out_a_bits_address
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_coupler_to_debug_fragmenter_out_a_bits_mask
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_coupler_to_debug_fragmenter_out_a_bits_data
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_coupler_to_debug_fragmenter_out_a_bits_corrupt
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_debug_fragmenter_out_d_ready
      (_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_coupler_to_plic_fragmenter_out_a_valid
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_coupler_to_plic_fragmenter_out_a_bits_opcode
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_out_a_bits_param
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),
    .auto_coupler_to_plic_fragmenter_out_a_bits_size
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_out_a_bits_source
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_out_a_bits_address
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_out_a_bits_mask
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_out_a_bits_data
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_out_a_bits_corrupt
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_plic_fragmenter_out_d_ready
      (_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_coupler_to_clint_fragmenter_out_a_valid
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_coupler_to_clint_fragmenter_out_a_bits_opcode
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_out_a_bits_param
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),
    .auto_coupler_to_clint_fragmenter_out_a_bits_size
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_out_a_bits_source
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_out_a_bits_address
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_out_a_bits_mask
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_out_a_bits_data
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_out_a_bits_corrupt
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_clint_fragmenter_out_d_ready
      (_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_fixedClockNode_out_3_clock
      (_cbus_auto_fixedClockNode_out_3_clock),
    .auto_fixedClockNode_out_3_reset
      (_cbus_auto_fixedClockNode_out_3_reset),
    .auto_fixedClockNode_out_2_clock                       (domainIn_clock),
    .auto_fixedClockNode_out_2_reset                       (domainIn_reset),
    .auto_fixedClockNode_out_1_clock
      (_cbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset
      (_cbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock
      (_cbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset
      (_cbus_auto_fixedClockNode_out_0_reset),
    .auto_cbus_clock_groups_out_member_pbus_0_clock
      (_cbus_auto_cbus_clock_groups_out_member_pbus_0_clock),
    .auto_cbus_clock_groups_out_member_pbus_0_reset
      (_cbus_auto_cbus_clock_groups_out_member_pbus_0_reset),
    .auto_bus_xing_in_a_ready
      (_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid
      (_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param
      (_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size
      (_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink
      (_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied
      (_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_cbus_auto_bus_xing_in_d_bits_corrupt)
  );
  MemoryBus mbus (	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready
      (memAXI4NodeIn_aw_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready
      (memAXI4NodeIn_w_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid
      (memAXI4NodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id
      (memAXI4NodeIn_b_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp
      (memAXI4NodeIn_b_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready
      (memAXI4NodeIn_ar_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid
      (memAXI4NodeIn_r_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id
      (memAXI4NodeIn_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data
      (memAXI4NodeIn_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp
      (memAXI4NodeIn_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last
      (memAXI4NodeIn_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_mbus_clock_groups_in_member_mbus_0_clock
      (_coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_clock),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_mbus_clock_groups_in_member_mbus_0_reset
      (_coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_reset),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_valid
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_opcode
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_param
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_size
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_source
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_address
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_bufferable
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_modifiable
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_readalloc
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_writealloc
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_privileged
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_secure
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_user_amba_prot_fetch
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_mask
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_a_bits_data
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_bus_xing_in_d_ready
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid
      (memAXI4NodeIn_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id
      (memAXI4NodeIn_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr
      (memAXI4NodeIn_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len
      (memAXI4NodeIn_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size
      (memAXI4NodeIn_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst
      (memAXI4NodeIn_aw_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock
      (memAXI4NodeIn_aw_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache
      (memAXI4NodeIn_aw_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot
      (memAXI4NodeIn_aw_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos
      (memAXI4NodeIn_aw_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid
      (memAXI4NodeIn_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data
      (memAXI4NodeIn_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb
      (memAXI4NodeIn_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last
      (memAXI4NodeIn_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready
      (memAXI4NodeIn_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid
      (memAXI4NodeIn_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id
      (memAXI4NodeIn_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr
      (memAXI4NodeIn_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len
      (memAXI4NodeIn_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size
      (memAXI4NodeIn_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst
      (memAXI4NodeIn_ar_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock
      (memAXI4NodeIn_ar_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache
      (memAXI4NodeIn_ar_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot
      (memAXI4NodeIn_ar_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos
      (memAXI4NodeIn_ar_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready
      (memAXI4NodeIn_r_ready),
    .auto_bus_xing_in_a_ready
      (_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid
      (_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_size
      (_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied
      (_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_mbus_auto_bus_xing_in_d_bits_corrupt)
  );
  CoherenceManagerWrapper coh_wrapper (	// src/main/scala/subsystem/BankedCoherenceParams.scala:48:31
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_ready
      (_mbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_valid
      (_mbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_opcode
      (_mbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_size
      (_mbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_source
      (_mbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_denied
      (_mbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_data
      (_mbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_corrupt
      (_mbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coherent_jbar_in_a_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_opcode
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_param
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_size
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_source
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_address
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_mask
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_data
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_b_ready
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_opcode
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_param
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_size
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_source
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_address
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_data
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_corrupt
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_d_ready
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_e_valid
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_e_bits_sink
      (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coh_clock_groups_in_member_coh_1_clock
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coh_clock_groups_in_member_coh_1_reset
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coh_clock_groups_in_member_coh_0_clock
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coh_clock_groups_in_member_coh_0_reset
      (_sbus_auto_sbus_clock_groups_out_2_member_coh_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_privileged
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_privileged),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_secure
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_secure),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_fetch
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_user_amba_prot_fetch),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready
      (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),
    .auto_coherent_jbar_in_a_ready
      (_coh_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_b_valid
      (_coh_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param
      (_coh_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_address
      (_coh_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready
      (_coh_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_d_valid
      (_coh_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt
      (_coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_coh_clock_groups_out_member_mbus_0_clock
      (_coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_clock),
    .auto_coh_clock_groups_out_member_mbus_0_reset
      (_coh_wrapper_auto_coh_clock_groups_out_member_mbus_0_reset)
  );
  TilePRCIDomain tile_prci_domain (	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_intsink_in_sync_0                       (debugNodesOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_element_reset_domain_gpctile_hartid_in  (_tileHartIdNexusNode_auto_out),	// src/main/scala/subsystem/HasTiles.scala:72:39
    .auto_int_in_clock_xing_in_2_sync_0
      (_domain_auto_int_in_clock_xing_out_1_sync_0),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_int_in_clock_xing_in_1_sync_0
      (_domain_auto_int_in_clock_xing_out_0_sync_0),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_int_in_clock_xing_in_0_sync_0
      (_clint_domain_auto_int_in_clock_xing_out_sync_0),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_int_in_clock_xing_in_0_sync_1
      (_clint_domain_auto_int_in_clock_xing_out_sync_1),	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_tl_master_clock_xing_out_a_ready
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_valid
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_valid
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_sbus_auto_coupler_from_gpctile_tl_master_clock_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_clock                      (_sbus_auto_fixedClockNode_out_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset                      (_sbus_auto_fixedClockNode_out_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_intsink_out_2_0
      (_tile_prci_domain_auto_intsink_out_2_0),
    .auto_intsink_out_1_0
      (_tile_prci_domain_auto_intsink_out_1_0),
    .auto_intsink_out_0_0
      (_tile_prci_domain_auto_intsink_out_0_0),
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink)
  );
  IntXbar_2 xbar (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_0  (_tile_prci_domain_auto_intsink_out_0_0),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_int_out_0 (tileHaltSinkNodeIn_0)
  );
  IntXbar_2 xbar_1 (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_0  (_tile_prci_domain_auto_intsink_out_1_0),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_int_out_0 (tileWFISinkNodeIn_0)
  );
  IntXbar_2 xbar_2 (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_0  (_tile_prci_domain_auto_intsink_out_2_0),	// src/main/scala/subsystem/HasTiles.scala:160:38
    .auto_int_out_0 (tileCeaseSinkNodeIn_0)
  );
  BundleBridgeNexus_11 tileHartIdNexusNode (	// src/main/scala/subsystem/HasTiles.scala:72:39
    .auto_out (_tileHartIdNexusNode_auto_out)
  );
  ClockSinkDomain clint_domain (	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_clint_in_a_valid
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_opcode
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_param
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_size
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_source
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_address
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_mask
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_data
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_a_bits_corrupt
      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clint_in_d_ready
      (_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_clock               (_cbus_auto_fixedClockNode_out_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset               (_cbus_auto_fixedClockNode_out_0_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .tick                              (int_rtc_tick),	// src/main/scala/chisel3/util/Counter.scala:117:24
    .auto_clint_in_a_ready             (_clint_domain_auto_clint_in_a_ready),
    .auto_clint_in_d_valid             (_clint_domain_auto_clint_in_d_valid),
    .auto_clint_in_d_bits_opcode       (_clint_domain_auto_clint_in_d_bits_opcode),
    .auto_clint_in_d_bits_size         (_clint_domain_auto_clint_in_d_bits_size),
    .auto_clint_in_d_bits_source       (_clint_domain_auto_clint_in_d_bits_source),
    .auto_clint_in_d_bits_data         (_clint_domain_auto_clint_in_d_bits_data),
    .auto_int_in_clock_xing_out_sync_0 (_clint_domain_auto_int_in_clock_xing_out_sync_0),
    .auto_int_in_clock_xing_out_sync_1 (_clint_domain_auto_int_in_clock_xing_out_sync_1),
    .clock                             (_clint_domain_clock),
    .reset                             (_clint_domain_reset)
  );
  ClockSinkDomain_1 domain (	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_plic_int_in_0                  (_ibus_int_bus_auto_int_out_0),	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_plic_int_in_1                  (_ibus_int_bus_auto_int_out_1),	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_plic_in_a_valid
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_opcode
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_param
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_size
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_source
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_address
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_mask
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_data
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_corrupt
      (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_d_ready
      (_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_clock                 (_cbus_auto_fixedClockNode_out_1_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset                 (_cbus_auto_fixedClockNode_out_1_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_ready                (_domain_auto_plic_in_a_ready),
    .auto_plic_in_d_valid                (_domain_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode          (_domain_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size            (_domain_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source          (_domain_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data            (_domain_auto_plic_in_d_bits_data),
    .auto_int_in_clock_xing_out_1_sync_0 (_domain_auto_int_in_clock_xing_out_1_sync_0),
    .auto_int_in_clock_xing_out_0_sync_0 (_domain_auto_int_in_clock_xing_out_0_sync_0)
  );
  TLDebugModule tlDM (	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_dmInner_dmInner_tl_in_a_valid
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_opcode
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_param
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_size
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_source
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_address
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_mask
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_data
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_corrupt
      (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_d_ready
      (_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .io_debug_clock                            (debug_clock),
    .io_debug_reset                            (debug_reset),
    .io_tl_clock                               (domainIn_clock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_tl_reset                               (domainIn_reset),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_ctrl_dmactiveAck                       (debug_dmactiveAck),
    .io_dmi_dmi_req_valid                      (debug_clockeddmi_dmi_req_valid),
    .io_dmi_dmi_req_bits_addr                  (debug_clockeddmi_dmi_req_bits_addr),
    .io_dmi_dmi_req_bits_data                  (debug_clockeddmi_dmi_req_bits_data),
    .io_dmi_dmi_req_bits_op                    (debug_clockeddmi_dmi_req_bits_op),
    .io_dmi_dmi_resp_ready                     (debug_clockeddmi_dmi_resp_ready),
    .io_dmi_dmiClock                           (debug_clockeddmi_dmiClock),
    .io_dmi_dmiReset                           (debug_clockeddmi_dmiReset),
    .io_hartIsInReset_0                        (resetctrl_hartIsInReset_0),
    .auto_dmInner_dmInner_tl_in_a_ready        (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_dmInner_tl_in_d_valid        (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_dmInner_tl_in_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_dmInner_tl_in_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_dmInner_tl_in_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_dmInner_tl_in_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),
    .auto_dmOuter_int_out_sync_0               (debugNodesIn_sync_0),
    .io_ctrl_ndreset                           (debug_ndreset),
    .io_ctrl_dmactive                          (debug_dmactive),
    .io_dmi_dmi_req_ready                      (debug_clockeddmi_dmi_req_ready),
    .io_dmi_dmi_resp_valid                     (debug_clockeddmi_dmi_resp_valid),
    .io_dmi_dmi_resp_bits_data                 (debug_clockeddmi_dmi_resp_bits_data),
    .io_dmi_dmi_resp_bits_resp                 (debug_clockeddmi_dmi_resp_bits_resp)
  );
  DebugCustomXbar debugCustomXbarOpt ();	// src/main/scala/devices/debug/Periphery.scala:77:75
  ClockSinkDomain_2 bootrom_domain (	// src/main/scala/tilelink/BusWrapper.scala:76:28
    .auto_bootrom_in_a_valid
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_opcode
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_param
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_size
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_source
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_address
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_mask
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_data
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_corrupt
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_d_ready
      (_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_clock            (_cbus_auto_fixedClockNode_out_3_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset            (_cbus_auto_fixedClockNode_out_3_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_ready        (_bootrom_domain_auto_bootrom_in_a_ready),
    .auto_bootrom_in_d_valid        (_bootrom_domain_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootrom_domain_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootrom_domain_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootrom_domain_auto_bootrom_in_d_bits_data)
  );
  assign mem_axi4_0_aw_valid = memAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_id = memAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_addr = memAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_len = memAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_size = memAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_burst = memAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_lock = memAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_cache = memAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_prot = memAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_aw_bits_qos = memAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_w_valid = memAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_w_bits_data = memAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_w_bits_strb = memAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_w_bits_last = memAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_b_ready = memAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_valid = memAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_id = memAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_addr = memAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_len = memAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_size = memAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_burst = memAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_lock = memAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_cache = memAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_prot = memAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_ar_bits_qos = memAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mem_axi4_0_r_ready = memAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_valid = mmioAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_id = mmioAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_addr = mmioAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_len = mmioAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_size = mmioAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_burst = mmioAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_lock = mmioAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_cache = mmioAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_prot = mmioAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_aw_bits_qos = mmioAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_w_valid = mmioAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_w_bits_data = mmioAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_w_bits_strb = mmioAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_w_bits_last = mmioAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_b_ready = mmioAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_valid = mmioAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_id = mmioAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_addr = mmioAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_len = mmioAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_size = mmioAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_burst = mmioAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_lock = mmioAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_cache = mmioAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_prot = mmioAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_ar_bits_qos = mmioAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign mmio_axi4_0_r_ready = mmioAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign l2_frontend_bus_axi4_0_aw_ready = l2FrontendAXI4NodeOut_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_w_ready = l2FrontendAXI4NodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_b_valid = l2FrontendAXI4NodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_b_bits_id = l2FrontendAXI4NodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_b_bits_resp = l2FrontendAXI4NodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_ar_ready = l2FrontendAXI4NodeOut_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_r_valid = l2FrontendAXI4NodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_r_bits_id = l2FrontendAXI4NodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_r_bits_data = l2FrontendAXI4NodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_r_bits_resp = l2FrontendAXI4NodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2_frontend_bus_axi4_0_r_bits_last = l2FrontendAXI4NodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

