                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:22:01 2018
                              5 ;--------------------------------------------------------
                              6 	.module pll_temp_cal
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _gray2bi_tb
                             13 	.globl _TF2
                             14 	.globl _TI
                             15 	.globl _RI
                             16 	.globl _EX12
                             17 	.globl _EX11
                             18 	.globl _EX10
                             19 	.globl _EX9
                             20 	.globl _EX8
                             21 	.globl _ES1
                             22 	.globl _PS1
                             23 	.globl _EX6
                             24 	.globl _EX5
                             25 	.globl _EX4
                             26 	.globl _EX3
                             27 	.globl _EX2
                             28 	.globl _EX7
                             29 	.globl _EA
                             30 	.globl _WDT
                             31 	.globl _ET2
                             32 	.globl _ES
                             33 	.globl _ET1
                             34 	.globl _EX1
                             35 	.globl _ET0
                             36 	.globl _EX0
                             37 	.globl _TF1
                             38 	.globl _TR1
                             39 	.globl _TF0
                             40 	.globl _TR0
                             41 	.globl _IE1
                             42 	.globl _IT1
                             43 	.globl _IE0
                             44 	.globl _IT0
                             45 	.globl _P3_7
                             46 	.globl _P3_6
                             47 	.globl _P3_5
                             48 	.globl _P3_4
                             49 	.globl _P3_3
                             50 	.globl _P3_2
                             51 	.globl _P3_1
                             52 	.globl _P3_0
                             53 	.globl _P2_7
                             54 	.globl _P2_6
                             55 	.globl _P2_5
                             56 	.globl _P2_4
                             57 	.globl _P2_3
                             58 	.globl _P2_2
                             59 	.globl _P2_1
                             60 	.globl _P2_0
                             61 	.globl _P1_7
                             62 	.globl _P1_6
                             63 	.globl _P1_5
                             64 	.globl _P1_4
                             65 	.globl _P1_3
                             66 	.globl _P1_2
                             67 	.globl _P1_1
                             68 	.globl _P1_0
                             69 	.globl _P0_7
                             70 	.globl _P0_6
                             71 	.globl _P0_5
                             72 	.globl _P0_4
                             73 	.globl _P0_3
                             74 	.globl _P0_2
                             75 	.globl _P0_1
                             76 	.globl _P0_0
                             77 	.globl _DMAC
                             78 	.globl _DMATA
                             79 	.globl _DMASA
                             80 	.globl _TMR2
                             81 	.globl _TMR1
                             82 	.globl _TMR0
                             83 	.globl _SRST
                             84 	.globl _B
                             85 	.globl _EIE
                             86 	.globl _ACC
                             87 	.globl _ADCON
                             88 	.globl _PSW
                             89 	.globl _TH2
                             90 	.globl _TL2
                             91 	.globl _RCAP2H
                             92 	.globl _RCAP2L
                             93 	.globl _T2CON
                             94 	.globl _CCEN
                             95 	.globl _IRCON
                             96 	.globl _S0RELH
                             97 	.globl _IP1
                             98 	.globl _IEN1
                             99 	.globl _DMAM1
                            100 	.globl _DMAM0
                            101 	.globl _DMASEL
                            102 	.globl _DMAC2
                            103 	.globl _DMAC1
                            104 	.globl _DMAC0
                            105 	.globl _P3
                            106 	.globl _S0RELL
                            107 	.globl _IP0
                            108 	.globl _IEN0
                            109 	.globl _DMAT2
                            110 	.globl _DMAT1
                            111 	.globl _DMAT0
                            112 	.globl _DMAS2
                            113 	.globl _DMAS1
                            114 	.globl _DMAS0
                            115 	.globl _P2
                            116 	.globl _IEN2
                            117 	.globl _SBUF
                            118 	.globl _SCON
                            119 	.globl _PSBANK
                            120 	.globl _DPS
                            121 	.globl _P1
                            122 	.globl _CKCON
                            123 	.globl _TH1
                            124 	.globl _TH0
                            125 	.globl _TL1
                            126 	.globl _TL0
                            127 	.globl _TMOD
                            128 	.globl _TCON
                            129 	.globl _PCON
                            130 	.globl _WDTREL
                            131 	.globl _DPH
                            132 	.globl _DPL
                            133 	.globl _P0
                            134 	.globl _sq_thrs_ratio_tb
                            135 	.globl _train_save_tb
                            136 	.globl _tx_tb
                            137 	.globl _UPHY_ANAREG_REV_0
                            138 	.globl _dfe_sm_save
                            139 	.globl _dfe_sm_dc
                            140 	.globl _dfe_sm
                            141 	.globl _cds28
                            142 	.globl _lnx_calx_align90_gm
                            143 	.globl _lnx_calx_align90_dac
                            144 	.globl _lnx_calx_align90_dummy_clk
                            145 	.globl _lnx_calx_eom_dpher
                            146 	.globl _lnx_calx_vdda_dll_eom_sel
                            147 	.globl _lnx_calx_dll_eom_gmsel
                            148 	.globl _lnx_calx_vdda_dll_sel
                            149 	.globl _lnx_calx_dll_gmsel
                            150 	.globl _lnx_calx_rxdcc_dll_hg
                            151 	.globl _lnx_calx_rxdcc_dll
                            152 	.globl _lnx_calx_txdcc_hg
                            153 	.globl _lnx_calx_txdcc
                            154 	.globl _lnx_calx_txdcc_pdiv_hg
                            155 	.globl _lnx_calx_txdcc_pdiv
                            156 	.globl _lnx_spdoft_tx_preset_index_lane
                            157 	.globl _lnx_cal_sellv_rxeomclk
                            158 	.globl _lnx_cal_sellv_rxsampler
                            159 	.globl _lnx_cal_sellv_txpre
                            160 	.globl _lnx_cal_sellv_rxdataclk
                            161 	.globl _lnx_cal_sellv_txclk
                            162 	.globl _lnx_cal_sellv_txdata
                            163 	.globl _lnx_cal_align90_gm
                            164 	.globl _lnx_cal_align90_dac
                            165 	.globl _lnx_cal_align90_dummy_clk
                            166 	.globl _lnx_cal_eom_dpher
                            167 	.globl _lnx_cal_vdda_dll_eom_sel
                            168 	.globl _lnx_cal_dll_eom_gmsel
                            169 	.globl _lnx_cal_vdda_dll_sel
                            170 	.globl _lnx_cal_dll_gmsel
                            171 	.globl _lnx_cal_rxdcc_eom_hg
                            172 	.globl _lnx_cal_rxdcc_eom
                            173 	.globl _lnx_cal_rxdcc_data_hg
                            174 	.globl _lnx_cal_rxdcc_data
                            175 	.globl _lnx_cal_rxdcc_dll_hg
                            176 	.globl _lnx_cal_rxdcc_dll
                            177 	.globl _lnx_cal_txdcc_hg
                            178 	.globl _lnx_cal_txdcc
                            179 	.globl _lnx_cal_txdcc_pdiv_hg
                            180 	.globl _lnx_cal_txdcc_pdiv
                            181 	.globl _cmx_cal_sllp_dac_fine_ring
                            182 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            183 	.globl _cmx_cal_pll_speed_ring
                            184 	.globl _cmx_cal_plldcc
                            185 	.globl _cmx_cal_lccap_lsb
                            186 	.globl _cmx_cal_lccap_msb
                            187 	.globl _cmx_cal_lcvco_dac_msb
                            188 	.globl _cmx_cal_lcvco_dac_lsb
                            189 	.globl _cmx_cal_lcvco_dac
                            190 	.globl _local_tx_preset_tb
                            191 	.globl _train_g0_index
                            192 	.globl _train_g1_index
                            193 	.globl _train_gn1_index
                            194 	.globl _phase_save
                            195 	.globl _txffe_save
                            196 	.globl _rc_save
                            197 	.globl _phy_mode_lane_table
                            198 	.globl _speedtable
                            199 	.globl _min_gen
                            200 	.globl _max_gen
                            201 	.globl _phy_mode_cmn_table
                            202 	.globl _ring_speedtable
                            203 	.globl _lc_speedtable
                            204 	.globl _TXTRAIN_IF_REG0
                            205 	.globl _CDS_READ_MISC1
                            206 	.globl _CDS_READ_MISC0
                            207 	.globl _DFE_READ_F0D_RIGHT_ODD
                            208 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            209 	.globl _DFE_READ_F0D_LEFT_ODD
                            210 	.globl _DFE_READ_F0D_LEFT_EVEN
                            211 	.globl _DFE_READ_F0D_ODD
                            212 	.globl _DFE_READ_F0D_EVEN
                            213 	.globl _DFE_READ_F0B_ODD
                            214 	.globl _DFE_READ_F0B_EVEN
                            215 	.globl _DFE_READ_F0A_ODD
                            216 	.globl _DFE_READ_F0A_EVEN
                            217 	.globl _DFE_READ_ODD_REG8
                            218 	.globl _DFE_READ_EVEN_REG8
                            219 	.globl _DFE_READ_ODD_REG7
                            220 	.globl _DFE_READ_ODD_REG6
                            221 	.globl _DFE_READ_ODD_REG5
                            222 	.globl _DFE_READ_ODD_REG4
                            223 	.globl _DFE_READ_ODD_REG3
                            224 	.globl _DFE_READ_ODD_REG2
                            225 	.globl _DFE_READ_ODD_REG1
                            226 	.globl _DFE_READ_ODD_REG0
                            227 	.globl _DFE_READ_EVEN_REG7
                            228 	.globl _DFE_READ_EVEN_REG6
                            229 	.globl _DFE_READ_EVEN_REG5
                            230 	.globl _DFE_READ_EVEN_REG4
                            231 	.globl _DFE_READ_EVEN_REG3
                            232 	.globl _DFE_READ_EVEN_REG2
                            233 	.globl _DFE_READ_EVEN_REG1
                            234 	.globl _DFE_READ_EVEN_REG0
                            235 	.globl _TX_TRAIN_IF_REG8
                            236 	.globl _TX_TRAIN_CTRL_LANE
                            237 	.globl _TX_TRAIN_IF_REG7
                            238 	.globl _TX_TRAIN_IF_REG6
                            239 	.globl _TX_TRAIN_IF_REG5
                            240 	.globl _TX_TRAIN_IF_REG4
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            243 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            244 	.globl _TX_AMP_CTRL_REG0
                            245 	.globl _TX_DRV_RD_OUT_REG0
                            246 	.globl _LINK_TRAIN_MODE0
                            247 	.globl _TX_EMPH_CTRL_REG0
                            248 	.globl _TX_TRAIN_DEFAULT_REG5
                            249 	.globl _TX_TRAIN_DEFAULT_REG4
                            250 	.globl _TX_TRAIN_DEFAULT_REG3
                            251 	.globl _TX_TRAIN_DEFAULT_REG2
                            252 	.globl _TX_TRAIN_DEFAULT_REG1
                            253 	.globl _TX_TRAIN_DEFAULT_REG0
                            254 	.globl _TX_TRAIN_DRIVER_REG2
                            255 	.globl _TX_TRAIN_DRIVER_REG1
                            256 	.globl _TX_TRAIN_DRIVER_REG0
                            257 	.globl _TX_TRAIN_PATTTERN_REG0
                            258 	.globl _TX_TRAIN_IF_REG3
                            259 	.globl _TX_TRAIN_IF_REG2
                            260 	.globl _TX_TRAIN_IF_REG1
                            261 	.globl _TX_TRAIN_IF_REG0
                            262 	.globl _DME_DEC_REG1
                            263 	.globl _DME_DEC_REG0
                            264 	.globl _DME_ENC_REG2
                            265 	.globl _DME_ENC_REG1
                            266 	.globl _DME_ENC_REG0
                            267 	.globl _END_XDAT_CMN
                            268 	.globl _MCU_INFO_13
                            269 	.globl _MCU_INFO_12
                            270 	.globl _MCU_INFO_5
                            271 	.globl _MCU_INFO_4
                            272 	.globl _SYNC_INFO
                            273 	.globl _CDS_EYE_CLK_THR
                            274 	.globl _TX_SAVE_4
                            275 	.globl _TX_SAVE_3
                            276 	.globl _TX_SAVE_2
                            277 	.globl _TX_SAVE_1
                            278 	.globl _TX_SAVE_0
                            279 	.globl _ETH_PRESET1_TB
                            280 	.globl _ETH_PRESET0_TB
                            281 	.globl _SAS_PRESET2_TB
                            282 	.globl _SAS_PRESET1_TB
                            283 	.globl _SAS_PRESET0_TB
                            284 	.globl _G_SELLV_RXSAMPLER
                            285 	.globl _G_SELLV_RXDATACLK
                            286 	.globl _G_SELLV_RXEOMCLK
                            287 	.globl _G_SELLV_TXPRE
                            288 	.globl _G_SELLV_TXDATA
                            289 	.globl _G_SELLV_TXCLK
                            290 	.globl _TIMER_SEL3
                            291 	.globl _TIMER_SEL2
                            292 	.globl _TIMER_SEL1
                            293 	.globl _MCU_CONFIG1
                            294 	.globl _LOOP_CNTS
                            295 	.globl _CAL_DATA1
                            296 	.globl _MCU_CONFIG
                            297 	.globl _CAL_STATUS_READ
                            298 	.globl _CAL_TIME_OUT_AND_DIS
                            299 	.globl _CON_CAL_STEP_SIZE5
                            300 	.globl _CON_CAL_STEP_SIZE4
                            301 	.globl _CON_CAL_STEP_SIZE3
                            302 	.globl _CON_CAL_STEP_SIZE2
                            303 	.globl _CON_CAL_STEP_SIZE1
                            304 	.globl _CONTROL_CONFIG9
                            305 	.globl _CONTROL_CONFIG8
                            306 	.globl _TRAIN_IF_CONFIG
                            307 	.globl _CAL_DATA0
                            308 	.globl _CONTROL_CONFIG7
                            309 	.globl _CONTROL_CONFIG6
                            310 	.globl _CONTROL_CONFIG5
                            311 	.globl _CONTROL_CONFIG4
                            312 	.globl _CONTROL_CONFIG3
                            313 	.globl _CONTROL_CONFIG2
                            314 	.globl _CONTROL_CONFIG1
                            315 	.globl _CONTROL_CONFIG0
                            316 	.globl _FW_REV
                            317 	.globl _CID_REG1
                            318 	.globl _CID_REG0
                            319 	.globl _CMN_MCU_REG
                            320 	.globl _SET_LANE_ISR
                            321 	.globl _CMN_ISR_MASK_1
                            322 	.globl _CMN_ISR_1
                            323 	.globl _CMN_MCU_TIMER3_CONTROL
                            324 	.globl _CMN_MCU_TIMER2_CONTROL
                            325 	.globl _CMN_MCU_TIMER1_CONTROL
                            326 	.globl _CMN_MCU_TIMER0_CONTROL
                            327 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            330 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            331 	.globl _CMN_MCU_TIMER_CONTROL
                            332 	.globl _CMN_CACHE_DEBUG1
                            333 	.globl _CMN_MCU_GPIO
                            334 	.globl _CMN_ISR_CLEAR_2
                            335 	.globl _CMN_ISR_MASK_2
                            336 	.globl _CMN_ISR_2
                            337 	.globl _MCU_INT_ADDR
                            338 	.globl _CMN_CACHE_DEBUG0
                            339 	.globl _MCU_SDT_CMN
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            342 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            343 	.globl _TEST5
                            344 	.globl _PM_CMN_REG2
                            345 	.globl _INPUT_CMN_PIN_REG3
                            346 	.globl __FIELDNAME_
                            347 	.globl _CMN_CALIBRATION
                            348 	.globl _OUTPUT_CMN_PIN_REG0
                            349 	.globl _SPD_CMN_REG1
                            350 	.globl _CLKGEN_CMN_REG1
                            351 	.globl _PLLCAL_REG1
                            352 	.globl _PLLCAL_REG0
                            353 	.globl _ANA_TSEN_CONTROL
                            354 	.globl _INPUT_CMN_PIN_REG2
                            355 	.globl _INPUT_CMN_PIN_REG1
                            356 	.globl _INPUT_CMN_PIN_REG0
                            357 	.globl _PM_CMN_REG1
                            358 	.globl _SYSTEM
                            359 	.globl _TEST4
                            360 	.globl _TEST3
                            361 	.globl _TEST2
                            362 	.globl _TEST1
                            363 	.globl _TEST0
                            364 	.globl _MCU_SYNC2
                            365 	.globl _MCU_SYNC1
                            366 	.globl _MEM_IRQ_CLEAR
                            367 	.globl _APB_CONTROL_REG
                            368 	.globl _ANA_IF_CMN_REG0
                            369 	.globl _MEM_IRQ_MASK
                            370 	.globl _MEM_IRQ
                            371 	.globl _ANA_IF_CMN_REG1
                            372 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            373 	.globl _MCU_INFO_3
                            374 	.globl _MCU_INFO_2
                            375 	.globl _MCU_INFO_1
                            376 	.globl _MCU_INFO_0
                            377 	.globl _MEMORY_CONTROL_4
                            378 	.globl _MEMORY_CONTROL_3
                            379 	.globl _MEMORY_CONTROL_2
                            380 	.globl _MEMORY_CONTROL_1
                            381 	.globl _MEMORY_CONTROL_0
                            382 	.globl _MCU_DEBUG1
                            383 	.globl _MCU_DEBUG0
                            384 	.globl _MCU_CONTROL_4
                            385 	.globl _MCU_CONTROL_3
                            386 	.globl _MCU_CONTROL_2
                            387 	.globl _MCU_CONTROL_1
                            388 	.globl _MCU_CONTROL_0
                            389 	.globl _GLOB_L1_SUBSTATES_CFG
                            390 	.globl _GLOB_PIPE_REVISION
                            391 	.globl _GLOB_BIST_DATA_HI
                            392 	.globl _GLOB_BIST_SEQR_CFG
                            393 	.globl _GLOB_BIST_RESULT
                            394 	.globl _GLOB_BIST_MASK
                            395 	.globl _GLOB_BIST_START
                            396 	.globl _GLOB_BIST_LANE_TYPE
                            397 	.globl _GLOB_BIST_CTRL
                            398 	.globl _GLOB_DP_BAL_CFG4
                            399 	.globl _GLOB_DP_BAL_CFG2
                            400 	.globl _GLOB_DP_BAL_CFG0
                            401 	.globl _GLOB_PM_DP_CTRL
                            402 	.globl _GLOB_COUNTER_HI
                            403 	.globl _GLOB_COUNTER_CTRL
                            404 	.globl _GLOB_PM_CFG0
                            405 	.globl _GLOB_DP_SAL_CFG5
                            406 	.globl _GLOB_DP_SAL_CFG3
                            407 	.globl _GLOB_DP_SAL_CFG1
                            408 	.globl _GLOB_DP_SAL_CFG
                            409 	.globl _GLOB_MISC_CTRL
                            410 	.globl _GLOB_CLK_SRC_HI
                            411 	.globl _GLOB_CLK_SRC_LO
                            412 	.globl _GLOB_RST_CLK_CTRL
                            413 	.globl _DFE_STATIC_REG6
                            414 	.globl _DFE_STATIC_REG5
                            415 	.globl _DFE_STATIC_REG4
                            416 	.globl _DFE_STATIC_REG3
                            417 	.globl _DFE_STATIC_REG1
                            418 	.globl _DFE_STATIC_REG0
                            419 	.globl _RX_CMN_0
                            420 	.globl _SRIS_REG1
                            421 	.globl _SRIS_REG0
                            422 	.globl _DTX_PHY_ALIGN_REG2
                            423 	.globl _DTX_PHY_ALIGN_REG1
                            424 	.globl _DTX_PHY_ALIGN_REG0
                            425 	.globl _DTX_REG4
                            426 	.globl _DTX_REG3
                            427 	.globl _DTX_REG2
                            428 	.globl _DTX_REG1
                            429 	.globl _DTX_REG0
                            430 	.globl _TX_CMN_REG
                            431 	.globl _END_XDAT_LANE
                            432 	.globl _TRAIN_CONTROL_17
                            433 	.globl _TRAIN_CONTROL_16
                            434 	.globl _TRAIN_CONTROL_15
                            435 	.globl _TRAIN_CONTROL_14
                            436 	.globl _TRAIN_CONTROL_13
                            437 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            438 	.globl _ESM_POP_N_CNT_LOW_LANE
                            439 	.globl _TRAIN_CONTROL_12
                            440 	.globl _TRAIN_CONTROL_11
                            441 	.globl _TRAIN_CONTROL_10
                            442 	.globl _TRAIN_CONTROL_9
                            443 	.globl _TRAIN_CONTROL_8
                            444 	.globl _TRAIN_CONTROL_7
                            445 	.globl _TRAIN_CONTROL_6
                            446 	.globl _TRAIN_CONTROL_5
                            447 	.globl _TRAIN_CONTROL_4
                            448 	.globl _TRAIN_CONTROL_3
                            449 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            450 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            451 	.globl _ESM_POP_P_CNT_LOW_LANE
                            452 	.globl _CDS_CTRL_REG1
                            453 	.globl _CDS_CTRL_REG0
                            454 	.globl _DFE_CONTROL_11
                            455 	.globl _DFE_CONTROL_10
                            456 	.globl _DFE_CONTROL_9
                            457 	.globl _DFE_CONTROL_8
                            458 	.globl _DFE_CONTROL_7
                            459 	.globl _DFE_TEST_5
                            460 	.globl _DFE_TEST_4
                            461 	.globl _DFE_TEST_1
                            462 	.globl _DFE_TEST_0
                            463 	.globl _DFE_CONTROL_6
                            464 	.globl _TRAIN_PARA_3
                            465 	.globl _TRAIN_PARA_2
                            466 	.globl _TRAIN_PARA_1
                            467 	.globl _TRAIN_PARA_0
                            468 	.globl _DLL_CAL
                            469 	.globl _RPTA_CONFIG_1
                            470 	.globl _RPTA_CONFIG_0
                            471 	.globl _TRAIN_CONTROL_2
                            472 	.globl _TRAIN_CONTROL_1
                            473 	.globl _TRAIN_CONTROL_0
                            474 	.globl _DFE_CONTROL_5
                            475 	.globl _DFE_CONTROL_4
                            476 	.globl _DFE_CONTROL_3
                            477 	.globl _DFE_CONTROL_2
                            478 	.globl _DFE_CONTROL_1
                            479 	.globl _DFE_CONTROL_0
                            480 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            482 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            483 	.globl _PHY_LOCAL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            485 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            486 	.globl _CAL_SAVE_DATA3_LANE
                            487 	.globl _CAL_SAVE_DATA2_LANE
                            488 	.globl _CAL_SAVE_DATA1_LANE
                            489 	.globl _CAL_CTRL4_LANE
                            490 	.globl _CAL_CTRL3_LANE
                            491 	.globl _CAL_CTRL2_LANE
                            492 	.globl _CAL_CTRL1_LANE
                            493 	.globl _LANE_MARGIN_REG0
                            494 	.globl _EOM_VLD_REG4
                            495 	.globl _EOM_REG0
                            496 	.globl _EOM_ERR_REG3
                            497 	.globl _EOM_ERR_REG2
                            498 	.globl _EOM_ERR_REG1
                            499 	.globl _EOM_ERR_REG0
                            500 	.globl _EOM_VLD_REG3
                            501 	.globl _EOM_VLD_REG2
                            502 	.globl _EOM_VLD_REG1
                            503 	.globl _EOM_VLD_REG0
                            504 	.globl _DFE_STATIC_LANE_REG6
                            505 	.globl _DFE_STATIC_LANE_REG5
                            506 	.globl _DFE_STATIC_LANE_REG4
                            507 	.globl _DFE_STATIC_LANE_REG3
                            508 	.globl _DFE_STATIC_LANE_REG1
                            509 	.globl _DFE_STATIC_LANE_REG0
                            510 	.globl _DFE_DCE_REG0
                            511 	.globl _CAL_OFST_REG2
                            512 	.globl _CAL_OFST_REG1
                            513 	.globl _CAL_OFST_REG0
                            514 	.globl _DFE_READ_ODD_2C_REG8
                            515 	.globl _DFE_READ_EVEN_2C_REG8
                            516 	.globl _DFE_READ_ODD_2C_REG7
                            517 	.globl _DFE_READ_ODD_2C_REG6
                            518 	.globl _DFE_READ_ODD_2C_REG5
                            519 	.globl _DFE_READ_ODD_2C_REG4
                            520 	.globl _DFE_READ_ODD_2C_REG3
                            521 	.globl _DFE_READ_ODD_2C_REG2
                            522 	.globl _DFE_READ_ODD_2C_REG1
                            523 	.globl _DFE_READ_ODD_2C_REG0
                            524 	.globl _DFE_READ_EVEN_2C_REG7
                            525 	.globl _DFE_READ_EVEN_2C_REG6
                            526 	.globl _DFE_READ_EVEN_2C_REG5
                            527 	.globl _DFE_READ_EVEN_2C_REG4
                            528 	.globl _DFE_READ_EVEN_2C_REG3
                            529 	.globl _DFE_READ_EVEN_2C_REG2
                            530 	.globl _DFE_READ_EVEN_2C_REG1
                            531 	.globl _DFE_READ_EVEN_2C_REG0
                            532 	.globl _DFE_READ_ODD_SM_REG8
                            533 	.globl _DFE_READ_EVEN_SM_REG8
                            534 	.globl _DFE_READ_ODD_SM_REG7
                            535 	.globl _DFE_READ_ODD_SM_REG6
                            536 	.globl _DFE_READ_ODD_SM_REG5
                            537 	.globl _DFE_READ_ODD_SM_REG4
                            538 	.globl _DFE_READ_ODD_SM_REG3
                            539 	.globl _DFE_READ_ODD_SM_REG2
                            540 	.globl _DFE_READ_ODD_SM_REG1
                            541 	.globl _DFE_READ_ODD_SM_REG0
                            542 	.globl _DFE_READ_EVEN_SM_REG7
                            543 	.globl _DFE_READ_EVEN_SM_REG6
                            544 	.globl _DFE_READ_EVEN_SM_REG5
                            545 	.globl _DFE_READ_EVEN_SM_REG4
                            546 	.globl _DFE_READ_EVEN_SM_REG3
                            547 	.globl _DFE_READ_EVEN_SM_REG2
                            548 	.globl _DFE_READ_EVEN_SM_REG1
                            549 	.globl _DFE_READ_EVEN_SM_REG0
                            550 	.globl _DFE_FEXT_ODD_REG7
                            551 	.globl _DFE_FEXT_ODD_REG6
                            552 	.globl _DFE_FEXT_ODD_REG5
                            553 	.globl _DFE_FEXT_ODD_REG4
                            554 	.globl _DFE_FEXT_ODD_REG3
                            555 	.globl _DFE_FEXT_ODD_REG2
                            556 	.globl _DFE_FEXT_ODD_REG1
                            557 	.globl _DFE_FEXT_ODD_REG0
                            558 	.globl _DFE_FEXT_EVEN_REG7
                            559 	.globl _DFE_FEXT_EVEN_REG6
                            560 	.globl _DFE_FEXT_EVEN_REG5
                            561 	.globl _DFE_FEXT_EVEN_REG4
                            562 	.globl _DFE_FEXT_EVEN_REG3
                            563 	.globl _DFE_FEXT_EVEN_REG2
                            564 	.globl _DFE_FEXT_EVEN_REG1
                            565 	.globl _DFE_FEXT_EVEN_REG0
                            566 	.globl _DFE_DC_ODD_REG8
                            567 	.globl _DFE_DC_EVEN_REG8
                            568 	.globl _DFE_FEN_ODD_REG
                            569 	.globl _DFE_FEN_EVEN_REG
                            570 	.globl _DFE_STEP_REG1
                            571 	.globl _DFE_STEP_REG0
                            572 	.globl _DFE_ANA_REG1
                            573 	.globl _DFE_ANA_REG0
                            574 	.globl _DFE_CTRL_REG4
                            575 	.globl _RX_EQ_CLK_CTRL
                            576 	.globl _DFE_CTRL_REG3
                            577 	.globl _DFE_CTRL_REG2
                            578 	.globl _DFE_CTRL_REG1
                            579 	.globl _DFE_CTRL_REG0
                            580 	.globl _PT_COUNTER2
                            581 	.globl _PT_COUNTER1
                            582 	.globl _PT_COUNTER0
                            583 	.globl _PT_USER_PATTERN2
                            584 	.globl _PT_USER_PATTERN1
                            585 	.globl _PT_USER_PATTERN0
                            586 	.globl _PT_CONTROL1
                            587 	.globl _PT_CONTROL0
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            589 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            590 	.globl _MEM_ECC_ERR_ADDRESS0
                            591 	.globl _MCU_COMMAND0
                            592 	.globl _MCU_INT_CONTROL_13
                            593 	.globl _MCU_WDT_LANE
                            594 	.globl _MCU_IRQ_ISR_LANE
                            595 	.globl _ANA_IF_DFEO_REG0
                            596 	.globl _ANA_IF_DFEE_REG0
                            597 	.globl _ANA_IF_TRX_REG0
                            598 	.globl _EXT_INT_CONTROL
                            599 	.globl _MCU_DEBUG_LANE
                            600 	.globl _MCU_DEBUG3_LANE
                            601 	.globl _MCU_DEBUG2_LANE
                            602 	.globl _MCU_DEBUG1_LANE
                            603 	.globl _MCU_DEBUG0_LANE
                            604 	.globl _MCU_TIMER_CTRL_7_LANE
                            605 	.globl _MCU_TIMER_CTRL_6_LANE
                            606 	.globl _MCU_TIMER_CTRL_5_LANE
                            607 	.globl _MCU_TIMER_CTRL_4_LANE
                            608 	.globl _MCU_TIMER_CTRL_3_LANE
                            609 	.globl _MCU_TIMER_CTRL_2_LANE
                            610 	.globl _MCU_TIMER_CTRL_1_LANE
                            611 	.globl _MCU_MEM_REG2_LANE
                            612 	.globl _MCU_MEM_REG1_LANE
                            613 	.globl _MCU_IRQ_MASK_LANE
                            614 	.globl _MCU_IRQ_LANE
                            615 	.globl _MCU_TIMER3_CONTROL
                            616 	.globl _MCU_TIMER2_CONTROL
                            617 	.globl _MCU_TIMER1_CONTROL
                            618 	.globl _MCU_TIMER0_CONTROL
                            619 	.globl _MCU_TIMER_CONTROL
                            620 	.globl _MCU_INT12_CONTROL
                            621 	.globl _MCU_INT11_CONTROL
                            622 	.globl _MCU_INT10_CONTROL
                            623 	.globl _MCU_INT9_CONTROL
                            624 	.globl _MCU_INT8_CONTROL
                            625 	.globl _MCU_INT7_CONTROL
                            626 	.globl _MCU_INT6_CONTROL
                            627 	.globl _MCU_INT5_CONTROL
                            628 	.globl _MCU_INT4_CONTROL
                            629 	.globl _MCU_INT3_CONTROL
                            630 	.globl _MCU_INT2_CONTROL
                            631 	.globl _MCU_INT1_CONTROL
                            632 	.globl _MCU_INT0_CONTROL
                            633 	.globl _MCU_STATUS3_LANE
                            634 	.globl _MCU_STATUS2_LANE
                            635 	.globl _MCU_STATUS1_LANE
                            636 	.globl _MCU_STATUS0_LANE
                            637 	.globl _LANE_SYSTEM0
                            638 	.globl _CACHE_DEBUG1
                            639 	.globl _CACHE_DEBUG0
                            640 	.globl _MCU_GPIO
                            641 	.globl _MCU_CONTROL_LANE
                            642 	.globl _LANE_32G_PRESET_CFG16_LANE
                            643 	.globl _LANE_32G_PRESET_CFG14_LANE
                            644 	.globl _LANE_32G_PRESET_CFG12_LANE
                            645 	.globl _LANE_32G_PRESET_CFG10_LANE
                            646 	.globl _LANE_32G_PRESET_CFG8_LANE
                            647 	.globl _LANE_32G_PRESET_CFG6_LANE
                            648 	.globl _LANE_32G_PRESET_CFG4_LANE
                            649 	.globl _LANE_32G_PRESET_CFG2_LANE
                            650 	.globl _LANE_32G_PRESET_CFG0_LANE
                            651 	.globl _LANE_EQ_32G_CFG0_LANE
                            652 	.globl _LANE_16G_PRESET_CFG16_LANE
                            653 	.globl _LANE_16G_PRESET_CFG14_LANE
                            654 	.globl _LANE_16G_PRESET_CFG12_LANE
                            655 	.globl _LANE_16G_PRESET_CFG10_LANE
                            656 	.globl _LANE_16G_PRESET_CFG8_LANE
                            657 	.globl _LANE_16G_PRESET_CFG6_LANE
                            658 	.globl _LANE_16G_PRESET_CFG4_LANE
                            659 	.globl _LANE_16G_PRESET_CFG2_LANE
                            660 	.globl _LANE_16G_PRESET_CFG0_LANE
                            661 	.globl _LANE_EQ_16G_CFG0_LANE
                            662 	.globl _LANE_REMOTE_SET_LANE
                            663 	.globl _LANE_COEFF_MAX0_LANE
                            664 	.globl _LANE_PRESET_CFG16_LANE
                            665 	.globl _LANE_PRESET_CFG14_LANE
                            666 	.globl _LANE_PRESET_CFG12_LANE
                            667 	.globl _LANE_PRESET_CFG10_LANE
                            668 	.globl _LANE_PRESET_CFG8_LANE
                            669 	.globl _LANE_PRESET_CFG6_LANE
                            670 	.globl _LANE_PRESET_CFG4_LANE
                            671 	.globl _LANE_PRESET_CFG2_LANE
                            672 	.globl _LANE_PRESET_CFG0_LANE
                            673 	.globl _LANE_EQ_CFG1_LANE
                            674 	.globl _LANE_EQ_CFG0_LANE
                            675 	.globl _LANE_USB_DP_CFG2_LANE
                            676 	.globl _LANE_USB_DP_CFG1_LANE
                            677 	.globl _LANE_DP_PIE8_CFG0_LANE
                            678 	.globl _LANE_CFG_STATUS3_LANE
                            679 	.globl _LANE_CFG4
                            680 	.globl _LANE_CFG2_LANE
                            681 	.globl _LANE_CFG_STATUS2_LANE
                            682 	.globl _LANE_STATUS0
                            683 	.globl _LANE_CFG0
                            684 	.globl _SQ_REG0
                            685 	.globl _DTL_REG3
                            686 	.globl _DTL_REG2
                            687 	.globl _DTL_REG1
                            688 	.globl _DTL_REG0
                            689 	.globl _RX_LANE_INTERRUPT_REG1
                            690 	.globl _RX_CALIBRATION_REG
                            691 	.globl _INPUT_RX_PIN_REG3_LANE
                            692 	.globl _RX_DATA_PATH_REG
                            693 	.globl _RX_LANE_INTERRUPT_MASK
                            694 	.globl _RX_LANE_INTERRUPT
                            695 	.globl _CDR_LOCK_REG
                            696 	.globl _FRAME_SYNC_DET_REG6
                            697 	.globl _FRAME_SYNC_DET_REG5
                            698 	.globl _FRAME_SYNC_DET_REG4
                            699 	.globl _FRAME_SYNC_DET_REG3
                            700 	.globl _FRAME_SYNC_DET_REG2
                            701 	.globl _FRAME_SYNC_DET_REG1
                            702 	.globl _FRAME_SYNC_DET_REG0
                            703 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            704 	.globl _DIG_RX_RSVD_REG0
                            705 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            706 	.globl _INPUT_RX_PIN_REG2_LANE
                            707 	.globl _INPUT_RX_PIN_REG1_LANE
                            708 	.globl _INPUT_RX_PIN_REG0_LANE
                            709 	.globl _RX_SYSTEM_LANE
                            710 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            711 	.globl _MON_TOP
                            712 	.globl _ANALOG_TX_REALTIME_REG_1
                            713 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            714 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            715 	.globl __FIELDNAME__LANE
                            716 	.globl _INPUT_TX_PIN_REG5_LANE
                            717 	.globl _DIG_TX_RSVD_REG0
                            718 	.globl _TX_CALIBRATION_LANE
                            719 	.globl _INPUT_TX_PIN_REG4_LANE
                            720 	.globl _TX_SYSTEM_LANE
                            721 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            722 	.globl _SPD_CTRL_INTERRUPT_REG2
                            723 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            724 	.globl _TX_SPEED_CONVERT_LANE
                            725 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            726 	.globl _PM_CTRL_INTERRUPT_REG2
                            727 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            728 	.globl _INPUT_TX_PIN_REG3_LANE
                            729 	.globl _INPUT_TX_PIN_REG2_LANE
                            730 	.globl _INPUT_TX_PIN_REG1_LANE
                            731 	.globl _INPUT_TX_PIN_REG0_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            733 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            820 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            821 	.globl _ANA_DFEO_REG_0B
                            822 	.globl _ANA_DFEO_REG_0A
                            823 	.globl _ANA_DFEO_REG_09
                            824 	.globl _ANA_DFEO_REG_08
                            825 	.globl _ANA_DFEO_REG_07
                            826 	.globl _ANA_DFEO_REG_06
                            827 	.globl _ANA_DFEO_REG_05
                            828 	.globl _ANA_DFEO_REG_04
                            829 	.globl _ANA_DFEO_REG_03
                            830 	.globl _ANA_DFEO_REG_02
                            831 	.globl _ANA_DFEO_REG_01
                            832 	.globl _ANA_DFEO_REG_00
                            833 	.globl _ANA_DFEO_REG_27
                            834 	.globl _ANA_DFEO_REG_26
                            835 	.globl _ANA_DFEO_REG_25
                            836 	.globl _ANA_DFEO_REG_24
                            837 	.globl _ANA_DFEO_REG_23
                            838 	.globl _ANA_DFEO_REG_22
                            839 	.globl _ANA_DFEO_REG_21
                            840 	.globl _ANA_DFEO_REG_20
                            841 	.globl _ANA_DFEO_REG_1F
                            842 	.globl _ANA_DFEO_REG_1E
                            843 	.globl _ANA_DFEO_REG_1D
                            844 	.globl _ANA_DFEO_REG_1C
                            845 	.globl _ANA_DFEO_REG_1B
                            846 	.globl _ANA_DFEO_REG_1A
                            847 	.globl _ANA_DFEO_REG_19
                            848 	.globl _ANA_DFEO_REG_18
                            849 	.globl _ANA_DFEO_REG_17
                            850 	.globl _ANA_DFEO_REG_16
                            851 	.globl _ANA_DFEO_REG_15
                            852 	.globl _ANA_DFEO_REG_14
                            853 	.globl _ANA_DFEO_REG_13
                            854 	.globl _ANA_DFEO_REG_12
                            855 	.globl _ANA_DFEO_REG_11
                            856 	.globl _ANA_DFEO_REG_10
                            857 	.globl _ANA_DFEO_REG_0F
                            858 	.globl _ANA_DFEO_REG_0E
                            859 	.globl _ANA_DFEO_REG_0D
                            860 	.globl _ANA_DFEO_REG_0C
                            861 	.globl _ANA_DFEE_REG_1D
                            862 	.globl _ANA_DFEE_REG_1C
                            863 	.globl _ANA_DFEE_REG_1B
                            864 	.globl _ANA_DFEE_REG_1A
                            865 	.globl _ANA_DFEE_REG_19
                            866 	.globl _ANA_DFEE_REG_18
                            867 	.globl _ANA_DFEE_REG_17
                            868 	.globl _ANA_DFEE_REG_16
                            869 	.globl _ANA_DFEE_REG_15
                            870 	.globl _ANA_DFEE_REG_14
                            871 	.globl _ANA_DFEE_REG_13
                            872 	.globl _ANA_DFEE_REG_12
                            873 	.globl _ANA_DFEE_REG_11
                            874 	.globl _ANA_DFEE_REG_10
                            875 	.globl _ANA_DFEE_REG_0F
                            876 	.globl _ANA_DFEE_REG_0E
                            877 	.globl _ANA_DFEE_REG_0D
                            878 	.globl _ANA_DFEE_REG_0C
                            879 	.globl _ANA_DFEE_REG_0B
                            880 	.globl _ANA_DFEE_REG_0A
                            881 	.globl _ANA_DFEE_REG_09
                            882 	.globl _ANA_DFEE_REG_08
                            883 	.globl _ANA_DFEE_REG_07
                            884 	.globl _ANA_DFEE_REG_06
                            885 	.globl _ANA_DFEE_REG_05
                            886 	.globl _ANA_DFEE_REG_04
                            887 	.globl _ANA_DFEE_REG_03
                            888 	.globl _ANA_DFEE_REG_02
                            889 	.globl _ANA_DFEE_REG_01
                            890 	.globl _ANA_DFEE_REG_00
                            891 	.globl _ANA_DFEE_REG_27
                            892 	.globl _ANA_DFEE_REG_26
                            893 	.globl _ANA_DFEE_REG_25
                            894 	.globl _ANA_DFEE_REG_24
                            895 	.globl _ANA_DFEE_REG_23
                            896 	.globl _ANA_DFEE_REG_22
                            897 	.globl _ANA_DFEE_REG_21
                            898 	.globl _ANA_DFEE_REG_20
                            899 	.globl _ANA_DFEE_REG_1F
                            900 	.globl _ANA_DFEE_REG_1E
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            933 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            963 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            979 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            980 	.globl _pll_temp_force_idle
                            981 	.globl _pll_temp_jump_idle
                            982 	.globl _pll_tempc_speed_adj
                            983 	.globl _pll_temp_cal
                            984 	.globl _load_init_temp_table
                            985 ;--------------------------------------------------------
                            986 ; special function registers
                            987 ;--------------------------------------------------------
                            988 	.area RSEG    (ABS,DATA)
   0000                     989 	.org 0x0000
                    0080    990 _P0	=	0x0080
                    0082    991 _DPL	=	0x0082
                    0083    992 _DPH	=	0x0083
                    0086    993 _WDTREL	=	0x0086
                    0087    994 _PCON	=	0x0087
                    0088    995 _TCON	=	0x0088
                    0089    996 _TMOD	=	0x0089
                    008A    997 _TL0	=	0x008a
                    008B    998 _TL1	=	0x008b
                    008C    999 _TH0	=	0x008c
                    008D   1000 _TH1	=	0x008d
                    008E   1001 _CKCON	=	0x008e
                    0090   1002 _P1	=	0x0090
                    0092   1003 _DPS	=	0x0092
                    0094   1004 _PSBANK	=	0x0094
                    0098   1005 _SCON	=	0x0098
                    0099   1006 _SBUF	=	0x0099
                    009A   1007 _IEN2	=	0x009a
                    00A0   1008 _P2	=	0x00a0
                    00A1   1009 _DMAS0	=	0x00a1
                    00A2   1010 _DMAS1	=	0x00a2
                    00A3   1011 _DMAS2	=	0x00a3
                    00A4   1012 _DMAT0	=	0x00a4
                    00A5   1013 _DMAT1	=	0x00a5
                    00A6   1014 _DMAT2	=	0x00a6
                    00A8   1015 _IEN0	=	0x00a8
                    00A9   1016 _IP0	=	0x00a9
                    00AA   1017 _S0RELL	=	0x00aa
                    00B0   1018 _P3	=	0x00b0
                    00B1   1019 _DMAC0	=	0x00b1
                    00B2   1020 _DMAC1	=	0x00b2
                    00B3   1021 _DMAC2	=	0x00b3
                    00B4   1022 _DMASEL	=	0x00b4
                    00B5   1023 _DMAM0	=	0x00b5
                    00B6   1024 _DMAM1	=	0x00b6
                    00B8   1025 _IEN1	=	0x00b8
                    00B9   1026 _IP1	=	0x00b9
                    00BA   1027 _S0RELH	=	0x00ba
                    00C0   1028 _IRCON	=	0x00c0
                    00C1   1029 _CCEN	=	0x00c1
                    00C8   1030 _T2CON	=	0x00c8
                    00CA   1031 _RCAP2L	=	0x00ca
                    00CB   1032 _RCAP2H	=	0x00cb
                    00CC   1033 _TL2	=	0x00cc
                    00CD   1034 _TH2	=	0x00cd
                    00D0   1035 _PSW	=	0x00d0
                    00D8   1036 _ADCON	=	0x00d8
                    00E0   1037 _ACC	=	0x00e0
                    00E8   1038 _EIE	=	0x00e8
                    00F0   1039 _B	=	0x00f0
                    00F7   1040 _SRST	=	0x00f7
                    8C8A   1041 _TMR0	=	0x8c8a
                    8D8B   1042 _TMR1	=	0x8d8b
                    CDCC   1043 _TMR2	=	0xcdcc
                    A2A1   1044 _DMASA	=	0xa2a1
                    A5A4   1045 _DMATA	=	0xa5a4
                    B2B1   1046 _DMAC	=	0xb2b1
                           1047 ;--------------------------------------------------------
                           1048 ; special function bits
                           1049 ;--------------------------------------------------------
                           1050 	.area RSEG    (ABS,DATA)
   0000                    1051 	.org 0x0000
                    0080   1052 _P0_0	=	0x0080
                    0081   1053 _P0_1	=	0x0081
                    0082   1054 _P0_2	=	0x0082
                    0083   1055 _P0_3	=	0x0083
                    0084   1056 _P0_4	=	0x0084
                    0085   1057 _P0_5	=	0x0085
                    0086   1058 _P0_6	=	0x0086
                    0087   1059 _P0_7	=	0x0087
                    0090   1060 _P1_0	=	0x0090
                    0091   1061 _P1_1	=	0x0091
                    0092   1062 _P1_2	=	0x0092
                    0093   1063 _P1_3	=	0x0093
                    0094   1064 _P1_4	=	0x0094
                    0095   1065 _P1_5	=	0x0095
                    0096   1066 _P1_6	=	0x0096
                    0097   1067 _P1_7	=	0x0097
                    00A0   1068 _P2_0	=	0x00a0
                    00A1   1069 _P2_1	=	0x00a1
                    00A2   1070 _P2_2	=	0x00a2
                    00A3   1071 _P2_3	=	0x00a3
                    00A4   1072 _P2_4	=	0x00a4
                    00A5   1073 _P2_5	=	0x00a5
                    00A6   1074 _P2_6	=	0x00a6
                    00A7   1075 _P2_7	=	0x00a7
                    00B0   1076 _P3_0	=	0x00b0
                    00B1   1077 _P3_1	=	0x00b1
                    00B2   1078 _P3_2	=	0x00b2
                    00B3   1079 _P3_3	=	0x00b3
                    00B4   1080 _P3_4	=	0x00b4
                    00B5   1081 _P3_5	=	0x00b5
                    00B6   1082 _P3_6	=	0x00b6
                    00B7   1083 _P3_7	=	0x00b7
                    0088   1084 _IT0	=	0x0088
                    0089   1085 _IE0	=	0x0089
                    008A   1086 _IT1	=	0x008a
                    008B   1087 _IE1	=	0x008b
                    008C   1088 _TR0	=	0x008c
                    008D   1089 _TF0	=	0x008d
                    008E   1090 _TR1	=	0x008e
                    008F   1091 _TF1	=	0x008f
                    00A8   1092 _EX0	=	0x00a8
                    00A9   1093 _ET0	=	0x00a9
                    00AA   1094 _EX1	=	0x00aa
                    00AB   1095 _ET1	=	0x00ab
                    00AC   1096 _ES	=	0x00ac
                    00AD   1097 _ET2	=	0x00ad
                    00AE   1098 _WDT	=	0x00ae
                    00AF   1099 _EA	=	0x00af
                    00B8   1100 _EX7	=	0x00b8
                    00B9   1101 _EX2	=	0x00b9
                    00BA   1102 _EX3	=	0x00ba
                    00BB   1103 _EX4	=	0x00bb
                    00BC   1104 _EX5	=	0x00bc
                    00BD   1105 _EX6	=	0x00bd
                    00BE   1106 _PS1	=	0x00be
                    009A   1107 _ES1	=	0x009a
                    009B   1108 _EX8	=	0x009b
                    009C   1109 _EX9	=	0x009c
                    009D   1110 _EX10	=	0x009d
                    009E   1111 _EX11	=	0x009e
                    009F   1112 _EX12	=	0x009f
                    0098   1113 _RI	=	0x0098
                    0099   1114 _TI	=	0x0099
                    00C6   1115 _TF2	=	0x00c6
                           1116 ;--------------------------------------------------------
                           1117 ; overlayable register banks
                           1118 ;--------------------------------------------------------
                           1119 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1120 	.ds 8
                           1121 ;--------------------------------------------------------
                           1122 ; internal ram data
                           1123 ;--------------------------------------------------------
                           1124 	.area DSEG    (DATA)
                           1125 ;--------------------------------------------------------
                           1126 ; overlayable items in internal ram 
                           1127 ;--------------------------------------------------------
                           1128 	.area OSEG    (OVR,DATA)
                           1129 ;--------------------------------------------------------
                           1130 ; indirectly addressable internal ram data
                           1131 ;--------------------------------------------------------
                           1132 	.area ISEG    (DATA)
                           1133 ;--------------------------------------------------------
                           1134 ; absolute internal ram data
                           1135 ;--------------------------------------------------------
                           1136 	.area IABS    (ABS,DATA)
                           1137 	.area IABS    (ABS,DATA)
                           1138 ;--------------------------------------------------------
                           1139 ; bit data
                           1140 ;--------------------------------------------------------
                           1141 	.area BSEG    (BIT)
                           1142 ;--------------------------------------------------------
                           1143 ; paged external ram data
                           1144 ;--------------------------------------------------------
                           1145 	.area PSEG    (PAG,XDATA)
                           1146 ;--------------------------------------------------------
                           1147 ; external ram data
                           1148 ;--------------------------------------------------------
                           1149 	.area XSEG    (XDATA)
                    1000   1150 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1151 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1152 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1153 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1154 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1155 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1156 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1157 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1158 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1159 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1160 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1161 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1162 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1163 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1164 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1165 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1166 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1167 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1168 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1169 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1170 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1171 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1172 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1173 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1174 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1175 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1176 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1177 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1178 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1179 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1180 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1181 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1182 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1183 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1184 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1185 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1186 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1187 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1188 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1189 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1190 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1191 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1192 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1193 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1194 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1195 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1196 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1197 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1198 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1199 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1200 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1201 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1202 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1203 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1204 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1205 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1206 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1207 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1208 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1209 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1210 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1211 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1212 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1213 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1214 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1215 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1216 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1217 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1218 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1219 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1220 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1221 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1222 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1223 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1224 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1225 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1226 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1227 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1228 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1229 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1230 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1231 _ANA_DFEE_REG_20	=	0x0480
                    0484   1232 _ANA_DFEE_REG_21	=	0x0484
                    0488   1233 _ANA_DFEE_REG_22	=	0x0488
                    048C   1234 _ANA_DFEE_REG_23	=	0x048c
                    0490   1235 _ANA_DFEE_REG_24	=	0x0490
                    0494   1236 _ANA_DFEE_REG_25	=	0x0494
                    0498   1237 _ANA_DFEE_REG_26	=	0x0498
                    049C   1238 _ANA_DFEE_REG_27	=	0x049c
                    0400   1239 _ANA_DFEE_REG_00	=	0x0400
                    0404   1240 _ANA_DFEE_REG_01	=	0x0404
                    0408   1241 _ANA_DFEE_REG_02	=	0x0408
                    040C   1242 _ANA_DFEE_REG_03	=	0x040c
                    0410   1243 _ANA_DFEE_REG_04	=	0x0410
                    0414   1244 _ANA_DFEE_REG_05	=	0x0414
                    0418   1245 _ANA_DFEE_REG_06	=	0x0418
                    041C   1246 _ANA_DFEE_REG_07	=	0x041c
                    0420   1247 _ANA_DFEE_REG_08	=	0x0420
                    0424   1248 _ANA_DFEE_REG_09	=	0x0424
                    0428   1249 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1250 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1251 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1252 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1253 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1254 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1255 _ANA_DFEE_REG_10	=	0x0440
                    0444   1256 _ANA_DFEE_REG_11	=	0x0444
                    0448   1257 _ANA_DFEE_REG_12	=	0x0448
                    044C   1258 _ANA_DFEE_REG_13	=	0x044c
                    0450   1259 _ANA_DFEE_REG_14	=	0x0450
                    0454   1260 _ANA_DFEE_REG_15	=	0x0454
                    0458   1261 _ANA_DFEE_REG_16	=	0x0458
                    045C   1262 _ANA_DFEE_REG_17	=	0x045c
                    0460   1263 _ANA_DFEE_REG_18	=	0x0460
                    0464   1264 _ANA_DFEE_REG_19	=	0x0464
                    0468   1265 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1266 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1267 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1268 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1269 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1270 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1271 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1272 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1273 _ANA_DFEO_REG_10	=	0x0840
                    0844   1274 _ANA_DFEO_REG_11	=	0x0844
                    0848   1275 _ANA_DFEO_REG_12	=	0x0848
                    084C   1276 _ANA_DFEO_REG_13	=	0x084c
                    0850   1277 _ANA_DFEO_REG_14	=	0x0850
                    0854   1278 _ANA_DFEO_REG_15	=	0x0854
                    0858   1279 _ANA_DFEO_REG_16	=	0x0858
                    085C   1280 _ANA_DFEO_REG_17	=	0x085c
                    0860   1281 _ANA_DFEO_REG_18	=	0x0860
                    0864   1282 _ANA_DFEO_REG_19	=	0x0864
                    0868   1283 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1284 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1285 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1286 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1287 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1288 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1289 _ANA_DFEO_REG_20	=	0x0880
                    0884   1290 _ANA_DFEO_REG_21	=	0x0884
                    0888   1291 _ANA_DFEO_REG_22	=	0x0888
                    088C   1292 _ANA_DFEO_REG_23	=	0x088c
                    0890   1293 _ANA_DFEO_REG_24	=	0x0890
                    0894   1294 _ANA_DFEO_REG_25	=	0x0894
                    0898   1295 _ANA_DFEO_REG_26	=	0x0898
                    089C   1296 _ANA_DFEO_REG_27	=	0x089c
                    0800   1297 _ANA_DFEO_REG_00	=	0x0800
                    0804   1298 _ANA_DFEO_REG_01	=	0x0804
                    0808   1299 _ANA_DFEO_REG_02	=	0x0808
                    080C   1300 _ANA_DFEO_REG_03	=	0x080c
                    0810   1301 _ANA_DFEO_REG_04	=	0x0810
                    0814   1302 _ANA_DFEO_REG_05	=	0x0814
                    0818   1303 _ANA_DFEO_REG_06	=	0x0818
                    081C   1304 _ANA_DFEO_REG_07	=	0x081c
                    0820   1305 _ANA_DFEO_REG_08	=	0x0820
                    0824   1306 _ANA_DFEO_REG_09	=	0x0824
                    0828   1307 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1308 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1309 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1310 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1311 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1312 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1313 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1314 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1315 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1316 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1317 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1318 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1319 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1320 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1321 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1322 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1323 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1324 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1325 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1326 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1327 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1328 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1329 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1330 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1331 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1332 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1333 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1334 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1335 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1336 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1337 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1338 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1339 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1340 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1341 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1342 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1343 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1344 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1345 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1346 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1347 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1348 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1349 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1350 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1351 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1352 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1353 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1354 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1355 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1356 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1357 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1358 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1359 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1360 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1361 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1362 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1363 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1364 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1365 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1366 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1367 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1368 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1369 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1370 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1371 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1372 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1373 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1374 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1375 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1376 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1377 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1378 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1379 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1380 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1381 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1382 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1383 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1384 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1385 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1386 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1387 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1388 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1389 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1390 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1391 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1392 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1393 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1394 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1395 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1396 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1397 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1398 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1399 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1400 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1401 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1402 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1403 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1404 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1405 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1406 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1407 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1408 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1409 _TX_SYSTEM_LANE	=	0x2034
                    203C   1410 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1411 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1412 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1413 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1414 __FIELDNAME__LANE	=	0x204c
                    2050   1415 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1416 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1417 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1418 _MON_TOP	=	0x205c
                    2100   1419 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1420 _RX_SYSTEM_LANE	=	0x2104
                    2108   1421 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1422 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1423 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1424 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1425 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1426 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1427 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1428 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1429 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1430 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1431 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1432 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1433 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1434 _CDR_LOCK_REG	=	0x213c
                    2140   1435 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1436 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1437 _RX_DATA_PATH_REG	=	0x2148
                    214C   1438 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1439 _RX_CALIBRATION_REG	=	0x2150
                    2158   1440 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1441 _DTL_REG0	=	0x2160
                    2164   1442 _DTL_REG1	=	0x2164
                    2168   1443 _DTL_REG2	=	0x2168
                    216C   1444 _DTL_REG3	=	0x216c
                    2170   1445 _SQ_REG0	=	0x2170
                    4000   1446 _LANE_CFG0	=	0x4000
                    4004   1447 _LANE_STATUS0	=	0x4004
                    4008   1448 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1449 _LANE_CFG2_LANE	=	0x400c
                    4010   1450 _LANE_CFG4	=	0x4010
                    4014   1451 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1452 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1453 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1454 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1455 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1456 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1457 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1458 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1459 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1460 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1461 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1462 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1463 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1464 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1465 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1466 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1467 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1468 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1469 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1470 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1471 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1472 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1473 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1474 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1475 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1476 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1477 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1478 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1479 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1480 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1481 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1482 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1483 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1484 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1485 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1486 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1487 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1488 _MCU_CONTROL_LANE	=	0x2200
                    2204   1489 _MCU_GPIO	=	0x2204
                    2208   1490 _CACHE_DEBUG0	=	0x2208
                    220C   1491 _CACHE_DEBUG1	=	0x220c
                    2210   1492 _LANE_SYSTEM0	=	0x2210
                    2230   1493 _MCU_STATUS0_LANE	=	0x2230
                    2234   1494 _MCU_STATUS1_LANE	=	0x2234
                    2238   1495 _MCU_STATUS2_LANE	=	0x2238
                    223C   1496 _MCU_STATUS3_LANE	=	0x223c
                    2240   1497 _MCU_INT0_CONTROL	=	0x2240
                    2244   1498 _MCU_INT1_CONTROL	=	0x2244
                    2248   1499 _MCU_INT2_CONTROL	=	0x2248
                    224C   1500 _MCU_INT3_CONTROL	=	0x224c
                    2250   1501 _MCU_INT4_CONTROL	=	0x2250
                    2254   1502 _MCU_INT5_CONTROL	=	0x2254
                    2258   1503 _MCU_INT6_CONTROL	=	0x2258
                    225C   1504 _MCU_INT7_CONTROL	=	0x225c
                    2260   1505 _MCU_INT8_CONTROL	=	0x2260
                    2264   1506 _MCU_INT9_CONTROL	=	0x2264
                    2268   1507 _MCU_INT10_CONTROL	=	0x2268
                    226C   1508 _MCU_INT11_CONTROL	=	0x226c
                    2270   1509 _MCU_INT12_CONTROL	=	0x2270
                    2274   1510 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1511 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1512 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1513 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1514 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1515 _MCU_IRQ_LANE	=	0x2288
                    228C   1516 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1517 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1518 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1519 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1520 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1521 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1522 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1523 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1524 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1525 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1526 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1527 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1528 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1529 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1530 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1531 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1532 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1533 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1534 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1535 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1536 _MCU_WDT_LANE	=	0x22dc
                    22E0   1537 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1538 _MCU_COMMAND0	=	0x22e4
                    22F4   1539 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1540 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1541 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1542 _PT_CONTROL0	=	0x2300
                    2304   1543 _PT_CONTROL1	=	0x2304
                    2308   1544 _PT_USER_PATTERN0	=	0x2308
                    230C   1545 _PT_USER_PATTERN1	=	0x230c
                    2310   1546 _PT_USER_PATTERN2	=	0x2310
                    2314   1547 _PT_COUNTER0	=	0x2314
                    2318   1548 _PT_COUNTER1	=	0x2318
                    231C   1549 _PT_COUNTER2	=	0x231c
                    2400   1550 _DFE_CTRL_REG0	=	0x2400
                    2404   1551 _DFE_CTRL_REG1	=	0x2404
                    2408   1552 _DFE_CTRL_REG2	=	0x2408
                    240C   1553 _DFE_CTRL_REG3	=	0x240c
                    2410   1554 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1555 _DFE_CTRL_REG4	=	0x2414
                    2418   1556 _DFE_ANA_REG0	=	0x2418
                    241C   1557 _DFE_ANA_REG1	=	0x241c
                    2420   1558 _DFE_STEP_REG0	=	0x2420
                    2424   1559 _DFE_STEP_REG1	=	0x2424
                    2430   1560 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1561 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1562 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1563 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1564 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1565 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1566 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1567 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1568 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1569 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1570 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1571 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1572 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1573 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1574 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1575 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1576 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1577 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1578 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1579 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1580 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1581 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1582 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1583 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1584 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1585 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1586 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1587 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1588 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1589 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1590 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1591 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1592 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1593 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1594 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1595 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1596 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1597 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1598 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1599 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1600 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1601 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1602 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1603 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1604 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1605 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1606 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1607 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1608 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1609 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1610 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1611 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1612 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1613 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1614 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1615 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1616 _CAL_OFST_REG0	=	0x2518
                    251C   1617 _CAL_OFST_REG1	=	0x251c
                    2520   1618 _CAL_OFST_REG2	=	0x2520
                    2530   1619 _DFE_DCE_REG0	=	0x2530
                    2540   1620 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1621 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1622 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1623 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1624 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1625 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1626 _EOM_VLD_REG0	=	0x2560
                    2564   1627 _EOM_VLD_REG1	=	0x2564
                    2568   1628 _EOM_VLD_REG2	=	0x2568
                    256C   1629 _EOM_VLD_REG3	=	0x256c
                    2570   1630 _EOM_ERR_REG0	=	0x2570
                    2574   1631 _EOM_ERR_REG1	=	0x2574
                    2578   1632 _EOM_ERR_REG2	=	0x2578
                    257C   1633 _EOM_ERR_REG3	=	0x257c
                    2580   1634 _EOM_REG0	=	0x2580
                    25F0   1635 _EOM_VLD_REG4	=	0x25f0
                    25F4   1636 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1637 _CAL_CTRL1_LANE	=	0x6000
                    6004   1638 _CAL_CTRL2_LANE	=	0x6004
                    6008   1639 _CAL_CTRL3_LANE	=	0x6008
                    600C   1640 _CAL_CTRL4_LANE	=	0x600c
                    6010   1641 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1642 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1643 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1644 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1645 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1646 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1647 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1648 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1649 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1650 _DFE_CONTROL_0	=	0x6034
                    6038   1651 _DFE_CONTROL_1	=	0x6038
                    6040   1652 _DFE_CONTROL_2	=	0x6040
                    6044   1653 _DFE_CONTROL_3	=	0x6044
                    6048   1654 _DFE_CONTROL_4	=	0x6048
                    604C   1655 _DFE_CONTROL_5	=	0x604c
                    6050   1656 _TRAIN_CONTROL_0	=	0x6050
                    6054   1657 _TRAIN_CONTROL_1	=	0x6054
                    6058   1658 _TRAIN_CONTROL_2	=	0x6058
                    605C   1659 _RPTA_CONFIG_0	=	0x605c
                    6060   1660 _RPTA_CONFIG_1	=	0x6060
                    6064   1661 _DLL_CAL	=	0x6064
                    6068   1662 _TRAIN_PARA_0	=	0x6068
                    606C   1663 _TRAIN_PARA_1	=	0x606c
                    6070   1664 _TRAIN_PARA_2	=	0x6070
                    6074   1665 _TRAIN_PARA_3	=	0x6074
                    6078   1666 _DFE_CONTROL_6	=	0x6078
                    607C   1667 _DFE_TEST_0	=	0x607c
                    6080   1668 _DFE_TEST_1	=	0x6080
                    6084   1669 _DFE_TEST_4	=	0x6084
                    6088   1670 _DFE_TEST_5	=	0x6088
                    608C   1671 _DFE_CONTROL_7	=	0x608c
                    6090   1672 _DFE_CONTROL_8	=	0x6090
                    6094   1673 _DFE_CONTROL_9	=	0x6094
                    6098   1674 _DFE_CONTROL_10	=	0x6098
                    609C   1675 _DFE_CONTROL_11	=	0x609c
                    60A0   1676 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1677 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1678 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1679 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1680 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1681 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1682 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1683 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1684 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1685 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1686 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1687 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1688 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1689 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1690 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1691 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1692 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1693 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1694 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1695 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1696 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1697 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1698 _END_XDAT_LANE	=	0x60f8
                    A000   1699 _TX_CMN_REG	=	0xa000
                    A008   1700 _DTX_REG0	=	0xa008
                    A00C   1701 _DTX_REG1	=	0xa00c
                    A010   1702 _DTX_REG2	=	0xa010
                    A014   1703 _DTX_REG3	=	0xa014
                    A018   1704 _DTX_REG4	=	0xa018
                    A01C   1705 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1706 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1707 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1708 _SRIS_REG0	=	0xa02c
                    A030   1709 _SRIS_REG1	=	0xa030
                    A100   1710 _RX_CMN_0	=	0xa100
                    A110   1711 _DFE_STATIC_REG0	=	0xa110
                    A114   1712 _DFE_STATIC_REG1	=	0xa114
                    A118   1713 _DFE_STATIC_REG3	=	0xa118
                    A11C   1714 _DFE_STATIC_REG4	=	0xa11c
                    A120   1715 _DFE_STATIC_REG5	=	0xa120
                    A124   1716 _DFE_STATIC_REG6	=	0xa124
                    4200   1717 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1718 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1719 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1720 _GLOB_MISC_CTRL	=	0x420c
                    4210   1721 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1722 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1723 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1724 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1725 _GLOB_PM_CFG0	=	0x4220
                    4224   1726 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1727 _GLOB_COUNTER_HI	=	0x4228
                    422C   1728 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1729 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1730 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1731 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1732 _GLOB_BIST_CTRL	=	0x423c
                    4240   1733 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1734 _GLOB_BIST_START	=	0x4244
                    4248   1735 _GLOB_BIST_MASK	=	0x4248
                    424C   1736 _GLOB_BIST_RESULT	=	0x424c
                    4250   1737 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1738 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1739 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1740 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1741 _MCU_CONTROL_0	=	0xa200
                    A204   1742 _MCU_CONTROL_1	=	0xa204
                    A208   1743 _MCU_CONTROL_2	=	0xa208
                    A20C   1744 _MCU_CONTROL_3	=	0xa20c
                    A210   1745 _MCU_CONTROL_4	=	0xa210
                    A214   1746 _MCU_DEBUG0	=	0xa214
                    A218   1747 _MCU_DEBUG1	=	0xa218
                    A21C   1748 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1749 _MEMORY_CONTROL_1	=	0xa220
                    A224   1750 _MEMORY_CONTROL_2	=	0xa224
                    A228   1751 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1752 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1753 _MCU_INFO_0	=	0xa234
                    A238   1754 _MCU_INFO_1	=	0xa238
                    A23C   1755 _MCU_INFO_2	=	0xa23c
                    A240   1756 _MCU_INFO_3	=	0xa240
                    A244   1757 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1758 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1759 _MEM_IRQ	=	0xa2e4
                    A2E8   1760 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1761 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1762 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1763 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1764 _MCU_SYNC1	=	0xa2f8
                    A2FC   1765 _MCU_SYNC2	=	0xa2fc
                    A300   1766 _TEST0	=	0xa300
                    A304   1767 _TEST1	=	0xa304
                    A308   1768 _TEST2	=	0xa308
                    A30C   1769 _TEST3	=	0xa30c
                    A310   1770 _TEST4	=	0xa310
                    A314   1771 _SYSTEM	=	0xa314
                    A318   1772 _PM_CMN_REG1	=	0xa318
                    A31C   1773 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1774 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1775 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1776 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1777 _PLLCAL_REG0	=	0xa32c
                    A330   1778 _PLLCAL_REG1	=	0xa330
                    A334   1779 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1780 _SPD_CMN_REG1	=	0xa338
                    A33C   1781 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1782 _CMN_CALIBRATION	=	0xa340
                    A344   1783 __FIELDNAME_	=	0xa344
                    A348   1784 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1785 _PM_CMN_REG2	=	0xa34c
                    A354   1786 _TEST5	=	0xa354
                    A358   1787 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1788 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1789 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1790 _MCU_SDT_CMN	=	0xa364
                    A368   1791 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1792 _MCU_INT_ADDR	=	0xa36c
                    A370   1793 _CMN_ISR_2	=	0xa370
                    A374   1794 _CMN_ISR_MASK_2	=	0xa374
                    A378   1795 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1796 _CMN_MCU_GPIO	=	0xa37c
                    A380   1797 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1798 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1799 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1800 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1801 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1802 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1803 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1804 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1805 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1806 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1807 _CMN_ISR_1	=	0xa3a8
                    A3AC   1808 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1809 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1810 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1811 _CID_REG0	=	0xa3f8
                    A3FC   1812 _CID_REG1	=	0xa3fc
                    E600   1813 _FW_REV	=	0xe600
                    E604   1814 _CONTROL_CONFIG0	=	0xe604
                    E608   1815 _CONTROL_CONFIG1	=	0xe608
                    E60C   1816 _CONTROL_CONFIG2	=	0xe60c
                    E610   1817 _CONTROL_CONFIG3	=	0xe610
                    E614   1818 _CONTROL_CONFIG4	=	0xe614
                    E618   1819 _CONTROL_CONFIG5	=	0xe618
                    E61C   1820 _CONTROL_CONFIG6	=	0xe61c
                    E620   1821 _CONTROL_CONFIG7	=	0xe620
                    E624   1822 _CAL_DATA0	=	0xe624
                    E628   1823 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1824 _CONTROL_CONFIG8	=	0xe62c
                    E630   1825 _CONTROL_CONFIG9	=	0xe630
                    E634   1826 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1827 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1828 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1829 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1830 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1831 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1832 _CAL_STATUS_READ	=	0xe64c
                    E650   1833 _MCU_CONFIG	=	0xe650
                    E654   1834 _CAL_DATA1	=	0xe654
                    E658   1835 _LOOP_CNTS	=	0xe658
                    E65C   1836 _MCU_CONFIG1	=	0xe65c
                    E660   1837 _TIMER_SEL1	=	0xe660
                    E664   1838 _TIMER_SEL2	=	0xe664
                    E668   1839 _TIMER_SEL3	=	0xe668
                    E66C   1840 _G_SELLV_TXCLK	=	0xe66c
                    E670   1841 _G_SELLV_TXDATA	=	0xe670
                    E674   1842 _G_SELLV_TXPRE	=	0xe674
                    E678   1843 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1844 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1845 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1846 _SAS_PRESET0_TB	=	0xe684
                    E688   1847 _SAS_PRESET1_TB	=	0xe688
                    E68C   1848 _SAS_PRESET2_TB	=	0xe68c
                    E690   1849 _ETH_PRESET0_TB	=	0xe690
                    E694   1850 _ETH_PRESET1_TB	=	0xe694
                    E698   1851 _TX_SAVE_0	=	0xe698
                    E69C   1852 _TX_SAVE_1	=	0xe69c
                    E6A0   1853 _TX_SAVE_2	=	0xe6a0
                    E6A4   1854 _TX_SAVE_3	=	0xe6a4
                    E6A8   1855 _TX_SAVE_4	=	0xe6a8
                    E6AC   1856 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1857 _SYNC_INFO	=	0xe6b0
                    E6B4   1858 _MCU_INFO_4	=	0xe6b4
                    E6B8   1859 _MCU_INFO_5	=	0xe6b8
                    E6BC   1860 _MCU_INFO_12	=	0xe6bc
                    E6C0   1861 _MCU_INFO_13	=	0xe6c0
                    E6C4   1862 _END_XDAT_CMN	=	0xe6c4
                    2600   1863 _DME_ENC_REG0	=	0x2600
                    2604   1864 _DME_ENC_REG1	=	0x2604
                    2608   1865 _DME_ENC_REG2	=	0x2608
                    260C   1866 _DME_DEC_REG0	=	0x260c
                    2610   1867 _DME_DEC_REG1	=	0x2610
                    2614   1868 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1869 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1870 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1871 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1872 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1873 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1874 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1875 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1876 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1877 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1878 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1879 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1880 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1881 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1882 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1883 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1884 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1885 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1886 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1887 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1888 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1889 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1890 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1891 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1892 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1893 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1894 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1895 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1896 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1897 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1898 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1899 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1900 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1901 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1902 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1903 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1904 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1905 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1906 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1907 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1908 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1909 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1910 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1911 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1912 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1913 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1914 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1915 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1916 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1917 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1918 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1919 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1920 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1921 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1922 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1923 _CDS_READ_MISC0	=	0x6170
                    6174   1924 _CDS_READ_MISC1	=	0x6174
                    6214   1925 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1926 _lc_speedtable	=	0xe000
                    E1C0   1927 _ring_speedtable	=	0xe1c0
                    E5C0   1928 _phy_mode_cmn_table	=	0xe5c0
                    6300   1929 _max_gen	=	0x6300
                    6301   1930 _min_gen	=	0x6301
                    6304   1931 _speedtable	=	0x6304
                    65D4   1932 _phy_mode_lane_table	=	0x65d4
                    60B4   1933 _rc_save	=	0x60b4
                    60D0   1934 _txffe_save	=	0x60d0
                    60E4   1935 _phase_save	=	0x60e4
                    6030   1936 _train_gn1_index	=	0x6030
                    6031   1937 _train_g1_index	=	0x6031
                    6032   1938 _train_g0_index	=	0x6032
                    E6B0   1939 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1940 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1941 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1942 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1943 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1944 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1945 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1946 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1947 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1948 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1949 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1950 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1951 _lnx_cal_txdcc	=	0x65da
                    65DE   1952 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1953 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1954 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1955 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1956 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1957 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1958 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1959 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1960 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1961 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1962 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1963 _lnx_cal_eom_dpher	=	0x6610
                    6612   1964 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1965 _lnx_cal_align90_dac	=	0x661a
                    6622   1966 _lnx_cal_align90_gm	=	0x6622
                    662A   1967 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1968 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1969 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1970 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1971 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1972 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1973 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1974 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1975 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1976 _lnx_calx_txdcc	=	0x6499
                    649F   1977 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   1978 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   1979 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   1980 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   1981 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   1982 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   1983 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   1984 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   1985 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   1986 _lnx_calx_align90_dac	=	0x64cc
                    64D8   1987 _lnx_calx_align90_gm	=	0x64d8
                    6100   1988 _cds28	=	0x6100
                    6178   1989 _dfe_sm	=	0x6178
                    61B8   1990 _dfe_sm_dc	=	0x61b8
                    61C0   1991 _dfe_sm_save	=	0x61c0
                    03FC   1992 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   1993 _tx_tb	=	0xe684
                    E698   1994 _train_save_tb	=	0xe698
                    607C   1995 _sq_thrs_ratio_tb	=	0x607c
                           1996 ;--------------------------------------------------------
                           1997 ; absolute external ram data
                           1998 ;--------------------------------------------------------
                           1999 	.area XABS    (ABS,XDATA)
                           2000 ;--------------------------------------------------------
                           2001 ; external initialized ram data
                           2002 ;--------------------------------------------------------
                           2003 	.area HOME    (CODE)
                           2004 	.area GSINIT0 (CODE)
                           2005 	.area GSINIT1 (CODE)
                           2006 	.area GSINIT2 (CODE)
                           2007 	.area GSINIT3 (CODE)
                           2008 	.area GSINIT4 (CODE)
                           2009 	.area GSINIT5 (CODE)
                           2010 	.area GSINIT  (CODE)
                           2011 	.area GSFINAL (CODE)
                           2012 	.area CSEG    (CODE)
                           2013 ;--------------------------------------------------------
                           2014 ; global & static initialisations
                           2015 ;--------------------------------------------------------
                           2016 	.area HOME    (CODE)
                           2017 	.area GSINIT  (CODE)
                           2018 	.area GSFINAL (CODE)
                           2019 	.area GSINIT  (CODE)
                           2020 ;--------------------------------------------------------
                           2021 ; Home
                           2022 ;--------------------------------------------------------
                           2023 	.area HOME    (CODE)
                           2024 	.area HOME    (CODE)
                           2025 ;--------------------------------------------------------
                           2026 ; code
                           2027 ;--------------------------------------------------------
                           2028 	.area BANK2   (CODE)
                           2029 ;------------------------------------------------------------
                           2030 ;Allocation info for local variables in function 'pll_temp_force_idle'
                           2031 ;------------------------------------------------------------
                           2032 ;------------------------------------------------------------
                           2033 ;	../../shared/src/pll_temp_cal.c:48: void pll_temp_force_idle(void) BANKING_CTRL {
                           2034 ;	-----------------------------------------
                           2035 ;	 function pll_temp_force_idle
                           2036 ;	-----------------------------------------
   0000                    2037 _pll_temp_force_idle:
                    0002   2038 	ar2 = 0x02
                    0003   2039 	ar3 = 0x03
                    0004   2040 	ar4 = 0x04
                    0005   2041 	ar5 = 0x05
                    0006   2042 	ar6 = 0x06
                    0007   2043 	ar7 = 0x07
                    0000   2044 	ar0 = 0x00
                    0001   2045 	ar1 = 0x01
                           2046 ;	../../shared/src/pll_temp_cal.c:51: tempc_mux_hold_sel_2c = gray2bi_tb[reg_TEMPC_MUX_HOLD_SEL_3_0];
   0000 90 82 BC           2047 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0003 E0                 2048 	movx	a,@dptr
   0004 54 0F              2049 	anl	a,#0x0f
   0006 90s06r53           2050 	mov	dptr,#_gray2bi_tb
   0009 93                 2051 	movc	a,@a+dptr
   000A FA                 2052 	mov	r2,a
                           2053 ;	../../shared/src/pll_temp_cal.c:52: if(tempc_mux_hold_sel_2c > 0)
   000B 90 E6 27           2054 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   000E EA                 2055 	mov	a,r2
   000F F0                 2056 	movx	@dptr,a
   0010 E0                 2057 	movx	a,@dptr
   0011 60 0D              2058 	jz	00102$
                           2059 ;	../../shared/src/pll_temp_cal.c:53: tempc_mux_sel_2c = tempc_mux_hold_sel_2c - 1;
   0013 90 E6 27           2060 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0016 E0                 2061 	movx	a,@dptr
   0017 FA                 2062 	mov	r2,a
   0018 1A                 2063 	dec	r2
   0019 90 E6 26           2064 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   001C EA                 2065 	mov	a,r2
   001D F0                 2066 	movx	@dptr,a
   001E 80 05              2067 	sjmp	00103$
   0020                    2068 00102$:
                           2069 ;	../../shared/src/pll_temp_cal.c:55: tempc_mux_sel_2c = 0;
   0020 90 E6 26           2070 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0023 E4                 2071 	clr	a
   0024 F0                 2072 	movx	@dptr,a
   0025                    2073 00103$:
                           2074 ;	../../shared/src/pll_temp_cal.c:57: reg_TEMPC_DAC_VALID = 0; //first set DAC_VAIID = 0 to change mux_sel
   0025 90 82 C0           2075 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   0028 E0                 2076 	movx	a,@dptr
   0029 54 7F              2077 	anl	a,#0x7f
   002B F0                 2078 	movx	@dptr,a
                           2079 ;	../../shared/src/pll_temp_cal.c:58: tempc_step_state = 0;
   002C 90s00r00           2080 	mov	dptr,#_tempc_step_state
                           2081 ;	../../shared/src/pll_temp_cal.c:59: reg_TEMPC_DAC_SEL_7_0 = 0;
   002F E4                 2082 	clr	a
   0030 F0                 2083 	movx	@dptr,a
   0031 90 82 B8           2084 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0034 F0                 2085 	movx	@dptr,a
                           2086 ;	../../shared/src/pll_temp_cal.c:60: reg_TEMPC_MUX_SEL_3_0 = tempc_mux_sel_2c ^ (tempc_mux_sel_2c>>1);
   0035 90 E6 26           2087 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0038 E0                 2088 	movx	a,@dptr
   0039 FA                 2089 	mov	r2,a
   003A 90 E6 26           2090 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   003D E0                 2091 	movx	a,@dptr
   003E C3                 2092 	clr	c
   003F 13                 2093 	rrc	a
   0040 FB                 2094 	mov	r3,a
   0041 62 02              2095 	xrl	ar2,a
   0043 90 82 BC           2096 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0046 EA                 2097 	mov	a,r2
   0047 C4                 2098 	swap	a
   0048 54 F0              2099 	anl	a,#(0xf0&0xf0)
   004A F5 F0              2100 	mov	b,a
   004C E0                 2101 	movx	a,@dptr
   004D 54 0F              2102 	anl	a,#0x0f
   004F 45 F0              2103 	orl	a,b
   0051 F0                 2104 	movx	@dptr,a
   0052 02s00r00           2105 	ljmp	__sdcc_banked_ret
                           2106 ;------------------------------------------------------------
                           2107 ;Allocation info for local variables in function 'pll_temp_jump_idle'
                           2108 ;------------------------------------------------------------
                           2109 ;------------------------------------------------------------
                           2110 ;	../../shared/src/pll_temp_cal.c:64: void pll_temp_jump_idle(void) BANKING_CTRL {
                           2111 ;	-----------------------------------------
                           2112 ;	 function pll_temp_jump_idle
                           2113 ;	-----------------------------------------
   0055                    2114 _pll_temp_jump_idle:
                           2115 ;	../../shared/src/pll_temp_cal.c:66: if( reg_TEMPC_DAC_VALID == 1 ) {
   0055 90 82 C0           2116 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   0058 E0                 2117 	movx	a,@dptr
   0059 23                 2118 	rl	a
   005A 54 01              2119 	anl	a,#0x01
   005C FA                 2120 	mov	r2,a
   005D BA 01 5B           2121 	cjne	r2,#0x01,00106$
                           2122 ;	../../shared/src/pll_temp_cal.c:67: tempc_mux_sel_2c = gray2bi_tb[reg_TEMPC_MUX_SEL_3_0];
   0060 90 82 BC           2123 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0063 E0                 2124 	movx	a,@dptr
   0064 C4                 2125 	swap	a
   0065 54 0F              2126 	anl	a,#0x0f
   0067 90s06r53           2127 	mov	dptr,#_gray2bi_tb
   006A 93                 2128 	movc	a,@a+dptr
   006B FA                 2129 	mov	r2,a
   006C 90 E6 26           2130 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   006F EA                 2131 	mov	a,r2
   0070 F0                 2132 	movx	@dptr,a
                           2133 ;	../../shared/src/pll_temp_cal.c:68: if(tempc_mux_hold_sel_2c < TEMPC_MUX_SEL_MAX)
   0071 90 E6 27           2134 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0074 E0                 2135 	movx	a,@dptr
   0075 FA                 2136 	mov	r2,a
   0076 BA 0A 00           2137 	cjne	r2,#0x0A,00112$
   0079                    2138 00112$:
   0079 50 0D              2139 	jnc	00102$
                           2140 ;	../../shared/src/pll_temp_cal.c:69: tempc_mux_hold_sel_2c = tempc_mux_sel_2c + 1;
   007B 90 E6 26           2141 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   007E E0                 2142 	movx	a,@dptr
   007F FA                 2143 	mov	r2,a
   0080 0A                 2144 	inc	r2
   0081 90 E6 27           2145 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0084 EA                 2146 	mov	a,r2
   0085 F0                 2147 	movx	@dptr,a
   0086 80 06              2148 	sjmp	00103$
   0088                    2149 00102$:
                           2150 ;	../../shared/src/pll_temp_cal.c:71: tempc_mux_hold_sel_2c = TEMPC_MUX_SEL_MAX;
   0088 90 E6 27           2151 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   008B 74 0A              2152 	mov	a,#0x0A
   008D F0                 2153 	movx	@dptr,a
   008E                    2154 00103$:
                           2155 ;	../../shared/src/pll_temp_cal.c:73: TEMPC_MUX_HOLD_SEL = tempc_mux_hold_sel_2c ^ (tempc_mux_hold_sel_2c>>1);
   008E 90 E6 27           2156 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0091 E0                 2157 	movx	a,@dptr
   0092 FA                 2158 	mov	r2,a
   0093 90 E6 27           2159 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0096 E0                 2160 	movx	a,@dptr
   0097 C3                 2161 	clr	c
   0098 13                 2162 	rrc	a
   0099 FB                 2163 	mov	r3,a
   009A 62 02              2164 	xrl	ar2,a
   009C 90 82 BC           2165 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   009F EA                 2166 	mov	a,r2
   00A0 54 0F              2167 	anl	a,#0x0f
   00A2 F5 F0              2168 	mov	b,a
   00A4 E0                 2169 	movx	a,@dptr
   00A5 54 F0              2170 	anl	a,#0xf0
   00A7 45 F0              2171 	orl	a,b
   00A9 F0                 2172 	movx	@dptr,a
                           2173 ;	../../shared/src/pll_temp_cal.c:74: tempc_step_state = 0;
   00AA 90s00r00           2174 	mov	dptr,#_tempc_step_state
   00AD E4                 2175 	clr	a
   00AE F0                 2176 	movx	@dptr,a
                           2177 ;	../../shared/src/pll_temp_cal.c:75: reg_TEMPC_DAC_VALID = 0; 
   00AF 90 82 C0           2178 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   00B2 E0                 2179 	movx	a,@dptr
   00B3 54 7F              2180 	anl	a,#0x7f
   00B5 F0                 2181 	movx	@dptr,a
                           2182 ;	../../shared/src/pll_temp_cal.c:76: reg_TEMPC_DAC_SEL_7_0 = 0;
   00B6 90 82 B8           2183 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   00B9 E4                 2184 	clr	a
   00BA F0                 2185 	movx	@dptr,a
   00BB                    2186 00106$:
   00BB 02s00r00           2187 	ljmp	__sdcc_banked_ret
                           2188 ;------------------------------------------------------------
                           2189 ;Allocation info for local variables in function 'pll_tempc_speed_adj'
                           2190 ;------------------------------------------------------------
                           2191 ;i                         Allocated to registers r2 
                           2192 ;temp_lvl_todic_rd         Allocated to registers r3 
                           2193 ;------------------------------------------------------------
                           2194 ;	../../shared/src/pll_temp_cal.c:80: void pll_tempc_speed_adj(void) BANKING_CTRL {
                           2195 ;	-----------------------------------------
                           2196 ;	 function pll_tempc_speed_adj
                           2197 ;	-----------------------------------------
   00BE                    2198 _pll_tempc_speed_adj:
                           2199 ;	../../shared/src/pll_temp_cal.c:83: TEMPC_DAC_VAILD = 0;
   00BE 90 82 C0           2200 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   00C1 E0                 2201 	movx	a,@dptr
   00C2 54 7F              2202 	anl	a,#0x7f
   00C4 F0                 2203 	movx	@dptr,a
                           2204 ;	../../shared/src/pll_temp_cal.c:84: TEMPC_DAC_SEL = 0;
   00C5 90 82 B8           2205 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
                           2206 ;	../../shared/src/pll_temp_cal.c:85: tempc_step_state = 0;
   00C8 E4                 2207 	clr	a
   00C9 F0                 2208 	movx	@dptr,a
   00CA 90s00r00           2209 	mov	dptr,#_tempc_step_state
   00CD F0                 2210 	movx	@dptr,a
                           2211 ;	../../shared/src/pll_temp_cal.c:87: tempc_mux_hold_sel_2c = gray2bi_tb[TEMPC_MUX_HOLD_SEL];
   00CE 90 82 BC           2212 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   00D1 E0                 2213 	movx	a,@dptr
   00D2 54 0F              2214 	anl	a,#0x0f
   00D4 90s06r53           2215 	mov	dptr,#_gray2bi_tb
   00D7 93                 2216 	movc	a,@a+dptr
   00D8 FA                 2217 	mov	r2,a
   00D9 90 E6 27           2218 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   00DC EA                 2219 	mov	a,r2
   00DD F0                 2220 	movx	@dptr,a
                           2221 ;	../../shared/src/pll_temp_cal.c:89: for(i=0; i<3; i++) {
   00DE 7A 00              2222 	mov	r2,#0x00
   00E0                    2223 00116$:
   00E0 BA 03 00           2224 	cjne	r2,#0x03,00131$
   00E3                    2225 00131$:
   00E3 40 03              2226 	jc	00132$
   00E5 02s01rA0           2227 	ljmp	00120$
   00E8                    2228 00132$:
                           2229 ;	../../shared/src/pll_temp_cal.c:90: temp_lvl_todic_rd = temp_level_todic_rd();
   00E8 C0 02              2230 	push	ar2
   00EA 78r00              2231 	mov	r0,#_temp_level_todic_rd
   00EC 79s00              2232 	mov	r1,#(_temp_level_todic_rd >> 8)
   00EE 7As00              2233 	mov	r2,#(_temp_level_todic_rd >> 16)
   00F0 12s00r00           2234 	lcall	__sdcc_banked_call
   00F3 AB 82              2235 	mov	r3,dpl
   00F5 D0 02              2236 	pop	ar2
                           2237 ;	../../shared/src/pll_temp_cal.c:91: if( temp_lvl_todic_rd == 0x2) {
   00F7 BB 02 17           2238 	cjne	r3,#0x02,00109$
                           2239 ;	../../shared/src/pll_temp_cal.c:92: if(tempc_mux_hold_sel_2c<10) {
   00FA 90 E6 27           2240 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   00FD E0                 2241 	movx	a,@dptr
   00FE FC                 2242 	mov	r4,a
   00FF BC 0A 00           2243 	cjne	r4,#0x0A,00135$
   0102                    2244 00135$:
   0102 50 26              2245 	jnc	00110$
                           2246 ;	../../shared/src/pll_temp_cal.c:93: tempc_mux_hold_sel_2c++;
   0104 90 E6 27           2247 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0107 E0                 2248 	movx	a,@dptr
   0108 FC                 2249 	mov	r4,a
   0109 0C                 2250 	inc	r4
   010A 90 E6 27           2251 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   010D EC                 2252 	mov	a,r4
   010E F0                 2253 	movx	@dptr,a
   010F 80 19              2254 	sjmp	00110$
   0111                    2255 00109$:
                           2256 ;	../../shared/src/pll_temp_cal.c:96: else if( temp_lvl_todic_rd == 0x1) {
   0111 BB 01 02           2257 	cjne	r3,#0x01,00137$
   0114 80 03              2258 	sjmp	00138$
   0116                    2259 00137$:
   0116 02s01rA0           2260 	ljmp	00120$
   0119                    2261 00138$:
                           2262 ;	../../shared/src/pll_temp_cal.c:97: if(tempc_mux_hold_sel_2c>0)	{
   0119 90 E6 27           2263 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   011C E0                 2264 	movx	a,@dptr
   011D 60 0B              2265 	jz	00110$
                           2266 ;	../../shared/src/pll_temp_cal.c:98: tempc_mux_hold_sel_2c--;
   011F 90 E6 27           2267 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0122 E0                 2268 	movx	a,@dptr
   0123 FB                 2269 	mov	r3,a
   0124 1B                 2270 	dec	r3
   0125 90 E6 27           2271 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0128 EB                 2272 	mov	a,r3
   0129 F0                 2273 	movx	@dptr,a
                           2274 ;	../../shared/src/pll_temp_cal.c:101: else break;
   012A                    2275 00110$:
                           2276 ;	../../shared/src/pll_temp_cal.c:103: TEMPC_MUX_HOLD_SEL = tempc_mux_hold_sel_2c ^ (tempc_mux_hold_sel_2c>>1);
   012A 90 E6 27           2277 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   012D E0                 2278 	movx	a,@dptr
   012E FB                 2279 	mov	r3,a
   012F 90 E6 27           2280 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0132 E0                 2281 	movx	a,@dptr
   0133 C3                 2282 	clr	c
   0134 13                 2283 	rrc	a
   0135 FC                 2284 	mov	r4,a
   0136 62 03              2285 	xrl	ar3,a
   0138 90 82 BC           2286 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   013B EB                 2287 	mov	a,r3
   013C 54 0F              2288 	anl	a,#0x0f
   013E F5 F0              2289 	mov	b,a
   0140 E0                 2290 	movx	a,@dptr
   0141 54 F0              2291 	anl	a,#0xf0
   0143 45 F0              2292 	orl	a,b
   0145 F0                 2293 	movx	@dptr,a
                           2294 ;	../../shared/src/pll_temp_cal.c:104: if(tempc_mux_hold_sel_2c >= 1)
   0146 90 E6 27           2295 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0149 E0                 2296 	movx	a,@dptr
   014A FB                 2297 	mov	r3,a
   014B BB 01 00           2298 	cjne	r3,#0x01,00140$
   014E                    2299 00140$:
   014E 40 0D              2300 	jc	00114$
                           2301 ;	../../shared/src/pll_temp_cal.c:105: tempc_mux_sel_2c = tempc_mux_hold_sel_2c - 1;
   0150 90 E6 27           2302 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0153 E0                 2303 	movx	a,@dptr
   0154 FB                 2304 	mov	r3,a
   0155 1B                 2305 	dec	r3
   0156 90 E6 26           2306 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0159 EB                 2307 	mov	a,r3
   015A F0                 2308 	movx	@dptr,a
   015B 80 0B              2309 	sjmp	00115$
   015D                    2310 00114$:
                           2311 ;	../../shared/src/pll_temp_cal.c:106: else if(tempc_mux_hold_sel_2c == 0)
   015D 90 E6 27           2312 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0160 E0                 2313 	movx	a,@dptr
   0161 70 05              2314 	jnz	00115$
                           2315 ;	../../shared/src/pll_temp_cal.c:107: tempc_mux_sel_2c = 0;
   0163 90 E6 26           2316 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0166 E4                 2317 	clr	a
   0167 F0                 2318 	movx	@dptr,a
   0168                    2319 00115$:
                           2320 ;	../../shared/src/pll_temp_cal.c:108: TEMPC_MUX_SEL = tempc_mux_sel_2c ^ (tempc_mux_sel_2c>>1);
   0168 90 E6 26           2321 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   016B E0                 2322 	movx	a,@dptr
   016C FB                 2323 	mov	r3,a
   016D 90 E6 26           2324 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0170 E0                 2325 	movx	a,@dptr
   0171 C3                 2326 	clr	c
   0172 13                 2327 	rrc	a
   0173 62 03              2328 	xrl	ar3,a
   0175 90 82 BC           2329 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0178 EB                 2330 	mov	a,r3
   0179 C4                 2331 	swap	a
   017A 54 F0              2332 	anl	a,#(0xf0&0xf0)
   017C F5 F0              2333 	mov	b,a
   017E E0                 2334 	movx	a,@dptr
   017F 54 0F              2335 	anl	a,#0x0f
   0181 45 F0              2336 	orl	a,b
   0183 F0                 2337 	movx	@dptr,a
                           2338 ;	../../shared/src/pll_temp_cal.c:110: delay01(cmx_THOLD_SEL2_7_0);  //2uS
   0184 90 E6 11           2339 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0001)
   0187 E0                 2340 	movx	a,@dptr
   0188 FB                 2341 	mov	r3,a
   0189 7C 00              2342 	mov	r4,#0x00
   018B 8B 82              2343 	mov	dpl,r3
   018D 8C 83              2344 	mov	dph,r4
   018F C0 02              2345 	push	ar2
   0191 78r00              2346 	mov	r0,#_delay01
   0193 79s00              2347 	mov	r1,#(_delay01 >> 8)
   0195 7As00              2348 	mov	r2,#(_delay01 >> 16)
   0197 12s00r00           2349 	lcall	__sdcc_banked_call
   019A D0 02              2350 	pop	ar2
                           2351 ;	../../shared/src/pll_temp_cal.c:89: for(i=0; i<3; i++) {
   019C 0A                 2352 	inc	r2
   019D 02s00rE0           2353 	ljmp	00116$
   01A0                    2354 00120$:
   01A0 02s00r00           2355 	ljmp	__sdcc_banked_ret
                           2356 ;------------------------------------------------------------
                           2357 ;Allocation info for local variables in function 'pll_temp_cal'
                           2358 ;------------------------------------------------------------
                           2359 ;step_size                 Allocated to registers r2 
                           2360 ;temp_lvl_todic_rd         Allocated to registers r3 
                           2361 ;------------------------------------------------------------
                           2362 ;	../../shared/src/pll_temp_cal.c:116: void pll_temp_cal( void )  BANKING_CTRL{
                           2363 ;	-----------------------------------------
                           2364 ;	 function pll_temp_cal
                           2365 ;	-----------------------------------------
   01A3                    2366 _pll_temp_cal:
                           2367 ;	../../shared/src/pll_temp_cal.c:119: PHY_STATUS = ST_PLLTEMP_CAL;
   01A3 90 22 30           2368 	mov	dptr,#_MCU_STATUS0_LANE
   01A6 74 31              2369 	mov	a,#0x31
   01A8 F0                 2370 	movx	@dptr,a
                           2371 ;	../../shared/src/pll_temp_cal.c:121: if(cmx_TEMPC_DAC_MODE_1_0==0) step_size = 1;
   01A9 90 E6 12           2372 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0002)
   01AC E0                 2373 	movx	a,@dptr
   01AD 54 03              2374 	anl	a,#0x03
   01AF 70 04              2375 	jnz	00102$
   01B1 7A 01              2376 	mov	r2,#0x01
   01B3 80 17              2377 	sjmp	00103$
   01B5                    2378 00102$:
                           2379 ;	../../shared/src/pll_temp_cal.c:122: else step_size = 0x01 << cmx_TEMPC_STEP_CTRL_2_0;
   01B5 90 E6 12           2380 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0002)
   01B8 E0                 2381 	movx	a,@dptr
   01B9 03                 2382 	rr	a
   01BA 03                 2383 	rr	a
   01BB 54 07              2384 	anl	a,#0x07
   01BD FB                 2385 	mov	r3,a
   01BE 8B F0              2386 	mov	b,r3
   01C0 05 F0              2387 	inc	b
   01C2 74 01              2388 	mov	a,#0x01
   01C4 80 02              2389 	sjmp	00236$
   01C6                    2390 00234$:
   01C6 25 E0              2391 	add	a,acc
   01C8                    2392 00236$:
   01C8 D5 F0 FB           2393 	djnz	b,00234$
   01CB FA                 2394 	mov	r2,a
   01CC                    2395 00103$:
                           2396 ;	../../shared/src/pll_temp_cal.c:124: temp_lvl_todic_rd = temp_level_todic_rd();
   01CC C0 02              2397 	push	ar2
   01CE 78r00              2398 	mov	r0,#_temp_level_todic_rd
   01D0 79s00              2399 	mov	r1,#(_temp_level_todic_rd >> 8)
   01D2 7As00              2400 	mov	r2,#(_temp_level_todic_rd >> 16)
   01D4 12s00r00           2401 	lcall	__sdcc_banked_call
   01D7 AB 82              2402 	mov	r3,dpl
   01D9 D0 02              2403 	pop	ar2
                           2404 ;	../../shared/src/pll_temp_cal.c:126: if (tempc_step_state == 0x0) {
   01DB 90s00r00           2405 	mov	dptr,#_tempc_step_state
   01DE E0                 2406 	movx	a,@dptr
   01DF FC                 2407 	mov	r4,a
   01E0 70 26              2408 	jnz	00170$
                           2409 ;	../../shared/src/pll_temp_cal.c:128: cmx_PLL_TEMP_CAL_DONE = 0;
   01E2 90 E6 4C           2410 	mov	dptr,#_CAL_STATUS_READ
   01E5 E0                 2411 	movx	a,@dptr
   01E6 54 F7              2412 	anl	a,#0xf7
   01E8 F0                 2413 	movx	@dptr,a
                           2414 ;	../../shared/src/pll_temp_cal.c:129: pll_temp_force_idle();		
   01E9 C0 03              2415 	push	ar3
   01EB 78r00              2416 	mov	r0,#_pll_temp_force_idle
   01ED 79s00              2417 	mov	r1,#(_pll_temp_force_idle >> 8)
   01EF 7As00              2418 	mov	r2,#(_pll_temp_force_idle >> 16)
   01F1 12s00r00           2419 	lcall	__sdcc_banked_call
   01F4 D0 03              2420 	pop	ar3
                           2421 ;	../../shared/src/pll_temp_cal.c:133: tempc_dir<<=2;
   01F6 EB                 2422 	mov	a,r3
   01F7 2B                 2423 	add	a,r3
   01F8 25 E0              2424 	add	a,acc
   01FA FD                 2425 	mov	r5,a
   01FB 90s00r00           2426 	mov	dptr,#_tempc_dir
   01FE F0                 2427 	movx	@dptr,a
                           2428 ;	../../shared/src/pll_temp_cal.c:134: tempc_step_state = 0x11;
   01FF 90s00r00           2429 	mov	dptr,#_tempc_step_state
   0202 74 11              2430 	mov	a,#0x11
   0204 F0                 2431 	movx	@dptr,a
                           2432 ;	../../shared/src/pll_temp_cal.c:135: return;
   0205 02s05r45           2433 	ljmp	00195$
   0208                    2434 00170$:
                           2435 ;	../../shared/src/pll_temp_cal.c:137: else if (tempc_step_state == 0x11) {
   0208 BC 11 21           2436 	cjne	r4,#0x11,00167$
                           2437 ;	../../shared/src/pll_temp_cal.c:138: tempc_dir += temp_lvl_todic_rd;
   020B 90s00r00           2438 	mov	dptr,#_tempc_dir
   020E E0                 2439 	movx	a,@dptr
   020F FD                 2440 	mov	r5,a
   0210 90s00r00           2441 	mov	dptr,#_tempc_dir
   0213 EB                 2442 	mov	a,r3
   0214 2D                 2443 	add	a,r5
   0215 F0                 2444 	movx	@dptr,a
                           2445 ;	../../shared/src/pll_temp_cal.c:139: tempc_dir<<=2;
   0216 90s00r00           2446 	mov	dptr,#_tempc_dir
   0219 E0                 2447 	movx	a,@dptr
   021A 25 E0              2448 	add	a,acc
   021C 25 E0              2449 	add	a,acc
   021E FD                 2450 	mov	r5,a
   021F 90s00r00           2451 	mov	dptr,#_tempc_dir
   0222 F0                 2452 	movx	@dptr,a
                           2453 ;	../../shared/src/pll_temp_cal.c:140: tempc_step_state = 0x12;
   0223 90s00r00           2454 	mov	dptr,#_tempc_step_state
   0226 74 12              2455 	mov	a,#0x12
   0228 F0                 2456 	movx	@dptr,a
                           2457 ;	../../shared/src/pll_temp_cal.c:141: return;
   0229 02s05r45           2458 	ljmp	00195$
   022C                    2459 00167$:
                           2460 ;	../../shared/src/pll_temp_cal.c:143: else if (tempc_step_state == 0x12) {
   022C BC 12 02           2461 	cjne	r4,#0x12,00240$
   022F 80 03              2462 	sjmp	00241$
   0231                    2463 00240$:
   0231 02s02rBD           2464 	ljmp	00164$
   0234                    2465 00241$:
                           2466 ;	../../shared/src/pll_temp_cal.c:144: tempc_dir += temp_lvl_todic_rd;
   0234 90s00r00           2467 	mov	dptr,#_tempc_dir
   0237 E0                 2468 	movx	a,@dptr
   0238 FD                 2469 	mov	r5,a
   0239 90s00r00           2470 	mov	dptr,#_tempc_dir
   023C EB                 2471 	mov	a,r3
   023D 2D                 2472 	add	a,r5
   023E F0                 2473 	movx	@dptr,a
                           2474 ;	../../shared/src/pll_temp_cal.c:146: if((tempc_dir == 0x2a) && (tempc_mux_sel_2c<TEMPC_MUX_SEL_MAX)){ //freq inc
   023F 90s00r00           2475 	mov	dptr,#_tempc_dir
   0242 E0                 2476 	movx	a,@dptr
   0243 FB                 2477 	mov	r3,a
   0244 BB 2A 39           2478 	cjne	r3,#0x2A,00119$
   0247 90 E6 26           2479 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   024A E0                 2480 	movx	a,@dptr
   024B FD                 2481 	mov	r5,a
   024C BD 0A 00           2482 	cjne	r5,#0x0A,00244$
   024F                    2483 00244$:
   024F 50 2F              2484 	jnc	00119$
                           2485 ;	../../shared/src/pll_temp_cal.c:147: if( cmx_TEMPC_DAC_MODE_1_0!=1 || pllcal_first_time==1 || TEMPC_DAC_SEL == TEMPC_DAC_MAX ) {
   0251 90 E6 12           2486 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0002)
   0254 E0                 2487 	movx	a,@dptr
   0255 54 03              2488 	anl	a,#0x03
   0257 FD                 2489 	mov	r5,a
   0258 BD 01 17           2490 	cjne	r5,#0x01,00104$
   025B 90s00r00           2491 	mov	dptr,#_pllcal_first_time
   025E E0                 2492 	movx	a,@dptr
   025F FD                 2493 	mov	r5,a
   0260 BD 01 02           2494 	cjne	r5,#0x01,00248$
   0263 80 0D              2495 	sjmp	00104$
   0265                    2496 00248$:
   0265 90 82 B8           2497 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0268 E0                 2498 	movx	a,@dptr
   0269 FD                 2499 	mov	r5,a
   026A BD FF 02           2500 	cjne	r5,#0xFF,00249$
   026D 80 03              2501 	sjmp	00250$
   026F                    2502 00249$:
   026F 02s04r59           2503 	ljmp	00172$
   0272                    2504 00250$:
   0272                    2505 00104$:
                           2506 ;	../../shared/src/pll_temp_cal.c:148: TEMPC_DAC_SEL = 0;                
   0272 90 82 B8           2507 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0275 E4                 2508 	clr	a
   0276 F0                 2509 	movx	@dptr,a
                           2510 ;	../../shared/src/pll_temp_cal.c:149: tempc_step_state = 0x32;
   0277 90s00r00           2511 	mov	dptr,#_tempc_step_state
   027A 74 32              2512 	mov	a,#0x32
   027C F0                 2513 	movx	@dptr,a
                           2514 ;	../../shared/src/pll_temp_cal.c:150: return;
   027D 02s05r45           2515 	ljmp	00195$
                           2516 ;	../../shared/src/pll_temp_cal.c:153: goto increase_loop;
   0280                    2517 00119$:
                           2518 ;	../../shared/src/pll_temp_cal.c:155: else if((tempc_dir == 0x15) && (tempc_mux_hold_sel_2c>0)) { //freq_dec
   0280 BB 15 02           2519 	cjne	r3,#0x15,00251$
   0283 80 03              2520 	sjmp	00252$
   0285                    2521 00251$:
   0285 02s05r22           2522 	ljmp	00193$
   0288                    2523 00252$:
   0288 90 E6 27           2524 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   028B E0                 2525 	movx	a,@dptr
   028C 70 03              2526 	jnz	00253$
   028E 02s05r22           2527 	ljmp	00193$
   0291                    2528 00253$:
                           2529 ;	../../shared/src/pll_temp_cal.c:156: if( cmx_TEMPC_DAC_MODE_1_0!=1 || pllcal_first_time==1 || TEMPC_DAC_SEL == TEMPC_DAC_MIN ) { 
   0291 90 E6 12           2530 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0002)
   0294 E0                 2531 	movx	a,@dptr
   0295 54 03              2532 	anl	a,#0x03
   0297 FB                 2533 	mov	r3,a
   0298 BB 01 13           2534 	cjne	r3,#0x01,00109$
   029B 90s00r00           2535 	mov	dptr,#_pllcal_first_time
   029E E0                 2536 	movx	a,@dptr
   029F FB                 2537 	mov	r3,a
   02A0 BB 01 02           2538 	cjne	r3,#0x01,00256$
   02A3 80 09              2539 	sjmp	00109$
   02A5                    2540 00256$:
   02A5 90 82 B8           2541 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   02A8 E0                 2542 	movx	a,@dptr
   02A9 60 03              2543 	jz	00257$
   02AB 02s04rA3           2544 	ljmp	00179$
   02AE                    2545 00257$:
   02AE                    2546 00109$:
                           2547 ;	../../shared/src/pll_temp_cal.c:157: TEMPC_DAC_SEL = TEMPC_DAC_MAX;//255;
   02AE 90 82 B8           2548 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   02B1 74 FF              2549 	mov	a,#0xFF
   02B3 F0                 2550 	movx	@dptr,a
                           2551 ;	../../shared/src/pll_temp_cal.c:158: tempc_step_state = 0x35;
   02B4 90s00r00           2552 	mov	dptr,#_tempc_step_state
   02B7 74 35              2553 	mov	a,#0x35
   02B9 F0                 2554 	movx	@dptr,a
                           2555 ;	../../shared/src/pll_temp_cal.c:159: return;
   02BA 02s05r45           2556 	ljmp	00195$
                           2557 ;	../../shared/src/pll_temp_cal.c:165: goto tempc_cal_exit;
   02BD                    2558 00164$:
                           2559 ;	../../shared/src/pll_temp_cal.c:167: else if (tempc_step_state == 0x32) { //inc
   02BD BC 32 45           2560 	cjne	r4,#0x32,00161$
                           2561 ;	../../shared/src/pll_temp_cal.c:168: if( tempc_mux_sel_2c<TEMPC_MUX_SEL_MAX && tempc_mux_hold_sel_2c!=0) {
   02C0 90 E6 26           2562 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   02C3 E0                 2563 	movx	a,@dptr
   02C4 FB                 2564 	mov	r3,a
   02C5 BB 0A 00           2565 	cjne	r3,#0x0A,00260$
   02C8                    2566 00260$:
   02C8 50 2B              2567 	jnc	00123$
   02CA 90 E6 27           2568 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   02CD E0                 2569 	movx	a,@dptr
   02CE 60 25              2570 	jz	00123$
                           2571 ;	../../shared/src/pll_temp_cal.c:169: tempc_mux_sel_2c++;
   02D0 90 E6 26           2572 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   02D3 E0                 2573 	movx	a,@dptr
   02D4 FB                 2574 	mov	r3,a
   02D5 0B                 2575 	inc	r3
                           2576 ;	../../shared/src/pll_temp_cal.c:170: TEMPC_MUX_SEL = tempc_mux_sel_2c ^ (tempc_mux_sel_2c>>1);
   02D6 90 E6 26           2577 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   02D9 EB                 2578 	mov	a,r3
   02DA F0                 2579 	movx	@dptr,a
   02DB E0                 2580 	movx	a,@dptr
   02DC FB                 2581 	mov	r3,a
   02DD 90 E6 26           2582 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   02E0 E0                 2583 	movx	a,@dptr
   02E1 C3                 2584 	clr	c
   02E2 13                 2585 	rrc	a
   02E3 FD                 2586 	mov	r5,a
   02E4 62 03              2587 	xrl	ar3,a
   02E6 90 82 BC           2588 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   02E9 EB                 2589 	mov	a,r3
   02EA C4                 2590 	swap	a
   02EB 54 F0              2591 	anl	a,#(0xf0&0xf0)
   02ED F5 F0              2592 	mov	b,a
   02EF E0                 2593 	movx	a,@dptr
   02F0 54 0F              2594 	anl	a,#0x0f
   02F2 45 F0              2595 	orl	a,b
   02F4 F0                 2596 	movx	@dptr,a
   02F5                    2597 00123$:
                           2598 ;	../../shared/src/pll_temp_cal.c:172: TEMPC_DAC_VAILD = 0;
   02F5 90 82 C0           2599 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   02F8 E0                 2600 	movx	a,@dptr
   02F9 54 7F              2601 	anl	a,#0x7f
   02FB F0                 2602 	movx	@dptr,a
                           2603 ;	../../shared/src/pll_temp_cal.c:173: tempc_step_state = 0x34;
   02FC 90s00r00           2604 	mov	dptr,#_tempc_step_state
   02FF 74 34              2605 	mov	a,#0x34
   0301 F0                 2606 	movx	@dptr,a
                           2607 ;	../../shared/src/pll_temp_cal.c:174: return;		
   0302 02s05r45           2608 	ljmp	00195$
   0305                    2609 00161$:
                           2610 ;	../../shared/src/pll_temp_cal.c:176: else if (tempc_step_state == 0x34) { //inc
   0305 BC 34 15           2611 	cjne	r4,#0x34,00158$
                           2612 ;	../../shared/src/pll_temp_cal.c:177: TEMPC_DAC_VAILD = 1;
   0308 90 82 C0           2613 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   030B E0                 2614 	movx	a,@dptr
   030C 44 80              2615 	orl	a,#0x80
   030E F0                 2616 	movx	@dptr,a
                           2617 ;	../../shared/src/pll_temp_cal.c:178: pllcal_first_time = 0;
   030F 90s00r00           2618 	mov	dptr,#_pllcal_first_time
   0312 E4                 2619 	clr	a
   0313 F0                 2620 	movx	@dptr,a
                           2621 ;	../../shared/src/pll_temp_cal.c:179: tempc_step_state = 0x28;
   0314 90s00r00           2622 	mov	dptr,#_tempc_step_state
   0317 74 28              2623 	mov	a,#0x28
   0319 F0                 2624 	movx	@dptr,a
                           2625 ;	../../shared/src/pll_temp_cal.c:180: return;
   031A 02s05r45           2626 	ljmp	00195$
   031D                    2627 00158$:
                           2628 ;	../../shared/src/pll_temp_cal.c:183: else if (tempc_step_state == 0x35) { //dec
   031D BC 35 10           2629 	cjne	r4,#0x35,00155$
                           2630 ;	../../shared/src/pll_temp_cal.c:184: TEMPC_DAC_VAILD = 0;
   0320 90 82 C0           2631 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   0323 E0                 2632 	movx	a,@dptr
   0324 54 7F              2633 	anl	a,#0x7f
   0326 F0                 2634 	movx	@dptr,a
                           2635 ;	../../shared/src/pll_temp_cal.c:185: tempc_step_state = 0x33;
   0327 90s00r00           2636 	mov	dptr,#_tempc_step_state
   032A 74 33              2637 	mov	a,#0x33
   032C F0                 2638 	movx	@dptr,a
                           2639 ;	../../shared/src/pll_temp_cal.c:186: return;	
   032D 02s05r45           2640 	ljmp	00195$
   0330                    2641 00155$:
                           2642 ;	../../shared/src/pll_temp_cal.c:189: else if (tempc_step_state == 0x26) {
   0330 BC 26 02           2643 	cjne	r4,#0x26,00267$
   0333 80 03              2644 	sjmp	00268$
   0335                    2645 00267$:
   0335 02s03rA8           2646 	ljmp	00152$
   0338                    2647 00268$:
                           2648 ;	../../shared/src/pll_temp_cal.c:190: if((TEMPC_DAC_SEL >= (TEMPC_DAC_MAX-2-step_size+1)) &&
   0338 90 82 B8           2649 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   033B E0                 2650 	movx	a,@dptr
   033C FB                 2651 	mov	r3,a
   033D 8A 05              2652 	mov	ar5,r2
   033F 7E 00              2653 	mov	r6,#0x00
   0341 74 FE              2654 	mov	a,#0xFE
   0343 C3                 2655 	clr	c
   0344 9D                 2656 	subb	a,r5
   0345 FD                 2657 	mov	r5,a
   0346 E4                 2658 	clr	a
   0347 9E                 2659 	subb	a,r6
   0348 FE                 2660 	mov	r6,a
   0349 7F 00              2661 	mov	r7,#0x00
   034B C3                 2662 	clr	c
   034C EB                 2663 	mov	a,r3
   034D 9D                 2664 	subb	a,r5
   034E EF                 2665 	mov	a,r7
   034F 64 80              2666 	xrl	a,#0x80
   0351 8E F0              2667 	mov	b,r6
   0353 63 F0 80           2668 	xrl	b,#0x80
   0356 95 F0              2669 	subb	a,b
   0358 40 45              2670 	jc	00126$
                           2671 ;	../../shared/src/pll_temp_cal.c:191: (tempc_mux_hold_sel_2c==tempc_mux_sel_2c) && (tempc_mux_hold_sel_2c<TEMPC_MUX_SEL_MAX )) {
   035A 90 E6 27           2672 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   035D E0                 2673 	movx	a,@dptr
   035E FB                 2674 	mov	r3,a
   035F 90 E6 26           2675 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0362 E0                 2676 	movx	a,@dptr
   0363 FD                 2677 	mov	r5,a
   0364 EB                 2678 	mov	a,r3
   0365 B5 05 37           2679 	cjne	a,ar5,00126$
   0368 90 E6 27           2680 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   036B E0                 2681 	movx	a,@dptr
   036C FB                 2682 	mov	r3,a
   036D BB 0A 00           2683 	cjne	r3,#0x0A,00272$
   0370                    2684 00272$:
   0370 50 2D              2685 	jnc	00126$
                           2686 ;	../../shared/src/pll_temp_cal.c:192: tempc_mux_hold_sel_2c = tempc_mux_sel_2c + 1;
   0372 90 E6 26           2687 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0375 E0                 2688 	movx	a,@dptr
   0376 FB                 2689 	mov	r3,a
   0377 0B                 2690 	inc	r3
                           2691 ;	../../shared/src/pll_temp_cal.c:193: TEMPC_MUX_HOLD_SEL = tempc_mux_hold_sel_2c ^ (tempc_mux_hold_sel_2c>>1);
   0378 90 E6 27           2692 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   037B EB                 2693 	mov	a,r3
   037C F0                 2694 	movx	@dptr,a
   037D E0                 2695 	movx	a,@dptr
   037E FB                 2696 	mov	r3,a
   037F 90 E6 27           2697 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0382 E0                 2698 	movx	a,@dptr
   0383 C3                 2699 	clr	c
   0384 13                 2700 	rrc	a
   0385 FD                 2701 	mov	r5,a
   0386 62 03              2702 	xrl	ar3,a
   0388 90 82 BC           2703 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   038B EB                 2704 	mov	a,r3
   038C 54 0F              2705 	anl	a,#0x0f
   038E F5 F0              2706 	mov	b,a
   0390 E0                 2707 	movx	a,@dptr
   0391 54 F0              2708 	anl	a,#0xf0
   0393 45 F0              2709 	orl	a,b
   0395 F0                 2710 	movx	@dptr,a
                           2711 ;	../../shared/src/pll_temp_cal.c:194: tempc_step_state = 0x28;
   0396 90s00r00           2712 	mov	dptr,#_tempc_step_state
   0399 74 28              2713 	mov	a,#0x28
   039B F0                 2714 	movx	@dptr,a
                           2715 ;	../../shared/src/pll_temp_cal.c:195: return;
   039C 02s05r45           2716 	ljmp	00195$
   039F                    2717 00126$:
                           2718 ;	../../shared/src/pll_temp_cal.c:198: tempc_step_state = 0x8;
   039F 90s00r00           2719 	mov	dptr,#_tempc_step_state
   03A2 74 08              2720 	mov	a,#0x08
   03A4 F0                 2721 	movx	@dptr,a
                           2722 ;	../../shared/src/pll_temp_cal.c:199: return;
   03A5 02s05r45           2723 	ljmp	00195$
   03A8                    2724 00152$:
                           2725 ;	../../shared/src/pll_temp_cal.c:202: else if ((tempc_step_state == 0x28) ||(tempc_step_state == 0x8) ) {
   03A8 BC 28 03           2726 	cjne	r4,#0x28,00274$
   03AB 02s04r59           2727 	ljmp	00172$
   03AE                    2728 00274$:
   03AE BC 08 03           2729 	cjne	r4,#0x08,00275$
   03B1 02s04r59           2730 	ljmp	00172$
   03B4                    2731 00275$:
                           2732 ;	../../shared/src/pll_temp_cal.c:208: else if (tempc_step_state == 0x33) {	//dec
   03B4 BC 33 15           2733 	cjne	r4,#0x33,00145$
                           2734 ;	../../shared/src/pll_temp_cal.c:209: TEMPC_DAC_VAILD = 1;
   03B7 90 82 C0           2735 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   03BA E0                 2736 	movx	a,@dptr
   03BB 44 80              2737 	orl	a,#0x80
   03BD F0                 2738 	movx	@dptr,a
                           2739 ;	../../shared/src/pll_temp_cal.c:210: pllcal_first_time = 0;
   03BE 90s00r00           2740 	mov	dptr,#_pllcal_first_time
   03C1 E4                 2741 	clr	a
   03C2 F0                 2742 	movx	@dptr,a
                           2743 ;	../../shared/src/pll_temp_cal.c:211: tempc_step_state = 0x29;
   03C3 90s00r00           2744 	mov	dptr,#_tempc_step_state
   03C6 74 29              2745 	mov	a,#0x29
   03C8 F0                 2746 	movx	@dptr,a
                           2747 ;	../../shared/src/pll_temp_cal.c:212: return;
   03C9 02s05r45           2748 	ljmp	00195$
   03CC                    2749 00145$:
                           2750 ;	../../shared/src/pll_temp_cal.c:215: else if (tempc_step_state == 0x27) {	
   03CC BC 27 02           2751 	cjne	r4,#0x27,00278$
   03CF 80 03              2752 	sjmp	00279$
   03D1                    2753 00278$:
   03D1 02s04r49           2754 	ljmp	00142$
   03D4                    2755 00279$:
                           2756 ;	../../shared/src/pll_temp_cal.c:216: if((TEMPC_DAC_SEL <= (TEMPC_DAC_MIN+2+step_size-1)) &&
   03D4 90 82 B8           2757 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   03D7 E0                 2758 	movx	a,@dptr
   03D8 FB                 2759 	mov	r3,a
   03D9 8A 05              2760 	mov	ar5,r2
   03DB 7E 00              2761 	mov	r6,#0x00
   03DD 0D                 2762 	inc	r5
   03DE BD 00 01           2763 	cjne	r5,#0x00,00280$
   03E1 0E                 2764 	inc	r6
   03E2                    2765 00280$:
   03E2 7F 00              2766 	mov	r7,#0x00
   03E4 C3                 2767 	clr	c
   03E5 ED                 2768 	mov	a,r5
   03E6 9B                 2769 	subb	a,r3
   03E7 EE                 2770 	mov	a,r6
   03E8 64 80              2771 	xrl	a,#0x80
   03EA 8F F0              2772 	mov	b,r7
   03EC 63 F0 80           2773 	xrl	b,#0x80
   03EF 95 F0              2774 	subb	a,b
   03F1 40 4D              2775 	jc	00131$
                           2776 ;	../../shared/src/pll_temp_cal.c:217: (tempc_mux_hold_sel_2c==(tempc_mux_sel_2c+1)) && (tempc_mux_hold_sel_2c>0 )) {
   03F3 90 E6 27           2777 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   03F6 E0                 2778 	movx	a,@dptr
   03F7 FB                 2779 	mov	r3,a
   03F8 90 E6 26           2780 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   03FB E0                 2781 	movx	a,@dptr
   03FC FD                 2782 	mov	r5,a
   03FD 7E 00              2783 	mov	r6,#0x00
   03FF 0D                 2784 	inc	r5
   0400 BD 00 01           2785 	cjne	r5,#0x00,00282$
   0403 0E                 2786 	inc	r6
   0404                    2787 00282$:
   0404 7F 00              2788 	mov	r7,#0x00
   0406 EB                 2789 	mov	a,r3
   0407 B5 05 36           2790 	cjne	a,ar5,00131$
   040A EF                 2791 	mov	a,r7
   040B B5 06 32           2792 	cjne	a,ar6,00131$
   040E 90 E6 27           2793 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0411 E0                 2794 	movx	a,@dptr
   0412 60 2C              2795 	jz	00131$
                           2796 ;	../../shared/src/pll_temp_cal.c:218: tempc_mux_hold_sel_2c = tempc_mux_sel_2c;
   0414 90 E6 26           2797 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0417 E0                 2798 	movx	a,@dptr
   0418 FB                 2799 	mov	r3,a
                           2800 ;	../../shared/src/pll_temp_cal.c:219: TEMPC_MUX_HOLD_SEL = tempc_mux_hold_sel_2c ^ (tempc_mux_hold_sel_2c>>1);	
   0419 90 E6 27           2801 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   041C EB                 2802 	mov	a,r3
   041D F0                 2803 	movx	@dptr,a
   041E E0                 2804 	movx	a,@dptr
   041F FB                 2805 	mov	r3,a
   0420 90 E6 27           2806 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0423 E0                 2807 	movx	a,@dptr
   0424 C3                 2808 	clr	c
   0425 13                 2809 	rrc	a
   0426 FD                 2810 	mov	r5,a
   0427 62 03              2811 	xrl	ar3,a
   0429 90 82 BC           2812 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   042C EB                 2813 	mov	a,r3
   042D 54 0F              2814 	anl	a,#0x0f
   042F F5 F0              2815 	mov	b,a
   0431 E0                 2816 	movx	a,@dptr
   0432 54 F0              2817 	anl	a,#0xf0
   0434 45 F0              2818 	orl	a,b
   0436 F0                 2819 	movx	@dptr,a
                           2820 ;	../../shared/src/pll_temp_cal.c:220: tempc_step_state = 0x29;
   0437 90s00r00           2821 	mov	dptr,#_tempc_step_state
   043A 74 29              2822 	mov	a,#0x29
   043C F0                 2823 	movx	@dptr,a
                           2824 ;	../../shared/src/pll_temp_cal.c:221: return;
   043D 02s05r45           2825 	ljmp	00195$
   0440                    2826 00131$:
                           2827 ;	../../shared/src/pll_temp_cal.c:224: tempc_step_state = 0x9;
   0440 90s00r00           2828 	mov	dptr,#_tempc_step_state
   0443 74 09              2829 	mov	a,#0x09
   0445 F0                 2830 	movx	@dptr,a
                           2831 ;	../../shared/src/pll_temp_cal.c:225: return;
   0446 02s05r45           2832 	ljmp	00195$
   0449                    2833 00142$:
                           2834 ;	../../shared/src/pll_temp_cal.c:228: else if ((tempc_step_state == 0x29) ||(tempc_step_state == 0x9) ) {
   0449 BC 29 02           2835 	cjne	r4,#0x29,00286$
   044C 80 55              2836 	sjmp	00179$
   044E                    2837 00286$:
   044E BC 09 02           2838 	cjne	r4,#0x09,00287$
   0451 80 50              2839 	sjmp	00179$
   0453                    2840 00287$:
                           2841 ;	../../shared/src/pll_temp_cal.c:234: else if(tempc_step_state == 0x2a) {
   0453 BC 2A 03           2842 	cjne	r4,#0x2A,00288$
   0456 02s04rDD           2843 	ljmp	00187$
   0459                    2844 00288$:
                           2845 ;	../../shared/src/pll_temp_cal.c:238: increase_loop:  if (TEMPC_DAC_SEL < TEMPC_DAC_MAX) {
   0459                    2846 00172$:
   0459 90 82 B8           2847 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   045C E0                 2848 	movx	a,@dptr
   045D FB                 2849 	mov	r3,a
   045E BB FF 00           2850 	cjne	r3,#0xFF,00289$
   0461                    2851 00289$:
   0461 50 6E              2852 	jnc	00186$
                           2853 ;	../../shared/src/pll_temp_cal.c:239: if( TEMPC_DAC_SEL < (TEMPC_DAC_MAX-step_size) )
   0463 90 82 B8           2854 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0466 E0                 2855 	movx	a,@dptr
   0467 FB                 2856 	mov	r3,a
   0468 8A 04              2857 	mov	ar4,r2
   046A 7D 00              2858 	mov	r5,#0x00
   046C 74 FF              2859 	mov	a,#0xFF
   046E C3                 2860 	clr	c
   046F 9C                 2861 	subb	a,r4
   0470 FC                 2862 	mov	r4,a
   0471 E4                 2863 	clr	a
   0472 9D                 2864 	subb	a,r5
   0473 FD                 2865 	mov	r5,a
   0474 7E 00              2866 	mov	r6,#0x00
   0476 C3                 2867 	clr	c
   0477 EB                 2868 	mov	a,r3
   0478 9C                 2869 	subb	a,r4
   0479 EE                 2870 	mov	a,r6
   047A 64 80              2871 	xrl	a,#0x80
   047C 8D F0              2872 	mov	b,r5
   047E 63 F0 80           2873 	xrl	b,#0x80
   0481 95 F0              2874 	subb	a,b
   0483 50 0F              2875 	jnc	00174$
                           2876 ;	../../shared/src/pll_temp_cal.c:240: TEMPC_DAC_SEL += step_size;
   0485 90 82 B8           2877 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0488 E0                 2878 	movx	a,@dptr
   0489 FB                 2879 	mov	r3,a
   048A EA                 2880 	mov	a,r2
   048B 2B                 2881 	add	a,r3
   048C FB                 2882 	mov	r3,a
   048D 90 82 B8           2883 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0490 EB                 2884 	mov	a,r3
   0491 F0                 2885 	movx	@dptr,a
   0492 80 06              2886 	sjmp	00175$
   0494                    2887 00174$:
                           2888 ;	../../shared/src/pll_temp_cal.c:242: TEMPC_DAC_SEL = TEMPC_DAC_MAX;
   0494 90 82 B8           2889 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0497 74 FF              2890 	mov	a,#0xFF
   0499 F0                 2891 	movx	@dptr,a
   049A                    2892 00175$:
                           2893 ;	../../shared/src/pll_temp_cal.c:243: tempc_step_state = 0x26;
   049A 90s00r00           2894 	mov	dptr,#_tempc_step_state
   049D 74 26              2895 	mov	a,#0x26
   049F F0                 2896 	movx	@dptr,a
                           2897 ;	../../shared/src/pll_temp_cal.c:244: return;
   04A0 02s05r45           2898 	ljmp	00195$
                           2899 ;	../../shared/src/pll_temp_cal.c:248: decrease_loop:  if (TEMPC_DAC_SEL > TEMPC_DAC_MIN) {
   04A3                    2900 00179$:
   04A3 90 82 B8           2901 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04A6 E0                 2902 	movx	a,@dptr
   04A7 60 3D              2903 	jz	00188$
                           2904 ;	../../shared/src/pll_temp_cal.c:249: if( TEMPC_DAC_SEL > step_size )
   04A9 90 82 B8           2905 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04AC E0                 2906 	movx	a,@dptr
   04AD FB                 2907 	mov	r3,a
   04AE EA                 2908 	mov	a,r2
   04AF B5 03 00           2909 	cjne	a,ar3,00293$
   04B2                    2910 00293$:
   04B2 50 0F              2911 	jnc	00181$
                           2912 ;	../../shared/src/pll_temp_cal.c:250: TEMPC_DAC_SEL -= step_size;
   04B4 90 82 B8           2913 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04B7 E0                 2914 	movx	a,@dptr
   04B8 FB                 2915 	mov	r3,a
   04B9 C3                 2916 	clr	c
   04BA 9A                 2917 	subb	a,r2
   04BB FA                 2918 	mov	r2,a
   04BC 90 82 B8           2919 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04BF EA                 2920 	mov	a,r2
   04C0 F0                 2921 	movx	@dptr,a
   04C1 80 05              2922 	sjmp	00182$
   04C3                    2923 00181$:
                           2924 ;	../../shared/src/pll_temp_cal.c:251: else TEMPC_DAC_SEL = 0;
   04C3 90 82 B8           2925 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04C6 E4                 2926 	clr	a
   04C7 F0                 2927 	movx	@dptr,a
   04C8                    2928 00182$:
                           2929 ;	../../shared/src/pll_temp_cal.c:252: tempc_step_state = 0x27;
   04C8 90s00r00           2930 	mov	dptr,#_tempc_step_state
   04CB 74 27              2931 	mov	a,#0x27
   04CD F0                 2932 	movx	@dptr,a
                           2933 ;	../../shared/src/pll_temp_cal.c:253: return;
   04CE 02s05r45           2934 	ljmp	00195$
                           2935 ;	../../shared/src/pll_temp_cal.c:259: increase_mux:  if( TEMPC_DAC_SEL == TEMPC_DAC_MAX) {
   04D1                    2936 00186$:
   04D1 90 82 B8           2937 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04D4 E0                 2938 	movx	a,@dptr
                           2939 ;	../../shared/src/pll_temp_cal.c:262: tempc_step_state = 0x2a;
   04D5 90s00r00           2940 	mov	dptr,#_tempc_step_state
   04D8 74 2A              2941 	mov	a,#0x2A
   04DA F0                 2942 	movx	@dptr,a
                           2943 ;	../../shared/src/pll_temp_cal.c:263: return;
                           2944 ;	../../shared/src/pll_temp_cal.c:265: increase_end:  TEMPC_DAC_VAILD = 0;
   04DB 80 68              2945 	sjmp	00195$
   04DD                    2946 00187$:
   04DD 90 82 C0           2947 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   04E0 E0                 2948 	movx	a,@dptr
   04E1 54 7F              2949 	anl	a,#0x7f
   04E3 F0                 2950 	movx	@dptr,a
                           2951 ;	../../shared/src/pll_temp_cal.c:266: goto tempc_cal_exit;
                           2952 ;	../../shared/src/pll_temp_cal.c:269: decrease_mux:  if(TEMPC_DAC_SEL == TEMPC_DAC_MIN)
   04E4 80 3C              2953 	sjmp	00193$
   04E6                    2954 00188$:
   04E6 90 82 B8           2955 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   04E9 E0                 2956 	movx	a,@dptr
   04EA 70 07              2957 	jnz	00190$
                           2958 ;	../../shared/src/pll_temp_cal.c:270: TEMPC_DAC_VAILD = 0;
   04EC 90 82 C0           2959 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   04EF E0                 2960 	movx	a,@dptr
   04F0 54 7F              2961 	anl	a,#0x7f
   04F2 F0                 2962 	movx	@dptr,a
   04F3                    2963 00190$:
                           2964 ;	../../shared/src/pll_temp_cal.c:271: if(	tempc_mux_sel_2c >= 1) {
   04F3 90 E6 26           2965 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   04F6 E0                 2966 	movx	a,@dptr
   04F7 FA                 2967 	mov	r2,a
   04F8 BA 01 00           2968 	cjne	r2,#0x01,00296$
   04FB                    2969 00296$:
   04FB 40 25              2970 	jc	00193$
                           2971 ;	../../shared/src/pll_temp_cal.c:272: tempc_mux_sel_2c = tempc_mux_sel_2c - 1;
   04FD 90 E6 26           2972 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0500 E0                 2973 	movx	a,@dptr
   0501 FA                 2974 	mov	r2,a
   0502 1A                 2975 	dec	r2
                           2976 ;	../../shared/src/pll_temp_cal.c:273: TEMPC_MUX_SEL = tempc_mux_sel_2c ^ (tempc_mux_sel_2c>>1);
   0503 90 E6 26           2977 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0506 EA                 2978 	mov	a,r2
   0507 F0                 2979 	movx	@dptr,a
   0508 E0                 2980 	movx	a,@dptr
   0509 FA                 2981 	mov	r2,a
   050A 90 E6 26           2982 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   050D E0                 2983 	movx	a,@dptr
   050E C3                 2984 	clr	c
   050F 13                 2985 	rrc	a
   0510 FB                 2986 	mov	r3,a
   0511 62 02              2987 	xrl	ar2,a
   0513 90 82 BC           2988 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0516 EA                 2989 	mov	a,r2
   0517 C4                 2990 	swap	a
   0518 54 F0              2991 	anl	a,#(0xf0&0xf0)
   051A F5 F0              2992 	mov	b,a
   051C E0                 2993 	movx	a,@dptr
   051D 54 0F              2994 	anl	a,#0x0f
   051F 45 F0              2995 	orl	a,b
   0521 F0                 2996 	movx	@dptr,a
                           2997 ;	../../shared/src/pll_temp_cal.c:277: tempc_cal_exit:
   0522                    2998 00193$:
                           2999 ;	../../shared/src/pll_temp_cal.c:278: cmx_PLL_TEMP_CAL_PASS = 1;
   0522 90 E6 4C           3000 	mov	dptr,#_CAL_STATUS_READ
   0525 E0                 3001 	movx	a,@dptr
   0526 44 80              3002 	orl	a,#0x80
   0528 F0                 3003 	movx	@dptr,a
                           3004 ;	../../shared/src/pll_temp_cal.c:279: tempc_step_state = 0;
   0529 90s00r00           3005 	mov	dptr,#_tempc_step_state
   052C E4                 3006 	clr	a
   052D F0                 3007 	movx	@dptr,a
                           3008 ;	../../shared/src/pll_temp_cal.c:280: pllcal_first_time = 1;
   052E 90s00r00           3009 	mov	dptr,#_pllcal_first_time
   0531 74 01              3010 	mov	a,#0x01
   0533 F0                 3011 	movx	@dptr,a
                           3012 ;	../../shared/src/pll_temp_cal.c:282: cmx_CAL_TEMPC_DAC_SEL_7_0 = TEMPC_DAC_SEL;
   0534 90 82 B8           3013 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
   0537 E0                 3014 	movx	a,@dptr
   0538 FA                 3015 	mov	r2,a
   0539 90 E6 25           3016 	mov	dptr,#(_CAL_DATA0 + 0x0001)
   053C EA                 3017 	mov	a,r2
   053D F0                 3018 	movx	@dptr,a
                           3019 ;	../../shared/src/pll_temp_cal.c:283: cmx_PLL_TEMP_CAL_DONE = 1;
   053E 90 E6 4C           3020 	mov	dptr,#_CAL_STATUS_READ
   0541 E0                 3021 	movx	a,@dptr
   0542 44 08              3022 	orl	a,#0x08
   0544 F0                 3023 	movx	@dptr,a
                           3024 ;	../../shared/src/pll_temp_cal.c:286: return;
   0545                    3025 00195$:
   0545 02s00r00           3026 	ljmp	__sdcc_banked_ret
                           3027 ;------------------------------------------------------------
                           3028 ;Allocation info for local variables in function 'load_init_temp_table'
                           3029 ;------------------------------------------------------------
                           3030 ;------------------------------------------------------------
                           3031 ;	../../shared/src/pll_temp_cal.c:402: void load_init_temp_table(void) BANKING_CTRL
                           3032 ;	-----------------------------------------
                           3033 ;	 function load_init_temp_table
                           3034 ;	-----------------------------------------
   0548                    3035 _load_init_temp_table:
                           3036 ;	../../shared/src/pll_temp_cal.c:405: if( cmx_PLL_TEMP_CAL_EXT_EN ) {
   0548 90 E6 09           3037 	mov	dptr,#(_CONTROL_CONFIG1 + 0x0001)
   054B E0                 3038 	movx	a,@dptr
   054C 30 E3 0A           3039 	jnb	acc.3,00102$
                           3040 ;	../../shared/src/pll_temp_cal.c:406: cmx_PLL_TEMP_CAL_DONE = 1;
   054F 90 E6 4C           3041 	mov	dptr,#_CAL_STATUS_READ
   0552 E0                 3042 	movx	a,@dptr
   0553 44 08              3043 	orl	a,#0x08
   0555 F0                 3044 	movx	@dptr,a
                           3045 ;	../../shared/src/pll_temp_cal.c:407: return;
   0556 02s06r50           3046 	ljmp	00124$
   0559                    3047 00102$:
                           3048 ;	../../shared/src/pll_temp_cal.c:410: TEMPC_DAC_VAILD = 0;
   0559 90 82 C0           3049 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   055C E0                 3050 	movx	a,@dptr
   055D 54 7F              3051 	anl	a,#0x7f
   055F F0                 3052 	movx	@dptr,a
                           3053 ;	../../shared/src/pll_temp_cal.c:411: TEMPC_DAC_SEL = 0;
   0560 90 82 B8           3054 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_174
                           3055 ;	../../shared/src/pll_temp_cal.c:412: tempc_step_state = 0;
   0563 E4                 3056 	clr	a
   0564 F0                 3057 	movx	@dptr,a
   0565 90s00r00           3058 	mov	dptr,#_tempc_step_state
   0568 F0                 3059 	movx	@dptr,a
                           3060 ;	../../shared/src/pll_temp_cal.c:414: if (tsen_dat < -377)	//less than -20 celcius
   0569 90s00r00           3061 	mov	dptr,#_tsen_dat
   056C E0                 3062 	movx	a,@dptr
   056D FA                 3063 	mov	r2,a
   056E A3                 3064 	inc	dptr
   056F E0                 3065 	movx	a,@dptr
   0570 FB                 3066 	mov	r3,a
   0571 C3                 3067 	clr	c
   0572 EA                 3068 	mov	a,r2
   0573 94 87              3069 	subb	a,#0x87
   0575 EB                 3070 	mov	a,r3
   0576 64 80              3071 	xrl	a,#0x80
   0578 94 7E              3072 	subb	a,#0x7e
   057A E4                 3073 	clr	a
   057B 33                 3074 	rlc	a
   057C FC                 3075 	mov	r4,a
   057D 60 09              3076 	jz	00122$
                           3077 ;	../../shared/src/pll_temp_cal.c:416: tempc_mux_sel_2c = 3;
   057F 90 E6 26           3078 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0582 74 03              3079 	mov	a,#0x03
   0584 F0                 3080 	movx	@dptr,a
   0585 02s06r06           3081 	ljmp	00123$
   0588                    3082 00122$:
                           3083 ;	../../shared/src/pll_temp_cal.c:418: else if (tsen_dat >= -377 && tsen_dat < -301)	//-20 to 10 celcius
   0588 EC                 3084 	mov	a,r4
   0589 70 13              3085 	jnz	00118$
   058B C3                 3086 	clr	c
   058C EA                 3087 	mov	a,r2
   058D 94 D3              3088 	subb	a,#0xD3
   058F EB                 3089 	mov	a,r3
   0590 64 80              3090 	xrl	a,#0x80
   0592 94 7E              3091 	subb	a,#0x7e
   0594 50 08              3092 	jnc	00118$
                           3093 ;	../../shared/src/pll_temp_cal.c:420: tempc_mux_sel_2c = 4;
   0596 90 E6 26           3094 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0599 74 04              3095 	mov	a,#0x04
   059B F0                 3096 	movx	@dptr,a
   059C 80 68              3097 	sjmp	00123$
   059E                    3098 00118$:
                           3099 ;	../../shared/src/pll_temp_cal.c:422: else if (tsen_dat >= -301 && tsen_dat < -226)	//10 to 40 celcius
   059E C3                 3100 	clr	c
   059F EA                 3101 	mov	a,r2
   05A0 94 D3              3102 	subb	a,#0xD3
   05A2 EB                 3103 	mov	a,r3
   05A3 64 80              3104 	xrl	a,#0x80
   05A5 94 7E              3105 	subb	a,#0x7e
   05A7 40 12              3106 	jc	00114$
   05A9 EA                 3107 	mov	a,r2
   05AA 94 1E              3108 	subb	a,#0x1E
   05AC EB                 3109 	mov	a,r3
   05AD 64 80              3110 	xrl	a,#0x80
   05AF 94 7F              3111 	subb	a,#0x7f
   05B1 50 08              3112 	jnc	00114$
                           3113 ;	../../shared/src/pll_temp_cal.c:424: tempc_mux_sel_2c = 5;
   05B3 90 E6 26           3114 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   05B6 74 05              3115 	mov	a,#0x05
   05B8 F0                 3116 	movx	@dptr,a
   05B9 80 4B              3117 	sjmp	00123$
   05BB                    3118 00114$:
                           3119 ;	../../shared/src/pll_temp_cal.c:426: else if (tsen_dat >= -226 && tsen_dat < -149)	//40 to 70 celcius
   05BB C3                 3120 	clr	c
   05BC EA                 3121 	mov	a,r2
   05BD 94 1E              3122 	subb	a,#0x1E
   05BF EB                 3123 	mov	a,r3
   05C0 64 80              3124 	xrl	a,#0x80
   05C2 94 7F              3125 	subb	a,#0x7f
   05C4 40 12              3126 	jc	00110$
   05C6 EA                 3127 	mov	a,r2
   05C7 94 6B              3128 	subb	a,#0x6B
   05C9 EB                 3129 	mov	a,r3
   05CA 64 80              3130 	xrl	a,#0x80
   05CC 94 7F              3131 	subb	a,#0x7f
   05CE 50 08              3132 	jnc	00110$
                           3133 ;	../../shared/src/pll_temp_cal.c:428: tempc_mux_sel_2c = 6;
   05D0 90 E6 26           3134 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   05D3 74 06              3135 	mov	a,#0x06
   05D5 F0                 3136 	movx	@dptr,a
   05D6 80 2E              3137 	sjmp	00123$
   05D8                    3138 00110$:
                           3139 ;	../../shared/src/pll_temp_cal.c:430: else if (tsen_dat >= -149 && tsen_dat < -73)	//70 to 100 celcius
   05D8 C3                 3140 	clr	c
   05D9 EA                 3141 	mov	a,r2
   05DA 94 6B              3142 	subb	a,#0x6B
   05DC EB                 3143 	mov	a,r3
   05DD 64 80              3144 	xrl	a,#0x80
   05DF 94 7F              3145 	subb	a,#0x7f
   05E1 40 12              3146 	jc	00106$
   05E3 EA                 3147 	mov	a,r2
   05E4 94 B7              3148 	subb	a,#0xB7
   05E6 EB                 3149 	mov	a,r3
   05E7 64 80              3150 	xrl	a,#0x80
   05E9 94 7F              3151 	subb	a,#0x7f
   05EB 50 08              3152 	jnc	00106$
                           3153 ;	../../shared/src/pll_temp_cal.c:432: tempc_mux_sel_2c = 7;
   05ED 90 E6 26           3154 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   05F0 74 07              3155 	mov	a,#0x07
   05F2 F0                 3156 	movx	@dptr,a
   05F3 80 11              3157 	sjmp	00123$
   05F5                    3158 00106$:
                           3159 ;	../../shared/src/pll_temp_cal.c:434: else if (tsen_dat >= -73)	//greater than 100 celcius
   05F5 C3                 3160 	clr	c
   05F6 EA                 3161 	mov	a,r2
   05F7 94 B7              3162 	subb	a,#0xB7
   05F9 EB                 3163 	mov	a,r3
   05FA 64 80              3164 	xrl	a,#0x80
   05FC 94 7F              3165 	subb	a,#0x7f
   05FE 40 06              3166 	jc	00123$
                           3167 ;	../../shared/src/pll_temp_cal.c:436: tempc_mux_sel_2c = 8;
   0600 90 E6 26           3168 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0603 74 08              3169 	mov	a,#0x08
   0605 F0                 3170 	movx	@dptr,a
   0606                    3171 00123$:
                           3172 ;	../../shared/src/pll_temp_cal.c:439: tempc_mux_hold_sel_2c = tempc_mux_sel_2c + 1;
   0606 90 E6 26           3173 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0609 E0                 3174 	movx	a,@dptr
   060A FA                 3175 	mov	r2,a
   060B 0A                 3176 	inc	r2
   060C 90 E6 27           3177 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   060F EA                 3178 	mov	a,r2
   0610 F0                 3179 	movx	@dptr,a
                           3180 ;	../../shared/src/pll_temp_cal.c:440: TEMPC_MUX_SEL = tempc_mux_sel_2c ^ (tempc_mux_sel_2c>>1);
   0611 90 E6 26           3181 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0614 E0                 3182 	movx	a,@dptr
   0615 FA                 3183 	mov	r2,a
   0616 90 E6 26           3184 	mov	dptr,#(_CAL_DATA0 + 0x0002)
   0619 E0                 3185 	movx	a,@dptr
   061A C3                 3186 	clr	c
   061B 13                 3187 	rrc	a
   061C 62 02              3188 	xrl	ar2,a
   061E 90 82 BC           3189 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   0621 EA                 3190 	mov	a,r2
   0622 C4                 3191 	swap	a
   0623 54 F0              3192 	anl	a,#(0xf0&0xf0)
   0625 F5 F0              3193 	mov	b,a
   0627 E0                 3194 	movx	a,@dptr
   0628 54 0F              3195 	anl	a,#0x0f
   062A 45 F0              3196 	orl	a,b
   062C F0                 3197 	movx	@dptr,a
                           3198 ;	../../shared/src/pll_temp_cal.c:441: TEMPC_MUX_HOLD_SEL = tempc_mux_hold_sel_2c ^ (tempc_mux_hold_sel_2c>>1);
   062D 90 E6 27           3199 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0630 E0                 3200 	movx	a,@dptr
   0631 FA                 3201 	mov	r2,a
   0632 90 E6 27           3202 	mov	dptr,#(_CAL_DATA0 + 0x0003)
   0635 E0                 3203 	movx	a,@dptr
   0636 C3                 3204 	clr	c
   0637 13                 3205 	rrc	a
   0638 FB                 3206 	mov	r3,a
   0639 62 02              3207 	xrl	ar2,a
   063B 90 82 BC           3208 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_175
   063E EA                 3209 	mov	a,r2
   063F 54 0F              3210 	anl	a,#0x0f
   0641 F5 F0              3211 	mov	b,a
   0643 E0                 3212 	movx	a,@dptr
   0644 54 F0              3213 	anl	a,#0xf0
   0646 45 F0              3214 	orl	a,b
   0648 F0                 3215 	movx	@dptr,a
                           3216 ;	../../shared/src/pll_temp_cal.c:443: cmx_PLL_TEMP_CAL_DONE = 1;
   0649 90 E6 4C           3217 	mov	dptr,#_CAL_STATUS_READ
   064C E0                 3218 	movx	a,@dptr
   064D 44 08              3219 	orl	a,#0x08
   064F F0                 3220 	movx	@dptr,a
   0650                    3221 00124$:
   0650 02s00r00           3222 	ljmp	__sdcc_banked_ret
                           3223 	.area CSEG    (CODE)
                           3224 	.area BANK2   (CODE)
   0653                    3225 _gray2bi_tb:
   0653 00                 3226 	.db #0x00	; 0
   0654 01                 3227 	.db #0x01	; 1
   0655 03                 3228 	.db #0x03	; 3
   0656 02                 3229 	.db #0x02	; 2
   0657 07                 3230 	.db #0x07	; 7
   0658 06                 3231 	.db #0x06	; 6
   0659 04                 3232 	.db #0x04	; 4
   065A 05                 3233 	.db #0x05	; 5
   065B 0F                 3234 	.db #0x0F	; 15
   065C 0E                 3235 	.db #0x0E	; 14
   065D 0C                 3236 	.db #0x0C	; 12
   065E 0D                 3237 	.db #0x0D	; 13
   065F 08                 3238 	.db #0x08	; 8
   0660 09                 3239 	.db #0x09	; 9
   0661 0B                 3240 	.db #0x0B	; 11
   0662 0A                 3241 	.db #0x0A	; 10
                           3242 	.area CABS    (ABS,CODE)
