$date
	Sun May 29 13:31:28 2022
$end
$version
	QuestaSim Version 10.7c
$end
$timescale
	1ps
$end

$scope module tb_apb_protocol_read_without_wait_states $end
$var parameter 32 ! ADDR_WIDTH $end
$var parameter 32 " DATA_WIDTH $end
$var parameter 32 # PSEL_WIDTH $end
$var parameter 32 $ CLK_PERIOD $end
$var reg 1 % PCLK_i $end
$var reg 1 & PRESET_i $end
$var reg 2 ' PMODE_i [1:0] $end
$var wire 1 ( PWRITE_o $end
$var reg 8 ) PADDR_i [7:0] $end
$var wire 1 * PADDR_o [7] $end
$var wire 1 + PADDR_o [6] $end
$var wire 1 , PADDR_o [5] $end
$var wire 1 - PADDR_o [4] $end
$var wire 1 . PADDR_o [3] $end
$var wire 1 / PADDR_o [2] $end
$var wire 1 0 PADDR_o [1] $end
$var wire 1 1 PADDR_o [0] $end
$var reg 1 2 PSEL_i [0:0] $end
$var wire 1 3 PENABLE_o $end
$var wire 1 4 PSEL_o [0] $end
$var reg 1 5 PREADY_i $end
$var wire 1 6 PREADY_o $end
$var reg 8 7 PWDATA_i [7:0] $end
$var wire 1 8 PWDATA_o [7] $end
$var wire 1 9 PWDATA_o [6] $end
$var wire 1 : PWDATA_o [5] $end
$var wire 1 ; PWDATA_o [4] $end
$var wire 1 < PWDATA_o [3] $end
$var wire 1 = PWDATA_o [2] $end
$var wire 1 > PWDATA_o [1] $end
$var wire 1 ? PWDATA_o [0] $end
$var reg 8 @ PRDATA_i [7:0] $end
$var wire 1 A PRDATA_o [7] $end
$var wire 1 B PRDATA_o [6] $end
$var wire 1 C PRDATA_o [5] $end
$var wire 1 D PRDATA_o [4] $end
$var wire 1 E PRDATA_o [3] $end
$var wire 1 F PRDATA_o [2] $end
$var wire 1 G PRDATA_o [1] $end
$var wire 1 H PRDATA_o [0] $end
$var wire 1 I PSLVERR_o $end

$scope module iapb_master_00 $end
$var parameter 32 J ADDR_WIDTH $end
$var parameter 32 K DATA_WIDTH $end
$var parameter 32 L PSEL_WIDTH $end
$var parameter 2 M IDLE $end
$var parameter 2 N SETUP $end
$var parameter 2 O ACCESS $end
$var wire 1 P PCLK_i $end
$var wire 1 Q PRESET_i $end
$var wire 1 R PMODE_i [1] $end
$var wire 1 S PMODE_i [0] $end
$var wire 1 ( PWRITE_o $end
$var wire 1 T PADDR_i [7] $end
$var wire 1 U PADDR_i [6] $end
$var wire 1 V PADDR_i [5] $end
$var wire 1 W PADDR_i [4] $end
$var wire 1 X PADDR_i [3] $end
$var wire 1 Y PADDR_i [2] $end
$var wire 1 Z PADDR_i [1] $end
$var wire 1 [ PADDR_i [0] $end
$var wire 1 * PADDR_o [7] $end
$var wire 1 + PADDR_o [6] $end
$var wire 1 , PADDR_o [5] $end
$var wire 1 - PADDR_o [4] $end
$var wire 1 . PADDR_o [3] $end
$var wire 1 / PADDR_o [2] $end
$var wire 1 0 PADDR_o [1] $end
$var wire 1 1 PADDR_o [0] $end
$var wire 1 \ PSEL_i [0] $end
$var wire 1 3 PENABLE_o $end
$var wire 1 4 PSEL_o [0] $end
$var wire 1 ] PREADY_i $end
$var wire 1 6 PREADY_o $end
$var wire 1 ^ PWDATA_i [7] $end
$var wire 1 _ PWDATA_i [6] $end
$var wire 1 ` PWDATA_i [5] $end
$var wire 1 a PWDATA_i [4] $end
$var wire 1 b PWDATA_i [3] $end
$var wire 1 c PWDATA_i [2] $end
$var wire 1 d PWDATA_i [1] $end
$var wire 1 e PWDATA_i [0] $end
$var wire 1 8 PWDATA_o [7] $end
$var wire 1 9 PWDATA_o [6] $end
$var wire 1 : PWDATA_o [5] $end
$var wire 1 ; PWDATA_o [4] $end
$var wire 1 < PWDATA_o [3] $end
$var wire 1 = PWDATA_o [2] $end
$var wire 1 > PWDATA_o [1] $end
$var wire 1 ? PWDATA_o [0] $end
$var wire 1 f PRDATA_i [7] $end
$var wire 1 g PRDATA_i [6] $end
$var wire 1 h PRDATA_i [5] $end
$var wire 1 i PRDATA_i [4] $end
$var wire 1 j PRDATA_i [3] $end
$var wire 1 k PRDATA_i [2] $end
$var wire 1 l PRDATA_i [1] $end
$var wire 1 m PRDATA_i [0] $end
$var wire 1 A PRDATA_o [7] $end
$var wire 1 B PRDATA_o [6] $end
$var wire 1 C PRDATA_o [5] $end
$var wire 1 D PRDATA_o [4] $end
$var wire 1 E PRDATA_o [3] $end
$var wire 1 F PRDATA_o [2] $end
$var wire 1 G PRDATA_o [1] $end
$var wire 1 H PRDATA_o [0] $end
$var wire 1 I PSLVERR_o $end
$var reg 2 n current_state [1:0] $end
$var reg 2 o next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1&
b0 '
b0 )
b1 2
05
b0 7
b0 @
bx n
b0 o
b1000 !
b1000 "
b1 #
b1 $
b1000 J
b1000 K
b1 L
b0 M
b1 N
b11 O
0(
01
00
0/
0.
0-
0,
0+
0*
x3
x4
x6
0?
0>
0=
0<
0;
0:
09
08
0H
0G
0F
0E
0D
0C
0B
0A
0I
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
1\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
1Q
0P
$end
#500
1%
1P
b0 n
06
03
04
#1000
0%
0P
#1500
1%
1P
#2000
0%
0P
#2500
1%
1P
#3000
0%
0P
#3500
1%
1P
#4000
0%
0P
#4500
1%
1P
#5000
0%
0P
#5500
b10 '
b101000 @
b10101 )
15
1[
1Y
1W
1j
1h
11
1/
1-
1R
1]
b1 o
1%
1P
b1 n
14
b11 o
#6000
0%
0P
#6500
1%
1P
b11 n
16
1E
1C
13
b1 o
#7000
0%
0P
#7500
b1110010 @
b1 )
0Y
0W
1l
0j
1i
1g
1G
0E
1D
1B
0/
0-
1%
1P
b1 n
06
0G
0D
0C
0B
03
b11 o
#8000
0%
0P
#8500
1%
1P
b11 n
16
1G
1D
1C
1B
13
b1 o
#9000
0%
0P
#9500
b1100110 @
b10 )
0[
1Z
1k
0i
1F
0D
01
10
1%
1P
b1 n
06
0G
0F
0C
0B
03
b11 o
#10000
0%
0P
#10500
1%
1P
b11 n
16
1G
1F
1C
1B
13
b1 o
#11000
0%
0P
#11500
b1001 @
b11 )
1[
1m
0l
0k
1j
0h
0g
1H
0G
0F
1E
0C
0B
11
1%
1P
b1 n
06
0H
0E
03
b11 o
#12000
0%
0P
#12500
1%
1P
b11 n
16
1H
1E
13
b1 o
#13000
0%
0P
#13500
b10000111 @
b100 )
0[
0Z
1Y
1l
1k
0j
1f
1G
1F
0E
1A
01
00
1/
1%
1P
b1 n
06
0H
0G
0F
0A
03
b11 o
#14000
0%
0P
#14500
1%
1P
b11 n
16
1H
1G
1F
1A
13
b1 o
#15000
0%
0P
#15500
b1000100 @
b101 )
1[
0m
0l
1g
0f
0H
0G
1B
0A
11
1%
1P
b1 n
06
0F
0B
03
b11 o
#16000
0%
0P
#16500
1%
1P
b11 n
16
1F
1B
13
b1 o
#17000
0%
0P
#17500
b1010100 @
b110 )
0[
1Z
1i
1D
01
10
1%
1P
b1 n
06
0F
0D
0B
03
b11 o
#18000
0%
0P
#18500
1%
1P
b11 n
16
1F
1D
1B
13
b1 o
#19000
0%
0P
#19500
b0 @
b0 )
b0 '
0Z
0Y
0k
0i
0g
0F
0D
0B
00
0/
0R
b0 o
1%
1P
b0 n
06
03
04
#20000
0%
0P
#20500
1%
1P
#21000
0%
0P
#21500
1%
1P
#22000
0%
0P
#22500
1%
1P
#23000
0%
0P
#23500
1%
1P
#24000
0%
0P
#24500
1%
1P
#25000
0%
0P
#25500
1%
1P
#26000
0%
0P
#26500
1%
1P
#27000
0%
0P
#27500
1%
1P
#28000
0%
0P
#28500
1%
1P
#29000
0%
0P
