# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/DPRF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DPRF
# 
# Top level modules:
# 	DPRF
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/instmemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/Project2 {C:/Users/Fawks/Documents/cs3220/Project2/Project2/alu_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  alu_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps alu_testbench 
# Loading work.alu_testbench
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 0	Clk: 0	Opsel:  0	A:         20	B:         17	Expected:          37	Out:           x
# 100000	Clk: 1	Opsel:  0	A:         20	B:         17	Expected:          37	Out:          37
# 200000	Clk: 0	Opsel:  1	A:         20	B:         17	Expected:           3	Out:          37
# 300000	Clk: 1	Opsel:  1	A:         20	B:         17	Expected:           3	Out:           3
# 400000	Clk: 0	Opsel:  3	A:         20	B:         17	Expected:          21	Out:           3
# 500000	Clk: 1	Opsel:  3	A:         20	B:         17	Expected:          21	Out:          21
# 600000	Clk: 0	Opsel:  4	A:         20	B:         17	Expected:           5	Out:          21
# 700000	Clk: 1	Opsel:  4	A:         20	B:         17	Expected:           5	Out:           5
# 800000	Clk: 0	Opsel:  5	A:         20	B:         17	Expected:         -17	Out:           5
# 900000	Clk: 1	Opsel:  5	A:         20	B:         17	Expected:         -17	Out:         -17
# 1000000	Clk: 0	Opsel:  6	A:         20	B:         17	Expected:         -22	Out:         -17
# 1100000	Clk: 1	Opsel:  6	A:         20	B:         17	Expected:         -22	Out:         -22
# 1200000	Clk: 0	Opsel:  7	A:         20	B:         17	Expected:          -6	Out:         -22
# 1300000	Clk: 1	Opsel:  7	A:         20	B:         17	Expected:          -6	Out:          -6
# 1400000	Clk: 0	Opsel:  8	A:         20	B:         17	Expected:     1179642	Out:          -6
# 1500000	Clk: 1	Opsel:  8	A:         20	B:         17	Expected:     1179642	Out:     1179642
# ** Note: $finish    : C:/Users/Fawks/Documents/cs3220/Project2/Project2/alu_testbench.v(77)
#    Time: 1600 ns  Iteration: 0  Instance: /alu_testbench
# 1
# Break in Module alu_testbench at C:/Users/Fawks/Documents/cs3220/Project2/Project2/alu_testbench.v line 77
# Simulation Breakpoint: 1
# Break in Module alu_testbench at C:/Users/Fawks/Documents/cs3220/Project2/Project2/alu_testbench.v line 77
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 22
