Analysis & Synthesis report for UART_PWM
Thu Mar 29 18:04:34 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |UART_PWM|Detector_Mensajes:detectorDerecha|estado_actual
 10. State Machine - |UART_PWM|Detector_Mensajes:detectorIzquierda|estado_actual
 11. State Machine - |UART_PWM|uart:uartModule|receiver:uart_rx|state
 12. State Machine - |UART_PWM|uart:uartModule|transmitter:uart_tx|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: uart:uartModule|baud_rate_gen:uart_baud
 18. Parameter Settings for User Entity Instance: uart:uartModule|transmitter:uart_tx
 19. Parameter Settings for User Entity Instance: uart:uartModule|receiver:uart_rx
 20. Parameter Settings for User Entity Instance: Detector_Mensajes:detectorIzquierda
 21. Parameter Settings for User Entity Instance: Detector_Mensajes:detectorDerecha
 22. Port Connectivity Checks: "moduloPWM:moduloIzquierdo1|contador:contadorBajada"
 23. Port Connectivity Checks: "moduloPWM:moduloIzquierdo1|contador:contadorSubida"
 24. Port Connectivity Checks: "Detector_Mensajes:detectorDerecha"
 25. Port Connectivity Checks: "Detector_Mensajes:detectorIzquierda"
 26. Port Connectivity Checks: "uart:uartModule"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 29 18:04:34 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; UART_PWM                                    ;
; Top-level Entity Name           ; UART_PWM                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 302                                         ;
; Total pins                      ; 110                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; UART_PWM           ; UART_PWM           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; contador.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/contador.v                   ;         ;
; moduloPWM.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v                  ;         ;
; UART_MODULES/uart.v              ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/uart.v          ;         ;
; UART_MODULES/transmitter.v       ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/transmitter.v   ;         ;
; UART_MODULES/receiver.v          ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/receiver.v      ;         ;
; UART_MODULES/baud_rate_gen.v     ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/baud_rate_gen.v ;         ;
; Detector_Mensajes.v              ; yes             ; User Verilog HDL File        ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/Detector_Mensajes.v          ;         ;
; uart_pwm.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v                   ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 223                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 391                ;
;     -- 7 input functions                    ; 1                  ;
;     -- 6 input functions                    ; 50                 ;
;     -- 5 input functions                    ; 60                 ;
;     -- 4 input functions                    ; 28                 ;
;     -- <=3 input functions                  ; 252                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 302                ;
;                                             ;                    ;
; I/O pins                                    ; 110                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 6                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 302                ;
; Total fan-out                               ; 2328               ;
; Average fan-out                             ; 2.31               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name       ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------------+--------------+
; |UART_PWM                                ; 391 (0)             ; 302 (0)                   ; 0                 ; 6          ; 110  ; 0            ; |UART_PWM                                                    ; UART_PWM          ; work         ;
;    |Detector_Mensajes:detectorDerecha|   ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|Detector_Mensajes:detectorDerecha                  ; Detector_Mensajes ; work         ;
;    |Detector_Mensajes:detectorIzquierda| ; 19 (19)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|Detector_Mensajes:detectorIzquierda                ; Detector_Mensajes ; work         ;
;    |moduloPWM:moduloDerecho1|            ; 75 (1)              ; 59 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho1                           ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho1|contador:contadorBajada   ; contador          ; work         ;
;       |contador:contadorSubida|          ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho1|contador:contadorSubida   ; contador          ; work         ;
;    |moduloPWM:moduloDerecho2|            ; 40 (1)              ; 30 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho2                           ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho2|contador:contadorBajada   ; contador          ; work         ;
;    |moduloPWM:moduloDerecho3|            ; 40 (1)              ; 30 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho3                           ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloDerecho3|contador:contadorBajada   ; contador          ; work         ;
;    |moduloPWM:moduloIzquierdo1|          ; 40 (1)              ; 30 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo1                         ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo1|contador:contadorBajada ; contador          ; work         ;
;    |moduloPWM:moduloIzquierdo2|          ; 40 (1)              ; 30 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo2                         ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo2|contador:contadorBajada ; contador          ; work         ;
;    |moduloPWM:moduloIzquierdo3|          ; 40 (1)              ; 30 (1)                    ; 0                 ; 1          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo3                         ; moduloPWM         ; work         ;
;       |contador:contadorBajada|          ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|moduloPWM:moduloIzquierdo3|contador:contadorBajada ; contador          ; work         ;
;    |uart:uartModule|                     ; 75 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|uart:uartModule                                    ; uart              ; work         ;
;       |baud_rate_gen:uart_baud|          ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|uart:uartModule|baud_rate_gen:uart_baud            ; baud_rate_gen     ; work         ;
;       |receiver:uart_rx|                 ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|uart:uartModule|receiver:uart_rx                   ; receiver          ; work         ;
;       |transmitter:uart_tx|              ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_PWM|uart:uartModule|transmitter:uart_tx                ; transmitter       ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_PWM|Detector_Mensajes:detectorDerecha|estado_actual                                                          ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+
; Name                         ; estado_actual.LEER_BYTE ; estado_actual.ESPERANDO_BYTE ; estado_actual.LISTO ; estado_actual.ESPERA ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+
; estado_actual.ESPERA         ; 0                       ; 0                            ; 0                   ; 0                    ;
; estado_actual.LISTO          ; 0                       ; 0                            ; 1                   ; 1                    ;
; estado_actual.ESPERANDO_BYTE ; 0                       ; 1                            ; 0                   ; 1                    ;
; estado_actual.LEER_BYTE      ; 1                       ; 0                            ; 0                   ; 1                    ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_PWM|Detector_Mensajes:detectorIzquierda|estado_actual                                                        ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+
; Name                         ; estado_actual.LEER_BYTE ; estado_actual.ESPERANDO_BYTE ; estado_actual.LISTO ; estado_actual.ESPERA ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+
; estado_actual.ESPERA         ; 0                       ; 0                            ; 0                   ; 0                    ;
; estado_actual.LISTO          ; 0                       ; 0                            ; 1                   ; 1                    ;
; estado_actual.ESPERANDO_BYTE ; 0                       ; 1                            ; 0                   ; 1                    ;
; estado_actual.LEER_BYTE      ; 1                       ; 0                            ; 0                   ; 1                    ;
+------------------------------+-------------------------+------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |UART_PWM|uart:uartModule|receiver:uart_rx|state                        ;
+----------------------+----------------------+---------------------+---------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA ;
+----------------------+----------------------+---------------------+---------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                   ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                   ;
+----------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |UART_PWM|uart:uartModule|transmitter:uart_tx|state                            ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+---------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                      ;
+---------------------------------------------------------------+-------------------------------------------------------------------------+
; uart:uartModule|transmitter:uart_tx|data[7]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[6]                 ;
; uart:uartModule|transmitter:uart_tx|data[6]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[5]                 ;
; uart:uartModule|transmitter:uart_tx|data[5]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[4]                 ;
; uart:uartModule|transmitter:uart_tx|data[4]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[3]                 ;
; uart:uartModule|transmitter:uart_tx|data[3]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[2]                 ;
; uart:uartModule|transmitter:uart_tx|data[2]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[1]                 ;
; uart:uartModule|transmitter:uart_tx|data[1]                   ; Merged with uart:uartModule|transmitter:uart_tx|data[0]                 ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|salida       ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|salida     ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|salida       ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|salida     ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|salida     ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|salida     ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|salida     ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|salida     ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|salida     ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|salida     ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[27]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[27] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[27]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[27] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[27] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[27] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[27] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[27] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[27] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[27] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[26]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[26] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[26]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[26] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[26] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[26] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[26] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[26] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[26] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[26] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[25]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[25] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[25]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[25] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[25] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[25] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[25] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[25] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[25] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[25] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[24]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[24] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[24]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[24] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[24] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[24] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[24] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[24] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[24] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[24] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[23]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[23] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[23]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[23] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[23] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[23] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[23] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[23] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[23] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[23] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[22]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[22] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[22]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[22] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[22] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[22] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[22] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[22] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[22] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[22] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[21]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[21] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[21]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[21] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[21] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[21] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[21] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[21] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[21] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[21] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[20]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[20] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[20]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[20] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[20] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[20] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[20] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[20] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[20] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[20] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[19]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[19] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[19]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[19] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[19] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[19] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[19] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[19] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[19] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[19] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[18]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[18] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[18]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[18] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[18] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[18] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[18] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[18] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[18] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[18] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[17]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[17] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[17]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[17] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[17] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[17] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[17] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[17] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[17] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[17] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[16]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[16] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[16]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[16] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[16] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[16] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[16] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[16] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[16] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[16] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[15]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[15] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[15]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[15] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[15] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[15] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[15] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[15] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[15] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[15] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[14]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[14] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[14]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[14] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[14] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[14] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[14] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[14] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[14] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[14] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[13]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[13] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[13]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[13] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[13] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[13] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[13] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[13] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[13] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[13] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[12]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[12] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[12]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[12] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[12] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[12] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[12] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[12] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[12] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[12] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[11]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[11] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[11]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[11] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[11] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[11] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[11] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[11] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[11] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[11] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[10]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[10] ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[10]   ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[10] ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[10] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[10] ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[10] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[10] ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[10] ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[10] ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[9]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[9]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[9]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[9]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[9]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[9]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[9]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[9]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[9]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[9]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[8]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[8]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[8]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[8]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[8]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[8]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[8]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[8]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[8]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[8]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[7]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[7]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[7]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[7]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[7]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[7]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[7]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[7]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[7]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[7]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[6]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[6]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[6]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[6]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[6]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[6]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[6]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[6]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[6]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[6]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[5]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[5]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[5]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[5]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[5]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[5]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[5]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[5]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[5]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[5]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[4]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[4]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[4]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[4]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[4]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[4]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[4]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[4]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[4]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[4]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[3]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[3]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[3]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[3]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[3]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[3]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[3]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[3]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[3]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[3]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[2]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[2]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[2]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[2]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[2]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[2]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[2]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[2]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[2]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[2]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[1]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[1]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[1]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[1]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[1]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[1]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[1]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[1]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[1]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[1]  ;
; moduloPWM:moduloDerecho2|contador:contadorSubida|conteo[0]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[0]  ;
; moduloPWM:moduloDerecho3|contador:contadorSubida|conteo[0]    ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[0]  ;
; moduloPWM:moduloIzquierdo1|contador:contadorSubida|conteo[0]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[0]  ;
; moduloPWM:moduloIzquierdo2|contador:contadorSubida|conteo[0]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[0]  ;
; moduloPWM:moduloIzquierdo3|contador:contadorSubida|conteo[0]  ; Merged with moduloPWM:moduloDerecho1|contador:contadorSubida|conteo[0]  ;
; Detector_Mensajes:detectorDerecha|estado_actual~2             ; Lost fanout                                                             ;
; Detector_Mensajes:detectorDerecha|estado_actual~3             ; Lost fanout                                                             ;
; Detector_Mensajes:detectorIzquierda|estado_actual~2           ; Lost fanout                                                             ;
; Detector_Mensajes:detectorIzquierda|estado_actual~3           ; Lost fanout                                                             ;
; uart:uartModule|transmitter:uart_tx|state~5                   ; Lost fanout                                                             ;
; uart:uartModule|transmitter:uart_tx|state~6                   ; Lost fanout                                                             ;
; Total Number of Removed Registers = 158                       ;                                                                         ;
+---------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 302   ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:uartModule|transmitter:uart_tx|tx ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |UART_PWM|Detector_Mensajes:detectorIzquierda|TEMPORAL[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |UART_PWM|Detector_Mensajes:detectorDerecha|TEMPORAL[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |UART_PWM|uart:uartModule|receiver:uart_rx|bitpos[2]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UART_PWM|uart:uartModule|receiver:uart_rx|sample[2]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |UART_PWM|uart:uartModule|transmitter:uart_tx|Selector3   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |UART_PWM|uart:uartModule|receiver:uart_rx|state          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |UART_PWM|uart:uartModule|transmitter:uart_tx|Selector2   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uartModule|baud_rate_gen:uart_baud ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                              ;
; TX_ACC_MAX     ; 434   ; Signed Integer                                              ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                              ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uartModule|transmitter:uart_tx ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                         ;
; STATE_START    ; 01    ; Unsigned Binary                                         ;
; STATE_DATA     ; 10    ; Unsigned Binary                                         ;
; STATE_STOP     ; 11    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uartModule|receiver:uart_rx ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                      ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                      ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Detector_Mensajes:detectorIzquierda ;
+----------------------------+----------+------------------------------------------+
; Parameter Name             ; Value    ; Type                                     ;
+----------------------------+----------+------------------------------------------+
; ESPERA                     ; 00       ; Unsigned Binary                          ;
; LISTO                      ; 01       ; Unsigned Binary                          ;
; ESPERANDO_BYTE             ; 10       ; Unsigned Binary                          ;
; LEER_BYTE                  ; 11       ; Unsigned Binary                          ;
; CARACTER_TERMINACION       ; 00100011 ; Unsigned Binary                          ;
; CARACTER_TERMINACION_ATRAS ; 00100001 ; Unsigned Binary                          ;
+----------------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Detector_Mensajes:detectorDerecha ;
+----------------------------+----------+----------------------------------------+
; Parameter Name             ; Value    ; Type                                   ;
+----------------------------+----------+----------------------------------------+
; ESPERA                     ; 00       ; Unsigned Binary                        ;
; LISTO                      ; 01       ; Unsigned Binary                        ;
; ESPERANDO_BYTE             ; 10       ; Unsigned Binary                        ;
; LEER_BYTE                  ; 11       ; Unsigned Binary                        ;
; CARACTER_TERMINACION       ; 00100011 ; Unsigned Binary                        ;
; CARACTER_TERMINACION_ATRAS ; 00100001 ; Unsigned Binary                        ;
+----------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moduloPWM:moduloIzquierdo1|contador:contadorBajada"                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ciclos         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (28 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ciclos[27..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moduloPWM:moduloIzquierdo1|contador:contadorSubida"                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ciclos         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (28 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ciclos[14..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ciclos[8..7]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ciclos[27..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ciclos[12..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ciclos[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ciclos[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ciclos[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ciclos[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ciclos[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Detector_Mensajes:detectorDerecha"                                                                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dout                 ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LETRA_DETECTAR[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; LETRA_DETECTAR[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; LETRA_DETECTAR[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; LETRA_DETECTAR[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Detector_Mensajes:detectorIzquierda"                                                                                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dout                 ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LETRA_DETECTAR[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; LETRA_DETECTAR[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; LETRA_DETECTAR[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "uart:uartModule" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; din   ; Input ; Info     ; Stuck at VCC     ;
; wr_en ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 302                         ;
;     ENA               ; 31                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 205                         ;
;     plain             ; 50                          ;
; arriav_io_obuf        ; 89                          ;
; arriav_lcell_comb     ; 392                         ;
;     arith             ; 205                         ;
;         1 data inputs ; 205                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 172                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 60                          ;
;         6 data inputs ; 50                          ;
;     shared            ; 14                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 110                         ;
;                       ;                             ;
; Max LUT depth         ; 3.70                        ;
; Average LUT depth     ; 2.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 29 18:04:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_PWM -c UART_PWM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file contador.v
    Info (12023): Found entity 1: contador File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/contador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulopwm.v
    Info (12023): Found entity 1: moduloPWM File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_modules/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_modules/transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_modules/receiver.v
    Info (12023): Found entity 1: receiver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_modules/baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/baud_rate_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file detector_mensajes.v
    Info (12023): Found entity 1: Detector_Mensajes File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/Detector_Mensajes.v Line: 1
Warning (12019): Can't analyze file -- file Detector_Mensajes2.v is missing
Warning (12125): Using design file uart_pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_PWM File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 6
Info (12127): Elaborating entity "UART_PWM" for the top level hierarchy
Warning (10034): Output port "ADC_CONVST" at uart_pwm.v(9) has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 9
Warning (10034): Output port "ADC_SCK" at uart_pwm.v(10) has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 10
Warning (10034): Output port "ADC_SDI" at uart_pwm.v(11) has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 11
Info (12128): Elaborating entity "uart" for hierarchy "uart:uartModule" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 119
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "uart:uartModule|baud_rate_gen:uart_baud" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/uart.v Line: 15
Info (12128): Elaborating entity "transmitter" for hierarchy "uart:uartModule|transmitter:uart_tx" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/uart.v Line: 21
Info (12128): Elaborating entity "receiver" for hierarchy "uart:uartModule|receiver:uart_rx" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/UART_MODULES/uart.v Line: 27
Info (12128): Elaborating entity "Detector_Mensajes" for hierarchy "Detector_Mensajes:detectorIzquierda" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 125
Warning (10230): Verilog HDL assignment warning at Detector_Mensajes.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/Detector_Mensajes.v Line: 61
Info (12128): Elaborating entity "moduloPWM" for hierarchy "moduloPWM:moduloIzquierdo1" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 128
Info (12128): Elaborating entity "contador" for hierarchy "moduloPWM:moduloIzquierdo1|contador:contadorSubida" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorBajada" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 21
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorSubida" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorBajada" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 21
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorSubida" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorBajada" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 21
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorSubida" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorBajada" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 21
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorSubida" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorBajada" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 21
Warning (12020): Port "ordered port 2" on the entity instantiation of "contadorSubida" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/moduloPWM.v Line: 20
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0GPIO[30]" and its non-tri-state driver. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0GPIO[31]" and its non-tri-state driver. File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO0GPIO[0]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 16
    Warning (13040): bidirectional pin "GPIO0GPIO[1]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[2]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[3]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[4]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[5]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[6]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[7]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[8]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[9]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[10]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[11]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[12]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[13]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[14]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[15]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[16]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[17]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[18]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[19]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[20]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[21]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[22]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[23]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[24]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[25]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[26]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[27]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[28]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[29]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[32]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[33]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[34]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO0GPIO[35]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13040): bidirectional pin "GPIO1GPIO[0]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[1]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[2]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[3]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[4]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[5]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[6]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[7]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[8]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[9]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[10]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[11]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[12]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[13]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[14]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[15]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[16]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[17]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[18]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[19]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[20]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[21]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[22]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[23]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[24]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[25]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[26]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[27]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[28]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[29]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[30]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[31]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[32]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[33]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[34]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
    Warning (13040): bidirectional pin "GPIO1GPIO[35]" has no driver File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 87
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO0GPIO[30]~synth" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
    Warning (13010): Node "GPIO0GPIO[31]~synth" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 9
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 10
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 12
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 20
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 21
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 74
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 80
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 80
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 80
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Oscar Andres y Nani/OneDrive - Universidad de Los Andes/FPGA/UART_PWM/uart_pwm.v Line: 80
Info (21057): Implemented 534 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 89 bidirectional pins
    Info (21061): Implemented 418 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 698 megabytes
    Info: Processing ended: Thu Mar 29 18:04:34 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:46


