

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Wed Dec 21 22:07:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        1221
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    75009|    75009|  0.750 ms|  0.750 ms|  75010|  75010|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mmult_fu_1121                                              |mmult                                              |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_mmult_hw_Pipeline_VITIS_LOOP_32_6_VITIS_LOOP_33_7_fu_1193  |mmult_hw_Pipeline_VITIS_LOOP_32_6_VITIS_LOOP_33_7  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |    75008|    75008|       293|          -|          -|   256|        no|
        | + VITIS_LOOP_21_4                 |      224|      224|        14|          -|          -|    16|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2582|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  192|   15271|  11494|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    643|    -|
|Register         |        -|    -|    4211|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  192|   19482|  14719|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   87|      18|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |                            Instance                           |                       Module                      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_mmult_fu_1121                                              |mmult                                              |        0|  192|  15246|  11065|    0|
    |grp_mmult_hw_Pipeline_VITIS_LOOP_32_6_VITIS_LOOP_33_7_fu_1193  |mmult_hw_Pipeline_VITIS_LOOP_32_6_VITIS_LOOP_33_7  |        0|    0|     25|    429|    0|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                          |                                                   |        0|  192|  15271|  11494|    0|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_1379_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln15_fu_1351_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln16_fu_1695_p2       |         +|   0|  0|  15|           8|           4|
    |add_ln21_fu_1689_p2       |         +|   0|  0|  15|           8|           4|
    |outsum_10_fu_2029_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_11_fu_2035_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_12_fu_2041_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_13_fu_2047_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_14_fu_2053_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_15_fu_2059_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_16_fu_2065_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_17_fu_2071_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_18_fu_2077_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_19_fu_2083_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_1_fu_1975_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_20_fu_2089_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_21_fu_2095_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_22_fu_2101_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_23_fu_2107_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_24_fu_2113_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_25_fu_2119_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_26_fu_2125_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_27_fu_2131_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_28_fu_2137_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_29_fu_2143_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_2_fu_1981_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_30_fu_2149_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_31_fu_2155_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_32_fu_2161_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_33_fu_2167_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_34_fu_2173_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_35_fu_2179_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_36_fu_2185_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_37_fu_2191_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_38_fu_2197_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_39_fu_2203_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_3_fu_1987_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_40_fu_2209_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_41_fu_2215_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_42_fu_2221_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_43_fu_2227_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_44_fu_2233_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_45_fu_2239_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_46_fu_2245_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_47_fu_2251_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_48_fu_2257_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_49_fu_2263_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_4_fu_1993_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_50_fu_2269_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_51_fu_2275_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_52_fu_2281_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_53_fu_2287_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_54_fu_2293_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_55_fu_2299_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_56_fu_2305_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_57_fu_2311_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_58_fu_2317_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_59_fu_2323_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_5_fu_1999_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_60_fu_2329_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_61_fu_2335_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_62_fu_2341_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_63_fu_2347_p2      |         +|   0|  0|  39|          32|          32|
    |outsum_6_fu_2005_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_7_fu_2011_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_8_fu_2017_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_9_fu_2023_p2       |         +|   0|  0|  39|          32|          32|
    |outsum_fu_1969_p2         |         +|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_1345_p2      |      icmp|   0|  0|  11|           9|          10|
    |select_ln15_1_fu_1385_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_fu_1371_p3    |    select|   0|  0|   8|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|2582|        2092|        2080|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |add12_reg_1109         |   9|          2|   32|         64|
    |add_1022_reg_989       |   9|          2|   32|         64|
    |add_1123_reg_977       |   9|          2|   32|         64|
    |add_113_reg_1097       |   9|          2|   32|         64|
    |add_1224_reg_965       |   9|          2|   32|         64|
    |add_1325_reg_953       |   9|          2|   32|         64|
    |add_1426_reg_941       |   9|          2|   32|         64|
    |add_1527_reg_929       |   9|          2|   32|         64|
    |add_1628_reg_917       |   9|          2|   32|         64|
    |add_1729_reg_905       |   9|          2|   32|         64|
    |add_1830_reg_893       |   9|          2|   32|         64|
    |add_1931_reg_881       |   9|          2|   32|         64|
    |add_2032_reg_869       |   9|          2|   32|         64|
    |add_2133_reg_857       |   9|          2|   32|         64|
    |add_214_reg_1085       |   9|          2|   32|         64|
    |add_2234_reg_845       |   9|          2|   32|         64|
    |add_2335_reg_833       |   9|          2|   32|         64|
    |add_2436_reg_821       |   9|          2|   32|         64|
    |add_2537_reg_809       |   9|          2|   32|         64|
    |add_2638_reg_797       |   9|          2|   32|         64|
    |add_2739_reg_785       |   9|          2|   32|         64|
    |add_2840_reg_773       |   9|          2|   32|         64|
    |add_2941_reg_761       |   9|          2|   32|         64|
    |add_3042_reg_749       |   9|          2|   32|         64|
    |add_3143_reg_737       |   9|          2|   32|         64|
    |add_315_reg_1073       |   9|          2|   32|         64|
    |add_3244_reg_725       |   9|          2|   32|         64|
    |add_3345_reg_713       |   9|          2|   32|         64|
    |add_3446_reg_701       |   9|          2|   32|         64|
    |add_3547_reg_689       |   9|          2|   32|         64|
    |add_3648_reg_677       |   9|          2|   32|         64|
    |add_3749_reg_665       |   9|          2|   32|         64|
    |add_3850_reg_653       |   9|          2|   32|         64|
    |add_3951_reg_641       |   9|          2|   32|         64|
    |add_4052_reg_629       |   9|          2|   32|         64|
    |add_4153_reg_617       |   9|          2|   32|         64|
    |add_416_reg_1061       |   9|          2|   32|         64|
    |add_4254_reg_605       |   9|          2|   32|         64|
    |add_4355_reg_593       |   9|          2|   32|         64|
    |add_4456_reg_581       |   9|          2|   32|         64|
    |add_4557_reg_569       |   9|          2|   32|         64|
    |add_4658_reg_557       |   9|          2|   32|         64|
    |add_4759_reg_545       |   9|          2|   32|         64|
    |add_4860_reg_533       |   9|          2|   32|         64|
    |add_4961_reg_521       |   9|          2|   32|         64|
    |add_5062_reg_509       |   9|          2|   32|         64|
    |add_5163_reg_497       |   9|          2|   32|         64|
    |add_517_reg_1049       |   9|          2|   32|         64|
    |add_5264_reg_485       |   9|          2|   32|         64|
    |add_5365_reg_473       |   9|          2|   32|         64|
    |add_5466_reg_461       |   9|          2|   32|         64|
    |add_5567_reg_449       |   9|          2|   32|         64|
    |add_5668_reg_437       |   9|          2|   32|         64|
    |add_5769_reg_425       |   9|          2|   32|         64|
    |add_5870_reg_413       |   9|          2|   32|         64|
    |add_5971_reg_401       |   9|          2|   32|         64|
    |add_6072_reg_389       |   9|          2|   32|         64|
    |add_6173_reg_377       |   9|          2|   32|         64|
    |add_618_reg_1037       |   9|          2|   32|         64|
    |add_6274_reg_365       |   9|          2|   32|         64|
    |add_6375_reg_353       |   9|          2|   32|         64|
    |add_719_reg_1025       |   9|          2|   32|         64|
    |add_820_reg_1013       |   9|          2|   32|         64|
    |add_921_reg_1001       |   9|          2|   32|         64|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |i_fu_66                |   9|          2|    8|         16|
    |indvar_flatten6_fu_70  |   9|          2|    9|         18|
    |j_fu_62                |   9|          2|    8|         16|
    |m_reg_342              |   9|          2|    8|         16|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 643|        142| 2082|       4168|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add12_reg_1109                                                              |  32|   0|   32|          0|
    |add_1022_reg_989                                                            |  32|   0|   32|          0|
    |add_1123_reg_977                                                            |  32|   0|   32|          0|
    |add_113_reg_1097                                                            |  32|   0|   32|          0|
    |add_1224_reg_965                                                            |  32|   0|   32|          0|
    |add_1325_reg_953                                                            |  32|   0|   32|          0|
    |add_1426_reg_941                                                            |  32|   0|   32|          0|
    |add_1527_reg_929                                                            |  32|   0|   32|          0|
    |add_1628_reg_917                                                            |  32|   0|   32|          0|
    |add_1729_reg_905                                                            |  32|   0|   32|          0|
    |add_1830_reg_893                                                            |  32|   0|   32|          0|
    |add_1931_reg_881                                                            |  32|   0|   32|          0|
    |add_2032_reg_869                                                            |  32|   0|   32|          0|
    |add_2133_reg_857                                                            |  32|   0|   32|          0|
    |add_214_reg_1085                                                            |  32|   0|   32|          0|
    |add_2234_reg_845                                                            |  32|   0|   32|          0|
    |add_2335_reg_833                                                            |  32|   0|   32|          0|
    |add_2436_reg_821                                                            |  32|   0|   32|          0|
    |add_2537_reg_809                                                            |  32|   0|   32|          0|
    |add_2638_reg_797                                                            |  32|   0|   32|          0|
    |add_2739_reg_785                                                            |  32|   0|   32|          0|
    |add_2840_reg_773                                                            |  32|   0|   32|          0|
    |add_2941_reg_761                                                            |  32|   0|   32|          0|
    |add_3042_reg_749                                                            |  32|   0|   32|          0|
    |add_3143_reg_737                                                            |  32|   0|   32|          0|
    |add_315_reg_1073                                                            |  32|   0|   32|          0|
    |add_3244_reg_725                                                            |  32|   0|   32|          0|
    |add_3345_reg_713                                                            |  32|   0|   32|          0|
    |add_3446_reg_701                                                            |  32|   0|   32|          0|
    |add_3547_reg_689                                                            |  32|   0|   32|          0|
    |add_3648_reg_677                                                            |  32|   0|   32|          0|
    |add_3749_reg_665                                                            |  32|   0|   32|          0|
    |add_3850_reg_653                                                            |  32|   0|   32|          0|
    |add_3951_reg_641                                                            |  32|   0|   32|          0|
    |add_4052_reg_629                                                            |  32|   0|   32|          0|
    |add_4153_reg_617                                                            |  32|   0|   32|          0|
    |add_416_reg_1061                                                            |  32|   0|   32|          0|
    |add_4254_reg_605                                                            |  32|   0|   32|          0|
    |add_4355_reg_593                                                            |  32|   0|   32|          0|
    |add_4456_reg_581                                                            |  32|   0|   32|          0|
    |add_4557_reg_569                                                            |  32|   0|   32|          0|
    |add_4658_reg_557                                                            |  32|   0|   32|          0|
    |add_4759_reg_545                                                            |  32|   0|   32|          0|
    |add_4860_reg_533                                                            |  32|   0|   32|          0|
    |add_4961_reg_521                                                            |  32|   0|   32|          0|
    |add_5062_reg_509                                                            |  32|   0|   32|          0|
    |add_5163_reg_497                                                            |  32|   0|   32|          0|
    |add_517_reg_1049                                                            |  32|   0|   32|          0|
    |add_5264_reg_485                                                            |  32|   0|   32|          0|
    |add_5365_reg_473                                                            |  32|   0|   32|          0|
    |add_5466_reg_461                                                            |  32|   0|   32|          0|
    |add_5567_reg_449                                                            |  32|   0|   32|          0|
    |add_5668_reg_437                                                            |  32|   0|   32|          0|
    |add_5769_reg_425                                                            |  32|   0|   32|          0|
    |add_5870_reg_413                                                            |  32|   0|   32|          0|
    |add_5971_reg_401                                                            |  32|   0|   32|          0|
    |add_6072_reg_389                                                            |  32|   0|   32|          0|
    |add_6173_reg_377                                                            |  32|   0|   32|          0|
    |add_618_reg_1037                                                            |  32|   0|   32|          0|
    |add_6274_reg_365                                                            |  32|   0|   32|          0|
    |add_6375_reg_353                                                            |  32|   0|   32|          0|
    |add_719_reg_1025                                                            |  32|   0|   32|          0|
    |add_820_reg_1013                                                            |  32|   0|   32|          0|
    |add_921_reg_1001                                                            |  32|   0|   32|          0|
    |add_ln15_reg_3091                                                           |   9|   0|    9|          0|
    |add_ln21_reg_3321                                                           |   8|   0|    8|          0|
    |ap_CS_fsm                                                                   |   5|   0|    5|          0|
    |grp_mmult_fu_1121_ap_start_reg                                              |   1|   0|    1|          0|
    |grp_mmult_hw_Pipeline_VITIS_LOOP_32_6_VITIS_LOOP_33_7_fu_1193_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_66                                                                     |   8|   0|    8|          0|
    |indvar_flatten6_fu_70                                                       |   9|   0|    9|          0|
    |j_fu_62                                                                     |   8|   0|    8|          0|
    |m_reg_342                                                                   |   8|   0|    8|          0|
    |outbuf_100_fu_218                                                           |  32|   0|   32|          0|
    |outbuf_101_fu_222                                                           |  32|   0|   32|          0|
    |outbuf_102_fu_226                                                           |  32|   0|   32|          0|
    |outbuf_103_fu_230                                                           |  32|   0|   32|          0|
    |outbuf_104_fu_234                                                           |  32|   0|   32|          0|
    |outbuf_105_fu_238                                                           |  32|   0|   32|          0|
    |outbuf_106_fu_242                                                           |  32|   0|   32|          0|
    |outbuf_107_fu_246                                                           |  32|   0|   32|          0|
    |outbuf_108_fu_250                                                           |  32|   0|   32|          0|
    |outbuf_109_fu_254                                                           |  32|   0|   32|          0|
    |outbuf_110_fu_258                                                           |  32|   0|   32|          0|
    |outbuf_111_fu_262                                                           |  32|   0|   32|          0|
    |outbuf_112_fu_266                                                           |  32|   0|   32|          0|
    |outbuf_113_fu_270                                                           |  32|   0|   32|          0|
    |outbuf_114_fu_274                                                           |  32|   0|   32|          0|
    |outbuf_115_fu_278                                                           |  32|   0|   32|          0|
    |outbuf_116_fu_282                                                           |  32|   0|   32|          0|
    |outbuf_117_fu_286                                                           |  32|   0|   32|          0|
    |outbuf_118_fu_290                                                           |  32|   0|   32|          0|
    |outbuf_119_fu_294                                                           |  32|   0|   32|          0|
    |outbuf_120_fu_298                                                           |  32|   0|   32|          0|
    |outbuf_121_fu_302                                                           |  32|   0|   32|          0|
    |outbuf_122_fu_306                                                           |  32|   0|   32|          0|
    |outbuf_123_fu_310                                                           |  32|   0|   32|          0|
    |outbuf_124_fu_314                                                           |  32|   0|   32|          0|
    |outbuf_125_fu_318                                                           |  32|   0|   32|          0|
    |outbuf_126_fu_322                                                           |  32|   0|   32|          0|
    |outbuf_127_fu_326                                                           |  32|   0|   32|          0|
    |outbuf_64_fu_74                                                             |  32|   0|   32|          0|
    |outbuf_65_fu_78                                                             |  32|   0|   32|          0|
    |outbuf_66_fu_82                                                             |  32|   0|   32|          0|
    |outbuf_67_fu_86                                                             |  32|   0|   32|          0|
    |outbuf_68_fu_90                                                             |  32|   0|   32|          0|
    |outbuf_69_fu_94                                                             |  32|   0|   32|          0|
    |outbuf_70_fu_98                                                             |  32|   0|   32|          0|
    |outbuf_71_fu_102                                                            |  32|   0|   32|          0|
    |outbuf_72_fu_106                                                            |  32|   0|   32|          0|
    |outbuf_73_fu_110                                                            |  32|   0|   32|          0|
    |outbuf_74_fu_114                                                            |  32|   0|   32|          0|
    |outbuf_75_fu_118                                                            |  32|   0|   32|          0|
    |outbuf_76_fu_122                                                            |  32|   0|   32|          0|
    |outbuf_77_fu_126                                                            |  32|   0|   32|          0|
    |outbuf_78_fu_130                                                            |  32|   0|   32|          0|
    |outbuf_79_fu_134                                                            |  32|   0|   32|          0|
    |outbuf_80_fu_138                                                            |  32|   0|   32|          0|
    |outbuf_81_fu_142                                                            |  32|   0|   32|          0|
    |outbuf_82_fu_146                                                            |  32|   0|   32|          0|
    |outbuf_83_fu_150                                                            |  32|   0|   32|          0|
    |outbuf_84_fu_154                                                            |  32|   0|   32|          0|
    |outbuf_85_fu_158                                                            |  32|   0|   32|          0|
    |outbuf_86_fu_162                                                            |  32|   0|   32|          0|
    |outbuf_87_fu_166                                                            |  32|   0|   32|          0|
    |outbuf_88_fu_170                                                            |  32|   0|   32|          0|
    |outbuf_89_fu_174                                                            |  32|   0|   32|          0|
    |outbuf_90_fu_178                                                            |  32|   0|   32|          0|
    |outbuf_91_fu_182                                                            |  32|   0|   32|          0|
    |outbuf_92_fu_186                                                            |  32|   0|   32|          0|
    |outbuf_93_fu_190                                                            |  32|   0|   32|          0|
    |outbuf_94_fu_194                                                            |  32|   0|   32|          0|
    |outbuf_95_fu_198                                                            |  32|   0|   32|          0|
    |outbuf_96_fu_202                                                            |  32|   0|   32|          0|
    |outbuf_97_fu_206                                                            |  32|   0|   32|          0|
    |outbuf_98_fu_210                                                            |  32|   0|   32|          0|
    |outbuf_99_fu_214                                                            |  32|   0|   32|          0|
    |select_ln15_1_reg_3101                                                      |   8|   0|    8|          0|
    |select_ln15_reg_3096                                                        |   8|   0|    8|          0|
    |shl_ln1_reg_3316                                                            |  14|   0|   16|          2|
    |shl_ln_reg_3311                                                             |  14|   0|   16|          2|
    |trunc_ln15_reg_3106                                                         |   7|   0|    7|          0|
    |trunc_ln23_reg_3111                                                         |   7|   0|    7|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |4211|   0| 4215|          4|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in1           |   in|   32|     ap_none|           in1|       pointer|
|in2           |   in|   32|     ap_none|           in2|       pointer|
|out_r         |  out|   32|      ap_vld|         out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

