
---------- Begin Simulation Statistics ----------
simSeconds                                   0.216124                       # Number of seconds simulated (Second)
simTicks                                 216123762000                       # Number of ticks simulated (Tick)
finalTick                                216123762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3268.55                       # Real time elapsed on the host (Second)
hostTickRate                                 66122245                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8775028                       # Number of bytes of host memory used (Byte)
simInsts                                    500000001                       # Number of instructions simulated (Count)
simOps                                      570276483                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   152973                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     174474                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        432247558                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.862506                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.159412                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       676235524                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    96123                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      645523202                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 477664                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            106055147                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          72990344                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               35518                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           394776269                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.635162                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.226769                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 204647721     51.84%     51.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  45458206     11.51%     63.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  34081700      8.63%     71.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  29936592      7.58%     79.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  24675769      6.25%     85.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  18564011      4.70%     90.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  19731164      5.00%     95.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   9267143      2.35%     97.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   8413963      2.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             394776269                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2983974     31.42%     31.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6478      0.07%     31.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   30880      0.33%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  225      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    21      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   17      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     31.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3276786     34.51%     66.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               3198022     33.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       113176      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     423187270     65.56%     65.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1193500      0.18%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         11909      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          377      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         3211      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          734      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          680      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            8      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          161      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       315539      0.05%     65.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     65.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          512      0.00%     65.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       207573      0.03%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       340356      0.05%     65.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          825      0.00%     65.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406444      0.06%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        91257      0.01%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp          287      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    138757300     21.50%     87.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     80892082     12.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      645523202                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.493411                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             9496403                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014711                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1682408213                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               774568694                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       622462696                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 13388526                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 7913304                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6158976                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   648193820                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     6712609                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   7940997                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         5040975                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        37471289                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      141457616                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      85886077                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      5248682                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      9901776                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       7130164      4.54%      4.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      8220862      5.23%      9.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       366261      0.23%     10.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    130089874     82.81%     92.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      8366631      5.33%     98.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2928759      1.86%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      157102551                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1553366      4.39%      4.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      2819429      7.96%     12.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       190854      0.54%     12.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     27536415     77.78%     90.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2332231      6.59%     97.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       970203      2.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      35402498                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        10665      0.16%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       528121      8.09%      8.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        63413      0.97%      9.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      4795177     73.42%     82.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       593772      9.09%     91.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       540208      8.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      6531356                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      5576795      4.58%      4.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5401433      4.44%      9.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       175407      0.14%      9.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    102553457     84.27%     93.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      6034398      4.96%     98.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1958556      1.61%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    121700046                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         1450      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       346273      6.20%      6.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        61507      1.10%      7.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      4193287     75.14%     82.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       459804      8.24%     90.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     90.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       518327      9.29%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      5580648                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     89466023     56.95%     56.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     58471464     37.22%     94.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      7130164      4.54%     98.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      2034900      1.30%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    157102551                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      4911330     75.20%     75.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1395348     21.36%     96.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        10665      0.16%     96.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       214013      3.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      6531356                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         130089874                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     47666096                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           6531356                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        2053631                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      5136008                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1395348                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            157102551                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              4521722                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                96025746                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.611230                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         2369224                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         3295020                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            2034900                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          1260120                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      7130164      4.54%      4.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      8220862      5.23%      9.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       366261      0.23%     10.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    130089874     82.81%     92.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      8366631      5.33%     98.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2928759      1.86%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    157102551                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      7130164     11.67%     11.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       938464      1.54%     13.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       366261      0.60%     13.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     48899571     80.06%     93.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       813586      1.33%     95.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2928759      4.80%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      61076805                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       528121     11.68%     11.68% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.68% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3399829     75.19%     86.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       593772     13.13%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      4521722                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       528121     11.68%     11.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3399829     75.19%     86.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       593772     13.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      4521722                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      3295020                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      2034900                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      1260120                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       603621                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      3898641                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             10140489                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               10140447                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            4563649                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                5576795                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             5575345                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              1450                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       106288382                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           60605                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           5409738                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    377935443                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.511977                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.588849                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       224358402     59.36%     59.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        57447117     15.20%     74.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        21107003      5.58%     80.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        11677787      3.09%     83.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7731709      2.05%     85.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         6224835      1.65%     86.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         8079914      2.14%     89.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4264758      1.13%     90.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        37043918      9.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    377935443                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       29582                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               5576840                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       111638      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    377353250     66.04%     66.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1035037      0.18%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        10849      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          354      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         2688      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          712      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult          281      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            8      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           94      0.00%     66.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       285345      0.05%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          450      0.00%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       197953      0.03%     66.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       307288      0.05%     66.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          764      0.00%     66.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       372046      0.07%     66.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        87837      0.02%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     66.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    118777848     20.79%     87.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     72885187     12.75%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    571429629                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      37043918                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            501153147                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              571429629                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      500000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        570276483                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.862506                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.159412                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          191663035                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         502263385                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        118777848                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        72855619                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           5716270                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       111638      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    377353250     66.04%     66.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1035037      0.18%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        10849      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          354      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         2688      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          712      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult          281      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            8      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           94      0.00%     66.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       285345      0.05%     66.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          450      0.00%     66.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       197953      0.03%     66.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp       307288      0.05%     66.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          764      0.00%     66.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       372046      0.07%     66.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     66.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        87837      0.02%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     66.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    118777848     20.79%     87.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     72885187     12.75%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    571429629                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    121700048                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    113989289                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      7710759                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    102553457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     19146591                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      5576840                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      5576796                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      195889700                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         195889700                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     195889700                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        195889700                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5377997                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5377997                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5377997                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5377997                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 233409253806                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 233409253806                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 233409253806                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 233409253806                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    201267697                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     201267697                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    201267697                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    201267697                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.026721                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.026721                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.026721                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.026721                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43400.777986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43400.777986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43400.777986                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43400.777986                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     12577297                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets      1970622                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       324703                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        12945                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      38.734773                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   152.230359                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1600328                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1600328                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3314770                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3314770                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3314770                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3314770                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2063227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2063227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2063227                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2063227                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  62177365045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  62177365045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  62177365045                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  62177365045                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30135.978758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30135.978758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30135.978758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 30135.978758                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2062469                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            6                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            6                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       119500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       119500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 39833.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 39833.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       116500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       116500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 38833.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 38833.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    125413159                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       125413159                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3041264                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3041264                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  44387168000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  44387168000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    128454423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    128454423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.023676                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.023676                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 14594.973669                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 14594.973669                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1624771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1624771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1416493                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1416493                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  21118927000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  21118927000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.011027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.011027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14909.305588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14909.305588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        29475                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           29475                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           93                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            93                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data      1507500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total      1507500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        29568                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        29568                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.003145                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.003145                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 16209.677419                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 16209.677419                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           93                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           93                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data      1414500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total      1414500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.003145                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.003145                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 15209.677419                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 15209.677419                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data         4820                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total         4820                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       202616                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       202616                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   6218449153                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   6218449153                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       207436                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       207436                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.976764                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.976764                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 30690.809971                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 30690.809971                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       202616                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       202616                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   6015833153                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   6015833153                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.976764                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.976764                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29690.809971                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29690.809971                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     70471721                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       70471721                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2134117                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2134117                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 182803636653                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 182803636653                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     72605838                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     72605838                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029393                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029393                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 85657.738846                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85657.738846                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1689999                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1689999                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       444118                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       444118                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  35042604892                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  35042604892                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78903.815860                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78903.815860                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.934241                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            197982784                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2062981                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              95.969272                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              185500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.934241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          258                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1612441205                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1612441205                       # Number of data accesses (Count)
system.cpu.dcache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.dcache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.dcache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                206884909                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              55467755                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 121866975                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5060168                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                5496462                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             57722643                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred               1138436                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              713014965                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3113635                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           637582204                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop               1440033                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        132944279                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       136384861                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       79373725                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.475039                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      209625165                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     209198069                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     652042883                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    372258879                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         215758586                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     78354291                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        64298                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads       474559                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites       169234                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       4757945                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      2249325                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           67636528                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     169419044                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                13236710                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2417                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2664                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  81597427                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3837204                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          394776269                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.872846                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.005294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                258574942     65.50%     65.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 15472009      3.92%     69.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 12768792      3.23%     72.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 12006103      3.04%     75.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 11601940      2.94%     78.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  7678522      1.95%     80.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 14439467      3.66%     84.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  6985914      1.77%     86.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 55248580     13.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            394776269                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             650087554                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.503970                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          157102551                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.363455                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    218732348                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       73466903                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          73466903                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      73466903                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         73466903                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      8130493                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         8130493                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      8130493                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        8130493                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 120514047326                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 120514047326                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 120514047326                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 120514047326                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     81597396                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      81597396                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     81597396                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     81597396                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099642                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099642                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099642                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099642                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 14822.477226                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14822.477226                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 14822.477226                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14822.477226                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        54181                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         5814                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs       9.319057                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      7578042                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           7578042                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       551727                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        551727                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       551727                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       551727                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      7578766                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      7578766                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      7578766                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      7578766                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 108202234372                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 108202234372                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 108202234372                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 108202234372                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.092880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.092880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.092880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.092880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 14277.025359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 14277.025359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 14277.025359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 14277.025359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                7578042                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     73466903                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        73466903                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      8130493                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       8130493                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 120514047326                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 120514047326                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     81597396                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     81597396                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 14822.477226                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14822.477226                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       551727                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       551727                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      7578766                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      7578766                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 108202234372                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 108202234372                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.092880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.092880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 14277.025359                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 14277.025359                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.700861                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             81045669                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            7578766                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              10.693782                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.700861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          442                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          660357934                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         660357934                       # Number of data accesses (Count)
system.cpu.icache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.icache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.icache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   5496462                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   16925053                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  8210512                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              677771680                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              1570496                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                141457616                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                85886077                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 96122                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    223066                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  7887890                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         100874                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1771563                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      4368169                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              6139732                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                630915100                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               628621672                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 339117894                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 635866237                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.454309                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.533316                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     4342357                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                22679761                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                49594                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              100874                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               13000890                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              2696642                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 294807                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          118777847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.294275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.323440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              115357380     97.12%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               695385      0.59%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               695766      0.59%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1656506      1.39%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                37745      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                15783      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 9368      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 8464      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                97538      0.08%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                17655      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6508      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              51515      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17707      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              41870      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1890      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1654      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              18410      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              17363      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5100      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                478      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                773      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                356      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                222      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                337      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                406      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                551      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1751      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1701      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                593      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                219      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            16853      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            118777847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         3                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         3                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   3                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  3                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  3                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                5496462                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                210647852                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                26225468                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       13187564                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 122941727                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              16277196                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              701242584                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 23951                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2344390                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1346430                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10916329                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           721012669                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1019889727                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                719128053                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5602786                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               347587                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps             589125443                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                131887194                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  759729                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1569                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  19014431                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1018514805                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1372436165                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                500000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  570276483                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1457                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                7566177                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                1634630                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   9200807                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               7566177                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               1634630                       # number of overall hits (Count)
system.l2.overallHits::total                  9200807                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                12094                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               214747                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  226841                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               12094                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              214747                       # number of overall misses (Count)
system.l2.overallMisses::total                 226841                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1194567500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     32400880000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        33595447500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1194567500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    32400880000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       33595447500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            7578271                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1849377                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               9427648                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           7578271                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1849377                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              9427648                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.001596                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.116119                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.024061                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.001596                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.116119                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.024061                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 98773.565404                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 150879.313797                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    148101.302234                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 98773.565404                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 150879.313797                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   148101.302234                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               243340                       # number of writebacks (Count)
system.l2.writebacks::total                    243340                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                 55                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    55                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                55                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   55                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst            12039                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           214747                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              226786                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           12039                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          214747                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             226786                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1069010500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  30253363094                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    31322373594                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1069010500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  30253363094                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   31322373594                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.001589                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.116119                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.024055                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.001589                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.116119                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.024055                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 88795.622560                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 140879.095373                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 138114.229247                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 88795.622560                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 140879.095373                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 138114.229247                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         262297                       # number of replacements (Count)
system.l2.InvalidateReq.hits::cpu.data          47003                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             47003                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data       166601                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          166601                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       213604                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        213604                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.779953                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.779953                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data       166601                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       166601                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data   3529809000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total   3529809000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.779953                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.779953                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 21187.201757                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 21187.201757                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst         7566177                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            7566177                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         12094                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            12094                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1194567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1194567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      7578271                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        7578271                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.001596                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001596                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 98773.565404                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 98773.565404                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst           55                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             55                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst        12039                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        12039                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1069010500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1069010500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.001589                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001589                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 88795.622560                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 88795.622560                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             231057                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                231057                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           202749                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              202749                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  31138931500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    31138931500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         433806                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            433806                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.467373                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.467373                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 153583.650228                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 153583.650228                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       202749                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          202749                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  29111395093                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  29111395093                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.467373                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.467373                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 143583.421339                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 143583.421339                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        1403573                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1403573                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11998                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11998                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1261948500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1261948500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1415571                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1415571                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.008476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.008476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 105179.904984                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 105179.904984                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11998                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11998                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1141968001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1141968001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.008476                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.008476                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 95179.863394                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 95179.863394                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data               340                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  340                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data           342                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              342                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.005848                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.005848                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        15250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        15250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        43000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        43000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.005848                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.005848                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        21500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        21500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      7570516                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          7570516                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      7570516                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      7570516                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1600328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1600328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1600328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1600328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 106950.565547                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     19102169                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     440372                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      43.377347                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   54223.433050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      8779.503954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     43947.628543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.413692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.066982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.335294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.815968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         131072                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2978                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                28951                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                98935                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  308741588                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 308741588                       # Number of data accesses (Count)
system.l2.tags.replInvtagdata                       0                       # Number of initial replacements (Count)
system.l2.tags.replLocal                            0                       # Number of local replacements (Count)
system.l2.tags.replGlobal                           0                       # Number of global replacements (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    243340.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     12039.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    214747.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.016958030652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12554                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12554                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              579512                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             232564                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      226786                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     243340                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    226786                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   243340                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      37.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                226786                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               243340                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  107248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   27709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   88209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3590                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   7643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   8146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   9631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  10028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  10225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  10384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  10396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  10466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  10525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  10660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  10841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  10996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  12026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  11966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  11210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  10660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  10520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    984                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   1096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   1135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   1894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   1970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   1963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   1947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  1926                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  1903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                  1876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                  1975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                  1852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                  2300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                  2006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                  2419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                  1765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                  1398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                   245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12554                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.064442                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    604.635432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        12553     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12554                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12554                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.379321                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.668992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.595672                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         10263     81.75%     81.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23          1393     11.10%     92.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27           244      1.94%     94.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31           106      0.84%     95.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            99      0.79%     96.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39            55      0.44%     96.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43            54      0.43%     97.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47            43      0.34%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51            39      0.31%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55            74      0.59%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59            68      0.54%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63            52      0.41%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            41      0.33%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71            15      0.12%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75             3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79             1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87             1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91             1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::212-215            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::260-263            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12554                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                14514304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15573760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              67157372.54286736                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              72059452.67600885                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  216123669500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     459714.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       770496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     13743808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15570432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3565068.425932730082                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 63592304.116934627295                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 72044054.091562598944                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        12039                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       214747                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       243340                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    548350062                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  20964308120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7858219968118                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     45547.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     97623.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  32293169.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       770496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13743808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       14514304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       770496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       770496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15573760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15573760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        12039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       214747                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          226786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       243340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         243340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3565068                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       63592304                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          67157373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3565068                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3565068                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     72059453                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         72059453                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     72059453                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3565068                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      63592304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        139216825                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               226786                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              243288                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         7355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         7369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         7910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         7300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         7115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         7112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         6992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         7015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         6684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         6974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         6721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         7000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         7278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         7623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         7591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         7731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         7538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         7570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         7591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         7583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         7590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         7637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         7683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         7529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         7592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         7622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         7623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         7668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         7698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         7642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         7632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         7601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             17545717470                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             755650952                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        21512658182                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                77366.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           94858.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            0.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       470074                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-71       470074    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       470074                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          14514304                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       15570432                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               67.157373                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               72.044054                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.38                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    366408138.095995                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    646851289.946404                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   311289250.473599                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  286582840.991997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 18760398345.799370                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7409931687.262439                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 65427310267.337624                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  93208771819.880997                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   431.274983                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 198145160634                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9715300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8263301366                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    366613975.727996                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    647214672.535207                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   310762613.212797                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  287347175.135996                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 18760398345.799370                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7416634097.225512                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 65422683222.896027                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  93211654102.507370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   431.288319                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 198120900774                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9715300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8287561226                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               24037                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        243340                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             18811                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             202749                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            202749                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          24037                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         166601                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       882326                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  882326                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     30088064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 30088064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             393389                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   393389    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               393389                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1739915508                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1228510982                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         655674                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       262287                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            8994337                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1843668                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      7578042                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           481098                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              342                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             342                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            433806                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           433806                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        7578766                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1415571                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        213604                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       213604                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     22735079                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6189115                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               28924194                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    970004032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    220781120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1190785152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          262792                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15605440                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9904413                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002308                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047986                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9881554     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22859      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9904413                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 216123762000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        18819720341                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       11370292205                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2881825922                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      19282662                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      9640693                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        22657                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             192                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
