vendor_name = ModelSim
source_file = 1, /home/itepifanio/exercicios/exerciciob/exercicio1b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/itepifanio/exercicios/exerciciob/db/exercicio1b.cbx.xml
design_name = exercicio1b
instance = comp, \s~output , s~output, exercicio1b, 1
instance = comp, \a~input , a~input, exercicio1b, 1
instance = comp, \b~input , b~input, exercicio1b, 1
instance = comp, \s~0 , s~0, exercicio1b, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, exercicio1b, 1
