--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_M3.twx CNC2_GalvoMotor_M3.ncd -o CNC2_GalvoMotor_M3.twr
CNC2_GalvoMotor_M3.pcf -ucf CNC2_GalvoMotor_M3.ucf

Design file:              CNC2_GalvoMotor_M3.ncd
Physical constraint file: CNC2_GalvoMotor_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFGMUX_X3Y8.I0                  0.705  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFGMUX_X2Y3.I0                  0.649  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 157015327 paths analyzed, 19839 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.860ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (SLICE_X50Y68.BX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.828ns (Levels of Logic = 3)
  Clock Path Skew:      1.808ns (1.336 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y30.A4       net (fanout=1)        3.139   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X8Y30.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_429
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X19Y36.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<7>
    SLICE_X19Y36.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X16Y26.C3      net (fanout=6)        1.326   LB_MIII_DataOut<7>
    SLICE_X16Y26.C       Tilo                  0.205   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    SLICE_X50Y68.BX      net (fanout=71)       5.120   GMPartition_1/ibus_DataIn<7>
    SLICE_X50Y68.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.828ns (2.898ns logic, 10.930ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.115ns (Levels of Logic = 3)
  Clock Path Skew:      1.805ns (1.336 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA23   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y31.A6      net (fanout=1)        2.541   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<23>
    SLICE_X10Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<23>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_14
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_14
    SLICE_X17Y32.A3      net (fanout=1)        0.755   ML3MST_inst/common_mem_douta<23>
    SLICE_X17Y32.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       ML3MST_inst/Mmux_host_data_r161
    SLICE_X16Y26.C1      net (fanout=6)        1.807   LB_MIII_DataOut<23>
    SLICE_X16Y26.C       Tilo                  0.205   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    SLICE_X50Y68.BX      net (fanout=71)       5.120   GMPartition_1/ibus_DataIn<7>
    SLICE_X50Y68.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (2.892ns logic, 10.223ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.787ns (Levels of Logic = 3)
  Clock Path Skew:      1.694ns (1.336 - -0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA23    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y31.B3      net (fanout=1)        2.222   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<23>
    SLICE_X10Y31.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<23>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_530
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_14
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_14
    SLICE_X17Y32.A3      net (fanout=1)        0.755   ML3MST_inst/common_mem_douta<23>
    SLICE_X17Y32.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       ML3MST_inst/Mmux_host_data_r161
    SLICE_X16Y26.C1      net (fanout=6)        1.807   LB_MIII_DataOut<23>
    SLICE_X16Y26.C       Tilo                  0.205   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    SLICE_X50Y68.BX      net (fanout=71)       5.120   GMPartition_1/ibus_DataIn<7>
    SLICE_X50Y68.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.787ns (2.883ns logic, 9.904ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB (SLICE_X34Y73.BX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.717ns (Levels of Logic = 3)
  Clock Path Skew:      1.706ns (1.240 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y25.B3      net (fanout=1)        3.279   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<10>
    SLICE_X16Y25.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y34.C6      net (fanout=1)        1.076   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y34.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<20>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X19Y39.A4      net (fanout=6)        0.728   LB_MIII_DataOut<10>
    SLICE_X19Y39.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X34Y73.BX      net (fanout=68)       5.694   GMPartition_1/ibus_DataIn<10>
    SLICE_X34Y73.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.717ns (2.940ns logic, 10.777ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.106ns (Levels of Logic = 3)
  Clock Path Skew:      1.598ns (1.240 - -0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y25.B1      net (fanout=1)        2.668   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<10>
    SLICE_X16Y25.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y34.C6      net (fanout=1)        1.076   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y34.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<20>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X19Y39.A4      net (fanout=6)        0.728   LB_MIII_DataOut<10>
    SLICE_X19Y39.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X34Y73.BX      net (fanout=68)       5.694   GMPartition_1/ibus_DataIn<10>
    SLICE_X34Y73.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.106ns (2.940ns logic, 10.166ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.881ns (Levels of Logic = 3)
  Clock Path Skew:      1.596ns (1.240 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y25.D3      net (fanout=1)        2.441   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10>
    SLICE_X16Y25.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y34.C6      net (fanout=1)        1.076   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y34.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<20>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X19Y39.A4      net (fanout=6)        0.728   LB_MIII_DataOut<10>
    SLICE_X19Y39.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X34Y73.BX      net (fanout=68)       5.694   GMPartition_1/ibus_DataIn<10>
    SLICE_X34Y73.CLK     Tds                   0.208   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (2.942ns logic, 9.939ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3 (SLICE_X47Y63.DX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 2)
  Clock Path Skew:      1.722ns (1.318 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X17Y35.C4      net (fanout=22)       5.854   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X17Y35.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd71
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst2
    SLICE_X17Y32.C5      net (fanout=9)        0.537   GMPartition_1/ibus_DataIn<3>LogicTrst1
    SLICE_X17Y32.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X47Y63.DX      net (fanout=72)       6.366   GMPartition_1/ibus_DataIn<3>
    SLICE_X47Y63.CLK     Tdick                 0.063   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<3>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (0.972ns logic, 12.757ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.702ns (Levels of Logic = 3)
  Clock Path Skew:      1.777ns (1.318 - -0.459)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA19    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.A4       net (fanout=1)        3.127   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<19>
    SLICE_X8Y32.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_410
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X11Y32.A4      net (fanout=1)        0.487   ML3MST_inst/common_mem_douta<19>
    SLICE_X11Y32.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X17Y32.C1      net (fanout=6)        0.915   LB_MIII_DataOut<19>
    SLICE_X17Y32.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X47Y63.DX      net (fanout=72)       6.366   GMPartition_1/ibus_DataIn<3>
    SLICE_X47Y63.CLK     Tdick                 0.063   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<3>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    -------------------------------------------------  ---------------------------
    Total                                     13.702ns (2.807ns logic, 10.895ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.077ns (Levels of Logic = 3)
  Clock Path Skew:      1.676ns (1.318 - -0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA19    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.B2       net (fanout=1)        2.514   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<19>
    SLICE_X8Y32.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_520
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X11Y32.A4      net (fanout=1)        0.487   ML3MST_inst/common_mem_douta<19>
    SLICE_X11Y32.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X17Y32.C1      net (fanout=6)        0.915   LB_MIII_DataOut<19>
    SLICE_X17Y32.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X47Y63.DX      net (fanout=72)       6.366   GMPartition_1/ibus_DataIn<3>
    SLICE_X47Y63.CLK     Tdick                 0.063   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<3>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_3
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (2.795ns logic, 10.282ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_59 (SLICE_X13Y52.D4), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_27 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 2)
  Clock Path Skew:      1.448ns (1.202 - -0.246)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_27 to GMPartition_1/DAQ_Partition1/m_SampDataType_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.BQ      Tcko                  0.198   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_27
    SLICE_X17Y40.B5      net (fanout=1)        0.669   ML3MST_inst/reg_dout<27>
    SLICE_X17Y40.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X13Y52.D4      net (fanout=6)        0.646   LB_MIII_DataOut<27>
    SLICE_X13Y52.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<59>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141551
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_59
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.569ns logic, 1.315ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 3)
  Clock Path Skew:      1.328ns (1.202 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to GMPartition_1/DAQ_Partition1/m_SampDataType_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X8Y33.AX       net (fanout=64)       0.341   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X8Y33.BMUX     Taxb                  0.107   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X17Y40.B3      net (fanout=1)        0.704   ML3MST_inst/common_mem_douta<27>
    SLICE_X17Y40.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X13Y52.D4      net (fanout=6)        0.646   LB_MIII_DataOut<27>
    SLICE_X13Y52.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<59>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141551
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_59
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.676ns logic, 1.691ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 3)
  Clock Path Skew:      1.328ns (1.202 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to GMPartition_1/DAQ_Partition1/m_SampDataType_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X8Y33.BX       net (fanout=32)       0.461   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X8Y33.BMUX     Tbxb                  0.073   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X17Y40.B3      net (fanout=1)        0.704   ML3MST_inst/common_mem_douta<27>
    SLICE_X17Y40.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X13Y52.D4      net (fanout=6)        0.646   LB_MIII_DataOut<27>
    SLICE_X13Y52.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<59>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141551
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_59
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.642ns logic, 1.811ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26 (SLICE_X19Y39.B6), 74 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_10 (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 3)
  Clock Path Skew:      1.396ns (1.132 - -0.264)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_10 to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_10
    SLICE_X21Y34.C5      net (fanout=1)        0.702   ML3MST_inst/reg_dout<10>
    SLICE_X21Y34.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<20>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X19Y39.A4      net (fanout=6)        0.383   LB_MIII_DataOut<10>
    SLICE_X19Y39.A       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X19Y39.B6      net (fanout=68)       0.030   GMPartition_1/ibus_DataIn<10>
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[26]_IBUS_Address[7]_MUX_877_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.725ns logic, 1.115ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_26 (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 3)
  Clock Path Skew:      1.390ns (1.132 - -0.258)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_26 to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.CQ      Tcko                  0.234   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/reg_dout_26
    SLICE_X16Y37.A4      net (fanout=1)        0.822   ML3MST_inst/reg_dout<26>
    SLICE_X16Y37.A       Tilo                  0.142   ML3MST_inst/mux25_11
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X19Y39.A6      net (fanout=6)        0.435   LB_MIII_DataOut<26>
    SLICE_X19Y39.A       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X19Y39.B6      net (fanout=68)       0.030   GMPartition_1/ibus_DataIn<10>
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[26]_IBUS_Address[7]_MUX_877_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.747ns logic, 1.287ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.092ns (Levels of Logic = 3)
  Clock Path Skew:      1.288ns (1.132 - -0.156)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y40.C3      net (fanout=37)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y40.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<20>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst2
    SLICE_X19Y39.A1      net (fanout=9)        0.568   GMPartition_1/ibus_DataIn<10>LogicTrst1
    SLICE_X19Y39.A       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       GMPartition_1/ibus_DataIn<10>LogicTrst3
    SLICE_X19Y39.B6      net (fanout=68)       0.030   GMPartition_1/ibus_DataIn<10>
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<27>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[26]_IBUS_Address[7]_MUX_877_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_26
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.761ns logic, 1.331ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_38 (SLICE_X9Y52.C5), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_6 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 2)
  Clock Path Skew:      1.478ns (1.224 - -0.254)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_6 to GMPartition_1/DAQ_Partition1/m_SampDataType_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y35.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<7>
                                                       ML3MST_inst/reg_dout_6
    SLICE_X13Y36.C3      net (fanout=1)        0.646   ML3MST_inst/reg_dout<6>
    SLICE_X13Y36.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<11>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X9Y52.C5       net (fanout=6)        0.743   LB_MIII_DataOut<6>
    SLICE_X9Y52.CLK      Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141321
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_38
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.569ns logic, 1.389ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.963ns (Levels of Logic = 3)
  Clock Path Skew:      1.350ns (1.224 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to GMPartition_1/DAQ_Partition1/m_SampDataType_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X12Y22.BX      net (fanout=32)       1.056   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X12Y22.BMUX    Tbxb                  0.073   ML3MST_inst/common_mem_douta<6>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_27
    SLICE_X13Y36.C6      net (fanout=1)        0.522   ML3MST_inst/common_mem_douta<6>
    SLICE_X13Y36.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<11>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X9Y52.C5       net (fanout=6)        0.743   LB_MIII_DataOut<6>
    SLICE_X9Y52.CLK      Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141321
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_38
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (0.642ns logic, 2.321ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 3)
  Clock Path Skew:      1.350ns (1.224 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to GMPartition_1/DAQ_Partition1/m_SampDataType_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X12Y22.D4      net (fanout=128)      1.024   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X12Y22.BMUX    Topdb                 0.257   ML3MST_inst/common_mem_douta<6>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_628
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_27
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_27
    SLICE_X13Y36.C6      net (fanout=1)        0.522   ML3MST_inst/common_mem_douta<6>
    SLICE_X13Y36.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<11>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X9Y52.C5       net (fanout=6)        0.743   LB_MIII_DataOut<6>
    SLICE_X9Y52.CLK      Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141321
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_38
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.826ns logic, 2.289ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.525ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X52Y28.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X52Y17.B4      net (fanout=13)       1.119   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X52Y17.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X52Y28.C4      net (fanout=1)        1.149   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X52Y28.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.937ns logic, 2.268ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.171ns (Levels of Logic = 7)
  Clock Path Skew:      0.064ns (0.439 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.A1      net (fanout=12)       2.555   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X48Y27.C1      net (fanout=7)        1.810   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X52Y17.A5      net (fanout=28)       2.045   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X52Y17.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X52Y17.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X52Y17.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X52Y28.C4      net (fanout=1)        1.149   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X52Y28.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (2.118ns logic, 9.053ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.099ns (Levels of Logic = 7)
  Clock Path Skew:      0.064ns (0.439 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.B1      net (fanout=12)       2.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X48Y27.C3      net (fanout=16)       1.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X52Y17.A5      net (fanout=28)       2.045   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X52Y17.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X52Y17.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X52Y17.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X52Y28.C4      net (fanout=1)        1.149   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X52Y28.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.099ns (2.118ns logic, 8.981ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X50Y18.A2), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.348 - 0.357)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12
    SLICE_X51Y17.B4      net (fanout=2)        1.507   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<12>
    SLICE_X51Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X50Y18.A2      net (fanout=1)        0.590   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X50Y18.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (0.939ns logic, 2.097ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.048ns (Levels of Logic = 7)
  Clock Path Skew:      0.062ns (0.437 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.A1      net (fanout=12)       2.555   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X48Y27.C1      net (fanout=7)        1.810   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y17.A6      net (fanout=28)       2.185   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X51Y17.B5      net (fanout=1)        0.358   ML3MST_inst/N306
    SLICE_X51Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X50Y18.A2      net (fanout=1)        0.590   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X50Y18.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.174ns logic, 8.874ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.976ns (Levels of Logic = 7)
  Clock Path Skew:      0.062ns (0.437 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.B1      net (fanout=12)       2.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X48Y27.C3      net (fanout=16)       1.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y17.A6      net (fanout=28)       2.185   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y17.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X51Y17.B5      net (fanout=1)        0.358   ML3MST_inst/N306
    SLICE_X51Y17.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X50Y18.A2      net (fanout=1)        0.590   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X50Y18.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     10.976ns (2.174ns logic, 8.802ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (SLICE_X51Y29.C5), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.349 - 0.348)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    SLICE_X43Y29.C1      net (fanout=2)        1.060   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<26>
    SLICE_X43Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X51Y29.C5      net (fanout=1)        0.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X51Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.972ns logic, 1.885ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.511ns (Levels of Logic = 6)
  Clock Path Skew:      0.063ns (0.438 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.A1      net (fanout=12)       2.555   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X48Y27.C1      net (fanout=7)        1.810   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X43Y29.C4      net (fanout=28)       0.997   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X43Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X51Y29.C5      net (fanout=1)        0.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X51Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      9.511ns (1.948ns logic, 7.563ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 6)
  Clock Path Skew:      0.063ns (0.438 - 0.375)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y23.B1      net (fanout=12)       2.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y23.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X48Y27.C3      net (fanout=16)       1.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X48Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X47Y27.B5      net (fanout=1)        0.572   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X47Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X48Y27.A1      net (fanout=1)        0.804   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X48Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X43Y29.C4      net (fanout=28)       0.997   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X43Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X51Y29.C5      net (fanout=1)        0.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X51Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (1.948ns logic, 7.491ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (SLICE_X40Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X40Y47.A6      net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X40Y47.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (SLICE_X51Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    SLICE_X51Y28.A6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<28>
    SLICE_X51Y28.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (SLICE_X51Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    SLICE_X51Y23.A6      net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<8>
    SLICE_X51Y23.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.524ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X50Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.433 - 0.458)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X46Y55.D4      net (fanout=2)        1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.956ns logic, 2.508ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.344 - 0.310)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.D3      net (fanout=2)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.956ns logic, 1.865ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X50Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.433 - 0.458)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X46Y55.D4      net (fanout=2)        1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.956ns logic, 2.508ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.344 - 0.310)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.D3      net (fanout=2)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.956ns logic, 1.865ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X50Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.433 - 0.458)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X46Y55.D4      net (fanout=2)        1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.956ns logic, 2.508ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.344 - 0.310)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.D3      net (fanout=2)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y55.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y52.CE      net (fanout=4)        1.095   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y52.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.956ns logic, 1.865ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X48Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X48Y56.C5      net (fanout=3)        0.074   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X48Y56.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X49Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.AMUX    Tshcko                0.238   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    SLICE_X49Y56.CX      net (fanout=2)        0.108   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>
    SLICE_X49Y56.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.297ns logic, 0.108ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X53Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X53Y53.D6      net (fanout=3)        0.027   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X53Y53.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X50Y52.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X50Y52.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_14 (SLICE_X23Y41.B1), 21 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.737ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38 (FF)
  Destination:          ML3MST_inst/reg_dout_14 (FF)
  Data Path Delay:      11.840ns (Levels of Logic = 5)
  Clock Path Skew:      0.088ns (0.827 - 0.739)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38 to ML3MST_inst/reg_dout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y25.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
    SLICE_X12Y15.B6      net (fanout=54)       3.301   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
    SLICE_X12Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv211
    SLICE_X27Y32.C5      net (fanout=9)        3.256   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
    SLICE_X27Y32.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[14]1
    SLICE_X27Y32.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<14>
    SLICE_X27Y32.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/mux5_122
    SLICE_X23Y41.A4      net (fanout=1)        2.081   ML3MST_inst/mux5_122
    SLICE_X23Y41.A       Tilo                  0.259   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/mux5_72
    SLICE_X23Y41.B1      net (fanout=1)        1.281   ML3MST_inst/mux5_7
    SLICE_X23Y41.CLK     Tas                   0.322   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/host_addr<6>61
                                                       ML3MST_inst/reg_dout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.840ns (1.712ns logic, 10.128ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.794ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 (FF)
  Destination:          ML3MST_inst/reg_dout_14 (FF)
  Data Path Delay:      10.837ns (Levels of Logic = 5)
  Clock Path Skew:      0.028ns (0.827 - 0.799)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 to ML3MST_inst/reg_dout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X12Y15.B4      net (fanout=51)       2.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X12Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv211
    SLICE_X27Y32.C5      net (fanout=9)        3.256   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
    SLICE_X27Y32.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[14]1
    SLICE_X27Y32.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<14>
    SLICE_X27Y32.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/mux5_122
    SLICE_X23Y41.A4      net (fanout=1)        2.081   ML3MST_inst/mux5_122
    SLICE_X23Y41.A       Tilo                  0.259   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/mux5_72
    SLICE_X23Y41.B1      net (fanout=1)        1.281   ML3MST_inst/mux5_7
    SLICE_X23Y41.CLK     Tas                   0.322   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/host_addr<6>61
                                                       ML3MST_inst/reg_dout_14
    -------------------------------------------------  ---------------------------
    Total                                     10.837ns (1.695ns logic, 9.142ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.644ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30 (FF)
  Destination:          ML3MST_inst/reg_dout_14 (FF)
  Data Path Delay:      10.687ns (Levels of Logic = 5)
  Clock Path Skew:      0.028ns (0.827 - 0.799)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30 to ML3MST_inst/reg_dout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30
    SLICE_X12Y15.B3      net (fanout=42)       2.165   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30
    SLICE_X12Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv211
    SLICE_X27Y32.C5      net (fanout=9)        3.256   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n31355_inv21
    SLICE_X27Y32.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[14]1
    SLICE_X27Y32.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<14>
    SLICE_X27Y32.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/mux5_122
    SLICE_X23Y41.A4      net (fanout=1)        2.081   ML3MST_inst/mux5_122
    SLICE_X23Y41.A       Tilo                  0.259   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/mux5_72
    SLICE_X23Y41.B1      net (fanout=1)        1.281   ML3MST_inst/mux5_7
    SLICE_X23Y41.CLK     Tas                   0.322   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/host_addr<6>61
                                                       ML3MST_inst/reg_dout_14
    -------------------------------------------------  ---------------------------
    Total                                     10.687ns (1.695ns logic, 8.992ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X24Y41.C6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.750ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      10.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.817 - 0.910)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
    SLICE_X25Y29.D1      net (fanout=36)       4.042   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
    SLICE_X25Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv2111
    SLICE_X24Y25.B1      net (fanout=2)        0.841   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
    SLICE_X24Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C3      net (fanout=1)        1.034   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y29.B4      net (fanout=1)        0.327   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/mux11_122
    SLICE_X24Y41.D6      net (fanout=1)        2.374   ML3MST_inst/mux11_122
    SLICE_X24Y41.D       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X24Y41.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X24Y41.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (1.936ns logic, 8.736ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.955ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd62 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.839ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (0.817 - 0.948)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd62 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y21.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd62
    SLICE_X20Y23.D2      net (fanout=8)        2.810   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd62
    SLICE_X20Y23.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X24Y25.A4      net (fanout=1)        0.980   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X24Y25.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X24Y25.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X24Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C3      net (fanout=1)        1.034   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y29.B4      net (fanout=1)        0.327   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/mux11_122
    SLICE_X24Y41.D6      net (fanout=1)        2.374   ML3MST_inst/mux11_122
    SLICE_X24Y41.D       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X24Y41.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X24Y41.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.839ns (2.070ns logic, 7.769ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.880ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd69 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.108ns (0.817 - 0.925)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd69 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd70
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd69
    SLICE_X20Y23.D3      net (fanout=15)       2.758   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd69
    SLICE_X20Y23.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X24Y25.A4      net (fanout=1)        0.980   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X24Y25.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X24Y25.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X24Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C3      net (fanout=1)        1.034   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y29.B4      net (fanout=1)        0.327   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y29.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
                                                       ML3MST_inst/mux11_122
    SLICE_X24Y41.D6      net (fanout=1)        2.374   ML3MST_inst/mux11_122
    SLICE_X24Y41.D       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X24Y41.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X24Y41.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (2.070ns logic, 7.717ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X23Y39.A6), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.531ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.589ns (Levels of Logic = 7)
  Clock Path Skew:      0.043ns (0.819 - 0.776)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X13Y20.A4      net (fanout=41)       1.755   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X13Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99598
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C1      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X26Y25.B2      net (fanout=2)        1.593   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X26Y25.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y26.B1      net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X26Y39.C4      net (fanout=1)        1.909   ML3MST_inst/mux30_122
    SLICE_X26Y39.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y39.A6      net (fanout=1)        0.755   ML3MST_inst/mux30_7
    SLICE_X23Y39.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.589ns (2.338ns logic, 8.251ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.162ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.819 - 0.865)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd54
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52
    SLICE_X13Y20.A2      net (fanout=7)        1.297   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52
    SLICE_X13Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99598
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C1      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X26Y25.B2      net (fanout=2)        1.593   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X26Y25.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y26.B1      net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X26Y39.C4      net (fanout=1)        1.909   ML3MST_inst/mux30_122
    SLICE_X26Y39.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y39.A6      net (fanout=1)        0.755   ML3MST_inst/mux30_7
    SLICE_X23Y39.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (2.338ns logic, 7.793ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.994ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.963ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.819 - 0.865)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd54
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53
    SLICE_X13Y20.A1      net (fanout=7)        1.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53
    SLICE_X13Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99598
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C1      net (fanout=1)        0.890   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X13Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X26Y25.B2      net (fanout=2)        1.593   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X26Y25.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y26.B1      net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y26.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X26Y39.C4      net (fanout=1)        1.909   ML3MST_inst/mux30_122
    SLICE_X26Y39.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y39.A6      net (fanout=1)        0.755   ML3MST_inst/mux30_7
    SLICE_X23Y39.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.963ns (2.338ns logic, 7.625ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X28Y46.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.089ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.656ns (1.080 - 0.424)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25
    SLICE_X28Y46.C4      net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<25>
    SLICE_X28Y46.CLK     Tah         (-Th)    -0.228   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_G
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.426ns logic, 0.126ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_26 (SLICE_X26Y45.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.014ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_26 (FF)
  Destination:          ML3MST_inst/reg_dout_26 (FF)
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.667ns (1.091 - 0.424)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_26 to ML3MST_inst/reg_dout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_26
    SLICE_X26Y45.C5      net (fanout=3)        0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<26>
    SLICE_X26Y45.CLK     Tah         (-Th)    -0.237   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/mux18711_G
                                                       ML3MST_inst/mux18711
                                                       ML3MST_inst/reg_dout_26
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.435ns logic, 0.203ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_1 (SLICE_X3Y37.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.175ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.653ns (1.266 - 0.613)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X3Y37.BX       net (fanout=2)        0.206   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X3Y37.CLK      Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.257ns logic, 0.206ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X43Y38.B2), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.728ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.805ns (Levels of Logic = 12)
  Clock Path Skew:      0.062ns (0.824 - 0.762)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X37Y38.D5      net (fanout=9)        1.119   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X43Y40.B1      net (fanout=8)        1.253   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X43Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.B2      net (fanout=1)        0.834   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (3.454ns logic, 8.351ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.305ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.379ns (Levels of Logic = 12)
  Clock Path Skew:      0.059ns (0.824 - 0.765)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X37Y38.D2      net (fanout=16)       0.676   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X43Y40.B1      net (fanout=8)        1.253   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X43Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.B2      net (fanout=1)        0.834   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (3.471ns logic, 7.908ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.208ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.282ns (Levels of Logic = 12)
  Clock Path Skew:      0.059ns (0.824 - 0.765)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X37Y38.D3      net (fanout=16)       0.579   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X43Y40.B1      net (fanout=8)        1.253   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X43Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.B2      net (fanout=1)        0.834   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.282ns (3.471ns logic, 7.811ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X43Y38.A1), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.681ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.758ns (Levels of Logic = 12)
  Clock Path Skew:      0.062ns (0.824 - 0.762)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X37Y38.D5      net (fanout=9)        1.119   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y41.C1      net (fanout=8)        0.880   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y41.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.A1      net (fanout=1)        1.076   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.758ns (3.538ns logic, 8.220ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.512ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.589ns (Levels of Logic = 12)
  Clock Path Skew:      0.062ns (0.824 - 0.762)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X37Y38.D5      net (fanout=9)        1.119   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y41.D3      net (fanout=8)        0.716   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y41.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.A1      net (fanout=1)        1.076   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.589ns (3.533ns logic, 8.056ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.258ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.332ns (Levels of Logic = 12)
  Clock Path Skew:      0.059ns (0.824 - 0.765)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X37Y38.D2      net (fanout=16)       0.676   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y41.C1      net (fanout=8)        0.880   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y41.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.A1      net (fanout=1)        1.076   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X43Y38.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.332ns (3.555ns logic, 7.777ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X43Y39.A6), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.138ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.213ns (Levels of Logic = 12)
  Clock Path Skew:      0.060ns (0.822 - 0.762)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X37Y38.D5      net (fanout=9)        1.119   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y39.A5      net (fanout=8)        0.863   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y39.AMUX    Tilo                  0.313   ML3MST_inst/N18
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.A6      net (fanout=1)        0.578   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.213ns (3.508ns logic, 7.705ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.715ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.787ns (Levels of Logic = 12)
  Clock Path Skew:      0.057ns (0.822 - 0.765)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X37Y38.D2      net (fanout=16)       0.676   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y39.A5      net (fanout=8)        0.863   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y39.AMUX    Tilo                  0.313   ML3MST_inst/N18
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.A6      net (fanout=1)        0.578   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.787ns (3.525ns logic, 7.262ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.618ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.690ns (Levels of Logic = 12)
  Clock Path Skew:      0.057ns (0.822 - 0.765)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X37Y38.D3      net (fanout=16)       0.579   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X37Y38.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X40Y36.B2      net (fanout=2)        1.045   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X40Y36.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X40Y36.A5      net (fanout=2)        0.174   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X40Y36.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_er
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X45Y38.D5      net (fanout=2)        0.732   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X45Y38.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X45Y38.C4      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X45Y38.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y38.B6      net (fanout=2)        0.289   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y38.A4      net (fanout=2)        0.445   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X45Y40.A5      net (fanout=2)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X45Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X45Y40.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X45Y40.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X43Y40.A2      net (fanout=3)        1.242   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X43Y40.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y39.A5      net (fanout=8)        0.863   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y39.AMUX    Tilo                  0.313   ML3MST_inst/N18
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.A6      net (fanout=1)        0.578   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X43Y39.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.690ns (3.525ns logic, 7.165ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21 (SLICE_X13Y44.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.040ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_21 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.512ns (1.138 - 0.626)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_21 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_21
    SLICE_X13Y44.BX      net (fanout=3)        0.200   ML3MST_inst/reg_rs_CMD<21>
    SLICE_X13Y44.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.257ns logic, 0.200ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (SLICE_X13Y44.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.040ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.512ns (1.138 - 0.626)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_23 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_23
    SLICE_X13Y44.DX      net (fanout=3)        0.200   ML3MST_inst/reg_rs_CMD<23>
    SLICE_X13Y44.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.257ns logic, 0.200ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (SLICE_X15Y44.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.032ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.511ns (1.126 - 0.615)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_25 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_25
    SLICE_X15Y44.BX      net (fanout=3)        0.207   ML3MST_inst/reg_rs_CMD<25>
    SLICE_X15Y44.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248800 paths analyzed, 8584 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.297ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (SLICE_X51Y20.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.554ns (Levels of Logic = 2)
  Clock Path Skew:      -2.333ns (-0.241 - 2.092)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X9Y49.D3       net (fanout=8)        0.519   startup_reset
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (1.215ns logic, 8.339ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.136ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y8.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B3       net (fanout=39)       1.239   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (1.403ns logic, 5.733ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.069ns (0.436 - 0.367)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B4       net (fanout=40)       1.214   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (1.403ns logic, 5.708ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (SLICE_X51Y22.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.540ns (Levels of Logic = 2)
  Clock Path Skew:      -2.339ns (-0.247 - 2.092)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X9Y49.D3       net (fanout=8)        0.519   startup_reset
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y22.SR      net (fanout=146)      3.068   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y22.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    -------------------------------------------------  ---------------------------
    Total                                      9.540ns (1.215ns logic, 8.325ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.430 - 0.400)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y8.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B3       net (fanout=39)       1.239   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y22.SR      net (fanout=146)      3.068   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y22.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (1.403ns logic, 5.719ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.063ns (0.430 - 0.367)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B4       net (fanout=40)       1.214   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y22.SR      net (fanout=146)      3.068   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y22.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (1.403ns logic, 5.694ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (SLICE_X51Y20.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.532ns (Levels of Logic = 2)
  Clock Path Skew:      -2.333ns (-0.241 - 2.092)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X9Y49.D3       net (fanout=8)        0.519   startup_reset
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.532ns (1.193ns logic, 8.339ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y8.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B3       net (fanout=39)       1.239   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (1.381ns logic, 5.733ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.069ns (0.436 - 0.367)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B4       net (fanout=40)       1.214   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X32Y8.B        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X33Y9.C4       net (fanout=6)        0.477   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X33Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X31Y11.D5      net (fanout=42)       0.935   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (1.381ns logic, 5.708ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_12 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.181 - 0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_12 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<15>
                                                       LocalBusBridgeMIII_inst/m_DataIn_12
    RAMB16_X1Y16.DIA12   net (fanout=24)       0.156   LocalBusBridgeMIII_inst/m_DataIn<12>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.147ns logic, 0.156ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_13 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.181 - 0.193)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_13 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<15>
                                                       LocalBusBridgeMIII_inst/m_DataIn_13
    RAMB16_X1Y16.DIA13   net (fanout=24)       0.235   LocalBusBridgeMIII_inst/m_DataIn<13>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.147ns logic, 0.235ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN (SLICE_X14Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y3.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
    SLICE_X14Y3.AX       net (fanout=1)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_NextCRCEN
    SLICE_X14Y3.CLK      Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.982ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60 (SLICE_X52Y39.A1), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.624ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.433 - 0.456)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB8     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.A5       net (fanout=1)        2.989   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y39.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y39.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    -------------------------------------------------  ---------------------------
    Total                                     15.624ns (3.750ns logic, 11.874ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (0.433 - 0.552)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB8    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.C2       net (fanout=1)        2.088   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topcb                 0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_529
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y39.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y39.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    -------------------------------------------------  ---------------------------
    Total                                     14.718ns (3.745ns logic, 10.973ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.672ns (Levels of Logic = 7)
  Clock Path Skew:      -0.127ns (0.433 - 0.560)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB8     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.B6       net (fanout=1)        2.049   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_528
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y39.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y39.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_60
    -------------------------------------------------  ---------------------------
    Total                                     14.672ns (3.738ns logic, 10.934ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56 (SLICE_X52Y37.A1), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.624ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.438 - 0.456)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB8     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.A5       net (fanout=1)        2.989   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y37.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y37.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    -------------------------------------------------  ---------------------------
    Total                                     15.624ns (3.750ns logic, 11.874ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.114ns (0.438 - 0.552)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB8    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.C2       net (fanout=1)        2.088   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topcb                 0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_529
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y37.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y37.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    -------------------------------------------------  ---------------------------
    Total                                     14.718ns (3.745ns logic, 10.973ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.672ns (Levels of Logic = 7)
  Clock Path Skew:      -0.122ns (0.438 - 0.560)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB8     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.B6       net (fanout=1)        2.049   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_528
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X21Y27.D6      net (fanout=55)       3.809   ML3MST_inst/common_mem_doutb<8>
    SLICE_X21Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X21Y27.C5      net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
    SLICE_X21Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X30Y28.B4      net (fanout=1)        0.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X30Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X30Y28.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X30Y28.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X45Y37.C2      net (fanout=4)        1.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X45Y37.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_3
    SLICE_X52Y37.A1      net (fanout=13)       1.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot3
    SLICE_X52Y37.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_56
    -------------------------------------------------  ---------------------------
    Total                                     14.672ns (3.738ns logic, 10.934ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (SLICE_X22Y25.AX), 1976 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.409ns (Levels of Logic = 11)
  Clock Path Skew:      -0.081ns (0.281 - 0.362)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOB8     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.A5       net (fanout=1)        2.989   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8>
    SLICE_X4Y30.BMUX     Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X11Y26.D3      net (fanout=55)       2.875   ML3MST_inst/common_mem_doutb<8>
    SLICE_X11Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X11Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X11Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X13Y26.D6      net (fanout=5)        0.325   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X13Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X13Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X13Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X15Y26.C1      net (fanout=4)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X15Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X17Y27.C5      net (fanout=3)        0.521   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X17Y27.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X17Y28.B3      net (fanout=3)        0.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X17Y28.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X21Y25.C6      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X21Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X22Y25.AX      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X22Y25.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.409ns (5.054ns logic, 10.355ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.229ns (Levels of Logic = 14)
  Clock Path Skew:      -0.188ns (0.370 - 0.558)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y26.D1      net (fanout=1)        2.965   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<2>
    SLICE_X10Y26.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_doutb<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X11Y25.B1      net (fanout=54)       0.665   ML3MST_inst/common_mem_doutb<2>
    SLICE_X11Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rs_CMD_clr_7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y25.A4       net (fanout=3)        0.474   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y25.B6       net (fanout=3)        0.133   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X11Y26.D2      net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X11Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X11Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X11Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X13Y26.D6      net (fanout=5)        0.325   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X13Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X13Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X13Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X15Y26.C1      net (fanout=4)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X15Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X17Y27.C5      net (fanout=3)        0.521   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X17Y27.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X17Y28.B3      net (fanout=3)        0.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X17Y28.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X21Y25.C6      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X21Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X22Y25.AX      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X22Y25.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.229ns (5.848ns logic, 9.381ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.294ns (Levels of Logic = 12)
  Clock Path Skew:      -0.085ns (0.370 - 0.455)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB7    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y23.B5      net (fanout=1)        3.567   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<7>
    SLICE_X16Y23.BMUX    Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_526
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_12
    SLICE_X9Y25.B2       net (fanout=72)       1.282   ML3MST_inst/common_mem_doutb<7>
    SLICE_X9Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X11Y26.D2      net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X11Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X11Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X11Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X13Y26.D6      net (fanout=5)        0.325   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X13Y26.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X13Y26.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X13Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X15Y26.C1      net (fanout=4)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X15Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X17Y27.C5      net (fanout=3)        0.521   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X17Y27.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X17Y28.B3      net (fanout=3)        0.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X17Y28.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X21Y25.C6      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X21Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X22Y25.AX      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X22Y25.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.294ns (5.301ns logic, 9.993ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X14Y17.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.212 - 0.193)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2
    SLICE_X14Y17.D1      net (fanout=4)        0.389   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2
    SLICE_X14Y17.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-0.095ns logic, 0.389ns route)
                                                       (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y10.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.278 - 0.276)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3
    RAMB16_X0Y10.DIB3    net (fanout=17)       0.173   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<3>
    RAMB16_X0Y10.CLKB    Trckd_DIB   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.145ns logic, 0.173ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a4_RAMA (SLICE_X6Y24.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.255 - 0.257)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3
    SLICE_X6Y24.D4       net (fanout=31)       0.253   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<3>
    SLICE_X6Y24.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a4_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.070ns logic, 0.253ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.543ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  18.457ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      6.543ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X0Y43.A1       net (fanout=8)        4.306   g_reset_n_IBUF
    SLICE_X0Y43.A        Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.493   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (1.744ns logic, 4.799ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X0Y43.A3       net (fanout=7)        1.503   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X0Y43.A        Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.493   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.825ns logic, 1.996ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X0Y43.A2       net (fanout=8)        1.236   startup_reset
    SLICE_X0Y43.A        Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.493   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.842ns logic, 1.729ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  18.562ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X0Y43.A1       net (fanout=8)        4.306   g_reset_n_IBUF
    SLICE_X0Y43.AMUX     Tilo                  0.251   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.571   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (1.561ns logic, 4.877ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  22.284ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.716ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X0Y43.A3       net (fanout=7)        1.503   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X0Y43.AMUX     Tilo                  0.251   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.571   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.642ns logic, 2.074ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  22.534ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X0Y43.A2       net (fanout=8)        1.236   startup_reset
    SLICE_X0Y43.AMUX     Tilo                  0.251   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.571   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.659ns logic, 1.807ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X0Y43.A2       net (fanout=8)        0.788   startup_reset
    SLICE_X0Y43.A        Tilo                  0.142   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.269   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.436ns logic, 1.057ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X0Y43.A3       net (fanout=7)        0.882   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X0Y43.A        Tilo                  0.142   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.269   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.434ns logic, 1.151ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.943ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      3.943ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X0Y43.A1       net (fanout=8)        2.675   g_reset_n_IBUF
    SLICE_X0Y43.A        Tilo                  0.142   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o1
    SLICE_X2Y43.SR       net (fanout=2)        0.269   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8128_o
    SLICE_X2Y43.CLK      Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (0.999ns logic, 2.944ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.443ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X0Y43.A2       net (fanout=8)        0.788   startup_reset
    SLICE_X0Y43.AMUX     Tilo                  0.183   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.272   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.383ns logic, 1.060ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.535ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X0Y43.A3       net (fanout=7)        0.882   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X0Y43.AMUX     Tilo                  0.183   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.272   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.381ns logic, 1.154ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X2Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.893ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      3.893ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X0Y43.A1       net (fanout=8)        2.675   g_reset_n_IBUF
    SLICE_X0Y43.AMUX     Tilo                  0.183   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X2Y43.CLK      net (fanout=2)        0.272   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.946ns logic, 2.947ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3731 paths analyzed, 3731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  14.518ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (SLICE_X51Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.482ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.003ns (Levels of Logic = 3)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    -------------------------------------------------  ---------------------------
    Total                                     15.003ns (2.117ns logic, 12.886ns route)
                                                       (14.1% logic, 85.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y20.CLK     net (fanout=535)      0.874   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-2.773ns logic, 3.658ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (SLICE_X51Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.490ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.989ns (Levels of Logic = 3)
  Clock Path Delay:     0.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y22.SR      net (fanout=146)      3.068   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y22.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    -------------------------------------------------  ---------------------------
    Total                                     14.989ns (2.117ns logic, 12.872ns route)
                                                       (14.1% logic, 85.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y22.CLK     net (fanout=535)      0.868   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (-2.773ns logic, 3.652ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (SLICE_X51Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.504ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.981ns (Levels of Logic = 3)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.D        Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset1
    SLICE_X31Y11.D6      net (fanout=862)      4.738   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X31Y11.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y20.SR      net (fanout=146)      3.082   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y20.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<17>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    -------------------------------------------------  ---------------------------
    Total                                     14.981ns (2.095ns logic, 12.886ns route)
                                                       (14.0% logic, 86.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y20.CLK     net (fanout=535)      0.874   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-2.773ns logic, 3.658ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X0Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Clock Path Delay:     1.269ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp2422.IMUX.10
    SLICE_X0Y37.AX       net (fanout=2)        1.293   lb_rd_n_IBUF
    SLICE_X0Y37.CLK      Tckdi       (-Th)    -0.048   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.811ns logic, 1.293ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.509   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y37.CLK      net (fanout=535)      0.753   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (-1.429ns logic, 2.698ns route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0 (SLICE_X52Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_FS (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 1)
  Clock Path Delay:     3.336ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_FS to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D8.I                 Tiopi                 1.126   XY2100_FS
                                                       XY2100_FS
                                                       XY2100_FS_IBUF
                                                       ProtoComp2422.IMUX
    SLICE_X52Y75.BX      net (fanout=1)        2.642   XY2100_FS_IBUF
    SLICE_X52Y75.CLK     Tckdi       (-Th)    -0.107   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack<1>
                                                       GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.233ns logic, 2.642ns route)
                                                       (31.8% logic, 68.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_FS/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y75.CLK     net (fanout=943)      1.162   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.519ns logic, 1.817ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister_0 (SLICE_X4Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iSPI_MISO (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 1)
  Clock Path Delay:     2.143ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iSPI_MISO to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F6.I                 Tiopi                 0.763   iSPI_MISO
                                                       iSPI_MISO
                                                       iSPI_MISO_IBUF
                                                       ProtoComp2422.IMUX.33
    SLICE_X4Y49.AX       net (fanout=1)        1.894   iSPI_MISO_IBUF
    SLICE_X4Y49.CLK      Tckdi       (-Th)    -0.048   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister<3>
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister_0
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.811ns logic, 1.894ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_RxShiftRegister_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.467   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y49.CLK      net (fanout=943)      0.726   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.950ns logic, 1.193ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 544 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  19.867ns.
--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.133ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.595ns (Levels of Logic = 7)
  Clock Path Delay:     3.247ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y58.CLK     net (fanout=943)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.519ns logic, 1.728ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.AQ      Tcko                  0.408   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X37Y57.C3      net (fanout=2)        1.356   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X37Y57.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y62.B6      net (fanout=1)        0.512   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y62.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y62.D2      net (fanout=23)       0.442   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y62.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X37Y68.A6      net (fanout=31)       0.990   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X43Y71.B3      net (fanout=39)       1.116   LaserGate_OBUF
    SLICE_X43Y71.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X43Y71.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X43Y71.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        7.649   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     16.595ns (4.343ns logic, 12.252ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.442ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.289ns (Levels of Logic = 7)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y57.CLK     net (fanout=943)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X37Y57.C1      net (fanout=2)        1.050   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X37Y57.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y62.B6      net (fanout=1)        0.512   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y62.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y62.D2      net (fanout=23)       0.442   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y62.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X37Y68.A6      net (fanout=31)       0.990   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X43Y71.B3      net (fanout=39)       1.116   LaserGate_OBUF
    SLICE_X43Y71.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X43Y71.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X43Y71.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        7.649   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     16.289ns (4.343ns logic, 11.946ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.509ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.128ns (Levels of Logic = 6)
  Clock Path Delay:     3.338ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y65.CLK     net (fanout=943)      1.164   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.519ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y65.BQ      Tcko                  0.391   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1
    SLICE_X51Y69.B4      net (fanout=3)        1.370   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<1>
    SLICE_X51Y69.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_3
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X51Y67.B5      net (fanout=1)        0.381   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X51Y67.B       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].XY2100_Receiver_ch/m_Data<23>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X37Y68.A5      net (fanout=36)       1.358   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X43Y71.B3      net (fanout=39)       1.116   LaserGate_OBUF
    SLICE_X43Y71.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X43Y71.A5      net (fanout=1)        0.187   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X43Y71.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_171
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        7.649   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     16.128ns (4.067ns logic, 12.061ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.025ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.703ns (Levels of Logic = 6)
  Clock Path Delay:     3.247ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y58.CLK     net (fanout=943)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.519ns logic, 1.728ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.AQ      Tcko                  0.408   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X37Y57.C3      net (fanout=2)        1.356   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X37Y57.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y62.B6      net (fanout=1)        0.512   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y62.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y62.D2      net (fanout=23)       0.442   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y62.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X37Y68.A6      net (fanout=31)       0.990   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y72.CX      net (fanout=39)       1.406   LaserGate_OBUF
    SLICE_X48Y72.CMUX    Tcxc                  0.163   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.009   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     11.703ns (3.988ns logic, 7.715ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.334ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.397ns (Levels of Logic = 6)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y57.CLK     net (fanout=943)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.AQ      Tcko                  0.408   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X37Y57.C1      net (fanout=2)        1.050   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X37Y57.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<7>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y62.B6      net (fanout=1)        0.512   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X37Y62.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y62.D2      net (fanout=23)       0.442   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y62.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<2>_15
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X37Y68.A6      net (fanout=31)       0.990   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y72.CX      net (fanout=39)       1.406   LaserGate_OBUF
    SLICE_X48Y72.CMUX    Tcxc                  0.163   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.009   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     11.397ns (3.988ns logic, 7.409ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.401ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.236ns (Levels of Logic = 5)
  Clock Path Delay:     3.338ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y65.CLK     net (fanout=943)      1.164   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.519ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y65.BQ      Tcko                  0.391   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_1
    SLICE_X51Y69.B4      net (fanout=3)        1.370   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<1>
    SLICE_X51Y69.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_3
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X51Y67.B5      net (fanout=1)        0.381   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X51Y67.B       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].XY2100_Receiver_ch/m_Data<23>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X37Y68.A5      net (fanout=36)       1.358   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X37Y68.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_231
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y72.CX      net (fanout=39)       1.406   LaserGate_OBUF
    SLICE_X48Y72.CMUX    Tcxc                  0.163   LaserTrigger_OBUF
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.009   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     11.236ns (3.712ns logic, 7.524ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (T5.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.136ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_22 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.544ns (Levels of Logic = 3)
  Clock Path Delay:     3.295ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y47.CLK     net (fanout=943)      1.121   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.519ns logic, 1.776ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_22 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.AQ      Tcko                  0.391   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_22
    SLICE_X23Y51.B2      net (fanout=2)        1.627   cnc2_GalvoMotor_M3/m_Led_timer<22>
    SLICE_X23Y51.B       Tilo                  0.259   cnc2_GalvoMotor_M3/m_LedState_FSM_FFd2
                                                       cnc2_GalvoMotor_M3/n0013<22>4
    SLICE_X21Y47.B3      net (fanout=2)        0.995   cnc2_GalvoMotor_M3/n0013<22>3
    SLICE_X21Y47.BMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.578   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     11.544ns (3.344ns logic, 8.200ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.318ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_17 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.384ns (Levels of Logic = 3)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y52.CLK     net (fanout=943)      1.099   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AMUX    Tshcko                0.461   cnc2_GalvoMotor_M3/m_Led_timer<20>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_17
    SLICE_X27Y52.B1      net (fanout=2)        0.797   cnc2_GalvoMotor_M3/m_Led_timer<17>
    SLICE_X27Y52.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/Mmux_m_NextTotalCount4
                                                       cnc2_GalvoMotor_M3/n0013<22>3
    SLICE_X21Y47.B4      net (fanout=2)        1.595   cnc2_GalvoMotor_M3/n0013<22>2
    SLICE_X21Y47.BMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.578   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (3.414ns logic, 7.970ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.369ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/m_Led_timer_16 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.333ns (Levels of Logic = 3)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/m_Led_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y52.CLK     net (fanout=943)      1.099   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/m_Led_timer_16 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AQ      Tcko                  0.391   cnc2_GalvoMotor_M3/m_Led_timer<20>
                                                       cnc2_GalvoMotor_M3/m_Led_timer_16
    SLICE_X27Y52.B2      net (fanout=2)        0.816   cnc2_GalvoMotor_M3/m_Led_timer<16>
    SLICE_X27Y52.B       Tilo                  0.259   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/Mmux_m_NextTotalCount4
                                                       cnc2_GalvoMotor_M3/n0013<22>3
    SLICE_X21Y47.B4      net (fanout=2)        1.595   cnc2_GalvoMotor_M3/n0013<22>2
    SLICE_X21Y47.BMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/m_Led_timer<22>
                                                       cnc2_GalvoMotor_M3/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        5.578   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     11.333ns (3.344ns logic, 7.989ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.426ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Delay:     0.482ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y8.CLK      net (fanout=535)      0.492   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (-1.813ns logic, 2.295ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y8.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.750   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.594ns logic, 1.750ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.530ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 2)
  Clock Path Delay:     0.531ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X42Y2.CLK      net (fanout=535)      0.541   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (-1.813ns logic, 2.344ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.CQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X42Y17.A4      net (fanout=74)       1.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X42Y17.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_intFlag
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.422   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.821ns logic, 2.578ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.072ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 2)
  Clock Path Delay:     0.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y10.CLK     net (fanout=535)      0.567   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (-1.813ns logic, 2.370ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y10.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X42Y17.A3      net (fanout=56)       0.708   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X42Y17.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_intFlag
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.422   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.785ns logic, 2.130ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point XY2_X (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.272ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          XY2_X (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Clock Path Delay:     1.556ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2422.IMUX.9
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y55.CLK     net (fanout=943)      0.579   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.822ns logic, 0.734ns route)
                                                       (52.8% logic, 47.2% route)

  Minimum Data Path at Fast Process Corner: cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 to XY2_X
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y55.AQ      Tcko                  0.198   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    C15.O                net (fanout=1)        1.147   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
    C15.PAD              Tioop                 1.396   XY2_X
                                                       XY2_X_OBUF
                                                       XY2_X
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (1.594ns logic, 1.147ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.385ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X12Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.615ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.806ns (Levels of Logic = 3)
  Clock Path Delay:     0.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.313   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.B5      net (fanout=8)        1.302   g_reset_i
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X12Y55.SR      net (fanout=2)        0.313   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X12Y55.CLK     Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (2.125ns logic, 6.681ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X12Y55.CLK     net (fanout=794)      0.890   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (-2.698ns logic, 3.594ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X12Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.621ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.800ns (Levels of Logic = 3)
  Clock Path Delay:     0.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.313   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.B5      net (fanout=8)        1.302   g_reset_i
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X12Y56.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X12Y56.CLK     Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.800ns (2.125ns logic, 6.675ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X12Y56.CLK     net (fanout=794)      0.890   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (-2.698ns logic, 3.594ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X12Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.626ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.795ns (Levels of Logic = 3)
  Clock Path Delay:     0.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        5.066   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.313   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.B5      net (fanout=8)        1.302   g_reset_i
    SLICE_X13Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X12Y55.SR      net (fanout=2)        0.313   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X12Y55.CLK     Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (2.114ns logic, 6.681ns route)
                                                       (24.0% logic, 76.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X12Y55.CLK     net (fanout=794)      0.890   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (-2.698ns logic, 3.594ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X13Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.495ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 2)
  Clock Path Delay:     1.105ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        3.113   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.203   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.CE      net (fanout=8)        0.815   g_reset_i
    SLICE_X13Y56.CLK     Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (1.147ns logic, 3.928ns route)
                                                       (22.6% logic, 77.4% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y56.CLK     net (fanout=794)      0.663   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (-1.453ns logic, 2.558ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X12Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.625ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.205ns (Levels of Logic = 3)
  Clock Path Delay:     1.105ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        3.113   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.203   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.B5      net (fanout=8)        0.736   g_reset_i
    SLICE_X13Y56.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X12Y55.SR      net (fanout=2)        0.141   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X12Y55.CLK     Tremck      (-Th)    -0.093   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.205ns (1.215ns logic, 3.990ns route)
                                                       (23.3% logic, 76.7% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X12Y55.CLK     net (fanout=794)      0.663   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (-1.453ns logic, 2.558ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X12Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.638ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 3)
  Clock Path Delay:     1.105ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2422.IMUX.7
    SLICE_X9Y49.D5       net (fanout=8)        3.113   g_reset_n_IBUF
    SLICE_X9Y49.DMUX     Tilo                  0.203   GMPartition_1/DAQ_Partition1/m_RAMDataIn<107>
                                                       g_reset_i1
    SLICE_X13Y56.B5      net (fanout=8)        0.736   g_reset_i
    SLICE_X13Y56.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X12Y55.SR      net (fanout=2)        0.141   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X12Y55.CLK     Tremck      (-Th)    -0.106   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (1.228ns logic, 3.990ns route)
                                                       (23.5% logic, 76.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2422.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X12Y55.CLK     net (fanout=794)      0.663   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (-1.453ns logic, 2.558ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y70.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y70.OQ     Tockq                 0.842   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D12.O                net (fanout=1)        0.311   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y71.CLK0   net (fanout=46)       1.638   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.519ns logic, 2.343ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y71.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    D11.O                net (fanout=1)        0.311   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.582ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       1.635   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.519ns logic, 2.340ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.311   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y68.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y68.OQ     Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    A11.O                net (fanout=1)        0.319   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y69.CLK0   net (fanout=46)       0.719   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.822ns logic, 0.924ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y69.OQ     Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    C11.O                net (fanout=1)        0.319   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.819ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2422.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       0.817   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.822ns logic, 1.022ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.268   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.586ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X40Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.414ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Delay:     2.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp2422.IMUX.30
    SLICE_X40Y66.DX      net (fanout=1)        2.508   RX_ER1_IBUF
    SLICE_X40Y66.CLK     Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.446ns logic, 2.508ns route)
                                                       (36.6% logic, 63.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X40Y66.CLK     net (fanout=19)       0.814   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.323ns logic, 1.070ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X49Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.622ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Delay:     2.438ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp2422.IMUX.28
    SLICE_X49Y68.CX      net (fanout=1)        2.418   RXD1T2_IBUF
    SLICE_X49Y68.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.373ns logic, 2.418ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X49Y68.CLK     net (fanout=19)       0.859   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.323ns logic, 1.115ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X49Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.636ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Delay:     2.438ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B12.I                Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp2422.IMUX.29
    SLICE_X49Y68.DX      net (fanout=1)        2.404   RXD1T3_IBUF
    SLICE_X49Y68.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.373ns logic, 2.404ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X49Y68.CLK     net (fanout=19)       0.859   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.323ns logic, 1.115ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X49Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.767ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 1)
  Clock Path Delay:     3.310ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp2422.IMUX.27
    SLICE_X49Y68.BX      net (fanout=1)        1.928   RXD1T1_IBUF
    SLICE_X49Y68.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (1.174ns logic, 1.928ns route)
                                                       (37.8% logic, 62.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X49Y68.CLK     net (fanout=19)       1.142   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.519ns logic, 1.791ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X49Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.839ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 1)
  Clock Path Delay:     3.310ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp2422.IMUX.26
    SLICE_X49Y68.AX      net (fanout=1)        2.000   RXD1T0_IBUF
    SLICE_X49Y68.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.174ns logic, 2.000ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X49Y68.CLK     net (fanout=19)       1.142   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.519ns logic, 1.791ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X51Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.860ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Clock Path Delay:     3.328ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F10.I                Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp2422.IMUX.31
    SLICE_X51Y66.AX      net (fanout=1)        2.039   RX_DV1_IBUF
    SLICE_X51Y66.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (1.174ns logic, 2.039ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2422.IMUX.2
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X51Y66.CLK     net (fanout=19)       1.160   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.519ns logic, 1.809ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.860ns|     24.594ns|            0|            0|    157015327|       248806|
| TS_CLK_80MHz                  |     12.500ns|     12.297ns|          N/A|            0|            0|       248800|            0|
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|      6.543ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     31.964ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     15.982ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.079(R)|      SLOW  |    0.161(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.003(R)|      SLOW  |    0.233(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.378(R)|      SLOW  |   -0.123(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.364(R)|      SLOW  |   -0.113(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.099(R)|      SLOW  |    0.140(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.586(R)|      SLOW  |   -0.314(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    2.972(R)|      SLOW  |   -0.573(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    2.405(R)|      SLOW  |   -0.900(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    2.187(R)|      SLOW  |   -0.733(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    2.001(R)|      SLOW  |   -0.636(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    4.168(R)|      SLOW  |   -1.990(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    7.162(R)|      SLOW  |   -3.907(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    1.795(R)|      SLOW  |   -0.514(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    2.405(R)|      SLOW  |   -0.986(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iSPI_MISO   |    1.957(R)|      SLOW  |   -0.537(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.945(R)|      SLOW  |   -1.202(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    2.894(R)|      SLOW  |   -0.435(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.404(R)|      SLOW  |   -0.845(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.418(R)|      SLOW  |         3.819(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.421(R)|      SLOW  |         3.822(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.371(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LaserFPK    |        19.867(R)|      SLOW  |         8.327(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        12.956(R)|      SLOW  |         5.616(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        14.975(R)|      SLOW  |         5.868(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         8.417(R)|      SLOW  |         4.072(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.615(R)|      SLOW  |         3.426(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         8.217(R)|      SLOW  |         4.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |         9.600(R)|      SLOW  |         5.346(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         7.864(R)|      SLOW  |         4.272(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         8.493(R)|      SLOW  |         4.672(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         8.734(R)|      SLOW  |         4.860(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |        10.851(R)|      SLOW  |         6.151(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        14.864(R)|      SLOW  |         7.474(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |         8.602(R)|      SLOW  |         4.763(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CLK    |        11.772(R)|      SLOW  |         6.622(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CS     |         9.035(R)|      SLOW  |         5.023(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MOSI   |         8.268(R)|      SLOW  |         4.526(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MUX    |         9.444(R)|      SLOW  |         5.264(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   15.982|         |         |         |
g_clk          |   12.728|         |         |         |
g_reset_n      |    8.385|    8.385|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.524|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   13.525|    3.249|    2.816|    2.805|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.737|         |         |         |
g_clk          |   18.363|         |         |         |
g_reset_n      |   14.518|   14.518|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    2.821|         |
g_reset_n      |         |         |    0.568|    0.568|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 14.083; Ideal Clock Offset To Actual Clock -5.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.972(R)|      SLOW  |   -0.573(R)|      FAST  |   22.028|    0.573|       10.727|
XY2100_CH<0>      |    2.405(R)|      SLOW  |   -0.900(R)|      FAST  |   22.595|    0.900|       10.848|
XY2100_CH<1>      |    2.187(R)|      SLOW  |   -0.733(R)|      FAST  |   22.813|    0.733|       11.040|
XY2100_CH<2>      |    2.001(R)|      SLOW  |   -0.636(R)|      FAST  |   22.999|    0.636|       11.182|
XY2100_CH<3>      |    4.168(R)|      SLOW  |   -1.990(R)|      FAST  |   20.832|    1.990|        9.421|
XY2100_CLK        |    7.162(R)|      SLOW  |   -3.907(R)|      FAST  |   17.838|    3.907|        6.966|
XY2100_FS         |    1.795(R)|      SLOW  |   -0.514(R)|      SLOW  |   23.205|    0.514|       11.346|
g_reset_n         |   11.408(R)|      SLOW  |   -1.879(R)|      FAST  |   13.592|    1.879|        5.857|
                  |   14.518(R)|      SLOW  |   -1.830(R)|      FAST  |   10.482|    1.830|        4.326|
iRIO_Rx           |    2.405(R)|      SLOW  |   -0.986(R)|      FAST  |   22.595|    0.986|       10.804|
iSPI_MISO         |    1.957(R)|      SLOW  |   -0.537(R)|      FAST  |   23.043|    0.537|       11.253|
lb_cs_n           |    3.945(R)|      SLOW  |   -1.202(R)|      FAST  |   21.055|    1.202|        9.927|
lb_rd_n           |    2.894(R)|      SLOW  |   -0.435(R)|      FAST  |   22.106|    0.435|       10.836|
lb_wr_n           |    3.404(R)|      SLOW  |   -0.845(R)|      FAST  |   21.596|    0.845|       10.376|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.518|         -  |      -0.435|         -  |   10.482|    0.435|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 4.890; Ideal Clock Offset To Actual Clock -14.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |    8.385(R)|      SLOW  |   -3.495(R)|      FAST  |   31.615|    3.495|       14.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.385|         -  |      -3.495|         -  |   31.615|    3.495|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.819; Ideal Clock Offset To Actual Clock 14.677; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.079(R)|      SLOW  |    0.161(R)|      SLOW  |    4.921|   33.839|      -14.459|
RXD1T1            |    1.003(R)|      SLOW  |    0.233(R)|      SLOW  |    4.997|   33.767|      -14.385|
RXD1T2            |    1.378(R)|      SLOW  |   -0.123(R)|      SLOW  |    4.622|   34.123|      -14.751|
RXD1T3            |    1.364(R)|      SLOW  |   -0.113(R)|      SLOW  |    4.636|   34.113|      -14.739|
RX_DV1            |    1.099(R)|      SLOW  |    0.140(R)|      SLOW  |    4.901|   33.860|      -14.480|
RX_ER1            |    1.586(R)|      SLOW  |   -0.314(R)|      SLOW  |    4.414|   34.314|      -14.950|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.586|         -  |       0.233|         -  |    4.414|   33.767|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 13.252 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LaserFPK                                       |       19.867|      SLOW  |        8.327|      FAST  |        13.252|
LaserGate                                      |       12.956|      SLOW  |        5.616|      FAST  |         6.341|
LaserTrigger                                   |       14.975|      SLOW  |        5.868|      FAST  |         8.360|
SRI_RTS<0>                                     |        8.417|      SLOW  |        4.072|      FAST  |         1.802|
SRI_TX<0>                                      |        6.615|      SLOW  |        3.426|      FAST  |         0.000|
XY2_CLK                                        |        8.217|      SLOW  |        4.498|      FAST  |         1.602|
XY2_SYNC                                       |        9.600|      SLOW  |        5.346|      FAST  |         2.985|
XY2_X                                          |        7.864|      SLOW  |        4.272|      FAST  |         1.249|
XY2_Y                                          |        8.493|      SLOW  |        4.672|      FAST  |         1.878|
XY2_Z                                          |        8.734|      SLOW  |        4.860|      FAST  |         2.119|
lb_int                                         |       10.851|      SLOW  |        6.151|      FAST  |         4.236|
led_1                                          |       14.864|      SLOW  |        7.474|      FAST  |         8.249|
oRIO_Tx                                        |        8.602|      SLOW  |        4.763|      FAST  |         1.987|
oSPI_CLK                                       |       11.772|      SLOW  |        6.622|      FAST  |         5.157|
oSPI_CS                                        |        9.035|      SLOW  |        5.023|      FAST  |         2.420|
oSPI_MOSI                                      |        8.268|      SLOW  |        4.526|      FAST  |         1.653|
oSPI_MUX                                       |        9.444|      SLOW  |        5.264|      FAST  |         2.829|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.050 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
TXD1T1                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TXD1T2                                         |        7.418|      SLOW  |        3.819|      FAST  |         0.047|
TXD1T3                                         |        7.421|      SLOW  |        3.822|      FAST  |         0.050|
TX_EN1                                         |        7.371|      SLOW  |        3.772|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 158955851 paths, 2 nets, and 61442 connections

Design statistics:
   Minimum period:  24.860ns{1}   (Maximum frequency:  40.225MHz)
   Maximum path delay from/to any node:   6.543ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  14.518ns
   Minimum output required time after clock:  19.867ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 13:41:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



