<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:////opt/latticesemi/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////opt/latticesemi/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Apr 30 07:42:16 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ledtest_ice40up5k_impl_1.twr ledtest_ice40up5k_impl_1.udb -gui

-----------------------------------------
Design:          led_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock c_clk12M</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock c_clk24M</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_3>4.1.3  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_4>4.1.4  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_5>4.1.5  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_6>4.1.6  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_7>4.1.7  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_8>4.1.8  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_3>4.2.3  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_4>4.2.4  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_5>4.2.5  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_6>4.2.6  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_7>4.2.7  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_8>4.2.8  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {U1/__/lscc_pll_inst/clk12M_c} -period 83.33333333 [get_nets clk12M_c]
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "c_clk12M"</big></U></B>

create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk12M                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk24M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "c_clk24M"</big></U></B>

create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk24M                          |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          34.843 ns |         28.700 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk12M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 93.4562%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {c_clk12M} -period 8</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>3.33333333 [get_ports clk12M]</A>           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {c_clk24M}</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2> -source [get_ports clk12M] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>y 2 -duty_cycle 50 [get_nets U1/clk24M]</A> |   41.666 ns |   14.116 ns |   10   |   27.550 ns |  36.298 MHz |       258      |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>lk24M] -max 20 [get_ports RED]</A>          |   41.666 ns |    6.823 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_4"></A><A href=#Timing_rpt_SetupDetailedConstraint_4>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_4"></A><A href=#Timing_rpt_SetupDetailedConstraint_4>lk24M] -max 20 [get_ports BLU]</A>          |   41.666 ns |    7.419 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_5"></A><A href=#Timing_rpt_SetupDetailedConstraint_5>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_5"></A><A href=#Timing_rpt_SetupDetailedConstraint_5>lk24M] -max 20 [get_ports GRN]</A>          |   41.666 ns |    6.876 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_6"></A><A href=#Timing_rpt_SetupDetailedConstraint_6>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_6"></A><A href=#Timing_rpt_SetupDetailedConstraint_6>lk24M] -min 1 [get_ports RED]</A>           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_7"></A><A href=#Timing_rpt_SetupDetailedConstraint_7>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_7"></A><A href=#Timing_rpt_SetupDetailedConstraint_7>lk24M] -min 1 [get_ports BLU]</A>           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_8"></A><A href=#Timing_rpt_SetupDetailedConstraint_8>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_8"></A><A href=#Timing_rpt_SetupDetailedConstraint_8>lk24M] -min 1 [get_ports GRN]</A>           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
RED                                      |    6.824 ns 
GRN                                      |    6.877 ns 
BLU                                      |    7.420 ns 
{U1/ramp_count__i5/SP   U1/ramp_count__i4/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i3/SP   U1/ramp_count__i2/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i1/SP   U1/ramp_count__i0/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i16/SP   U1/ramp_count__i17/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i18/SP   U1/ramp_count__i19/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i20/SP   U1/ramp_count__i21/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i22/SP   U1/ramp_count__i23/SP}              
                                         |   14.144 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {c_clk12M} -period 8</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>3.33333333 [get_ports clk12M]</A>           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {c_clk24M}</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2> -source [get_ports clk12M] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 2 -duty_cycle 50 [get_nets U1/clk24M]</A> |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       258      |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>lk24M] -max 20 [get_ports RED]</A>          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_4"></A><A href=#Timing_rpt_HoldDetailedConstraint_4>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_4"></A><A href=#Timing_rpt_HoldDetailedConstraint_4>lk24M] -max 20 [get_ports BLU]</A>          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_5"></A><A href=#Timing_rpt_HoldDetailedConstraint_5>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_5"></A><A href=#Timing_rpt_HoldDetailedConstraint_5>lk24M] -max 20 [get_ports GRN]</A>          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_6"></A><A href=#Timing_rpt_HoldDetailedConstraint_6>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_6"></A><A href=#Timing_rpt_HoldDetailedConstraint_6>lk24M] -min 1 [get_ports RED]</A>           |    0.000 ns |   13.444 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_7"></A><A href=#Timing_rpt_HoldDetailedConstraint_7>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_7"></A><A href=#Timing_rpt_HoldDetailedConstraint_7>lk24M] -min 1 [get_ports BLU]</A>           |    0.000 ns |   12.795 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_8"></A><A href=#Timing_rpt_HoldDetailedConstraint_8>set_output_delay -clock [get_clocks c_c</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_8"></A><A href=#Timing_rpt_HoldDetailedConstraint_8>lk24M] -min 1 [get_ports GRN]</A>           |    0.000 ns |   13.510 ns |    2   |        ---- |        ---- |        1       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/curr_blu_i16/D                        |    3.112 ns 
U1/blu_peak_i1/D                         |    3.112 ns 
U1/blu_intensity_step_i1/D               |    3.112 ns 
U1/curr_grn_i15/D                        |    3.112 ns 
U1/blink_state_FSM_i0/D                  |    3.112 ns 
U1/curr_blu_i17/D                        |    3.417 ns 
U1/curr_grn_i14/D                        |    3.417 ns 
U1/red_pwm/D                             |    3.417 ns 
U1/grn_pwm/D                             |    3.417 ns 
U1/curr_red_i9/D                         |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{U1/grn_peak_i1/SR   U1/grn_peak_i2/SR} |           No arrival time
{U1/curr_blu_i17/SR   U1/curr_blu_i16/SR}                           
                                        |           No arrival time
{U1/RGB_color_s_i1/SR   U1/RGB_color_s_i2/SR}                           
                                        |           No arrival time
{U1/blu_peak_i1/SR   U1/red_peak_i1/SR} |           No arrival time
{U1/curr_blu_i15/SR   U1/curr_blu_i14/SR}                           
                                        |           No arrival time
{U1/off_max_cnt_i1/SR   U1/off_max_cnt_i2/SR}                           
                                        |           No arrival time
{U1/ramp_max_cnt_i1/SR   U1/BreatheRamp_s_i1/SR}                           
                                        |           No arrival time
{U1/curr_blu_i13/SR   U1/curr_blu_i12/SR}                           
                                        |           No arrival time
{U1/curr_blu_i11/SR   U1/curr_blu_i10/SR}                           
                                        |           No arrival time
{U1/curr_blu_i9/SR   U1/curr_blu_i8/SR} |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       124
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 7 Start or End Points      |           Type           
-------------------------------------------------------------------
RGB_Blink_En                            |                     input
color_sel[0]                            |                     input
color_sel[1]                            |                     input
rst                                     |                     input
BLUn                                    |                    output
GRNn                                    |                    output
REDn                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         7
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]</A>
----------------------------------------------------------------------
258 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i1/SP   U1/ramp_count__i0/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i1/SP   U1/ramp_count__i0/SP}",
        "phy_name":"SLICE_310/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.521,
        "delay":3.947
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i1/CK",
        "phy_name":"SLICE_310/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i3/SP   U1/ramp_count__i2/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i3/SP   U1/ramp_count__i2/SP}",
        "phy_name":"SLICE_307/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.521,
        "delay":3.947
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i3/CK",
        "phy_name":"SLICE_307/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i5/SP   U1/ramp_count__i4/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i5/SP   U1/ramp_count__i4/SP}",
        "phy_name":"SLICE_305/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.521,
        "delay":3.947
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i5/CK",
        "phy_name":"SLICE_305/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i24/SP   U1/ramp_count__i25/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i24/SP   U1/ramp_count__i25/SP}",
        "phy_name":"SLICE_301/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.494,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i24/CK",
        "phy_name":"SLICE_301/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i22/SP   U1/ramp_count__i23/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i22/SP   U1/ramp_count__i23/SP}",
        "phy_name":"SLICE_299/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.494,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i22/CK",
        "phy_name":"SLICE_299/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i20/SP   U1/ramp_count__i21/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i20/SP   U1/ramp_count__i21/SP}",
        "phy_name":"SLICE_297/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.494,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i20/CK",
        "phy_name":"SLICE_297/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i18/SP   U1/ramp_count__i19/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i18/SP   U1/ramp_count__i19/SP}",
        "phy_name":"SLICE_295/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.494,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i18/CK",
        "phy_name":"SLICE_295/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i16/SP   U1/ramp_count__i17/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i16/SP   U1/ramp_count__i17/SP}",
        "phy_name":"SLICE_293/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.494,
        "delay":3.920
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i16/CK",
        "phy_name":"SLICE_293/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i10/SP   U1/ramp_count__i11/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.222 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.245
------------------------------------------   ------
End-of-path arrival time( ns )               33.415

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i10/SP   U1/ramp_count__i11/SP}",
        "phy_name":"SLICE_286/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.415,
        "delay":3.841
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.841        33.415  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i10/CK",
        "phy_name":"SLICE_286/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i8/SP   U1/ramp_count__i9/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.222 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.245
------------------------------------------   ------
End-of-path arrival time( ns )               33.415

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/steady_count__i21/Q",
        "phy_name":"SLICE_277/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{U1/ramp_count__i8/SP   U1/ramp_count__i9/SP}",
        "phy_name":"SLICE_283/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/steady_count__i21/CK",
            "phy_name":"SLICE_277/CLK"
        },
        "pin1":
        {
            "log_name":"U1/steady_count__i21/Q",
            "phy_name":"SLICE_277/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/steady_count[21]",
            "phy_name":"U1/steady_count[21]"
        },
        "arrive":12.104,
        "delay":4.543
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/D",
            "phy_name":"SLICE_523/D1"
        },
        "pin1":
        {
            "log_name":"U1/LessThan_61_i24_4_lut/Z",
            "phy_name":"SLICE_523/F1"
        },
        "arrive":12.554,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n24",
            "phy_name":"U1/n24"
        },
        "arrive":15.640,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5212_4_lut/A",
            "phy_name":"SLICE_399/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5212_4_lut/Z",
            "phy_name":"SLICE_399/F1"
        },
        "arrive":16.117,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7693",
            "phy_name":"U1/n7693"
        },
        "arrive":16.422,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5213_3_lut/A",
            "phy_name":"SLICE_422/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5213_3_lut/Z",
            "phy_name":"SLICE_422/F0"
        },
        "arrive":16.899,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7694",
            "phy_name":"U1/n7694"
        },
        "arrive":17.204,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5205_3_lut/A",
            "phy_name":"SLICE_422/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5205_3_lut/Z",
            "phy_name":"SLICE_422/F1"
        },
        "arrive":17.654,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n48_adj_910",
            "phy_name":"U1/n48_adj_910"
        },
        "arrive":20.806,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5158_4_lut/A",
            "phy_name":"SLICE_323/A1"
        },
        "pin1":
        {
            "log_name":"U1/i5158_4_lut/Z",
            "phy_name":"SLICE_323/F1"
        },
        "arrive":21.256,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7639",
            "phy_name":"U1/n7639"
        },
        "arrive":24.938,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5178_4_lut/B",
            "phy_name":"SLICE_336/B1"
        },
        "pin1":
        {
            "log_name":"U1/i5178_4_lut/Z",
            "phy_name":"SLICE_336/F1"
        },
        "arrive":25.415,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n7659",
            "phy_name":"U1/n7659"
        },
        "arrive":25.720,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5111_4_lut/A",
            "phy_name":"SLICE_384/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5111_4_lut/Z",
            "phy_name":"SLICE_384/F0"
        },
        "arrive":26.170,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n611",
            "phy_name":"U1/n611"
        },
        "arrive":28.342,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i430_2_lut/A",
            "phy_name":"SLICE_376/D0"
        },
        "pin1":
        {
            "log_name":"U1/i430_2_lut/Z",
            "phy_name":"SLICE_376/F0"
        },
        "arrive":28.819,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n2220",
            "phy_name":"U1/n2220"
        },
        "arrive":29.124,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5394_4_lut/B",
            "phy_name":"SLICE_376/C1"
        },
        "pin1":
        {
            "log_name":"U1/i5394_4_lut/Z",
            "phy_name":"SLICE_376/F1"
        },
        "arrive":29.574,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n1975",
            "phy_name":"U1/n1975"
        },
        "arrive":33.415,
        "delay":3.841
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.841        33.415  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_count__i8/CK",
        "phy_name":"SLICE_283/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_3"></A><A href=#Timing_rpt_SetupSummaryConstraint_3>4.1.3  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 6.823 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.333
------------------------------------------   ------
End-of-path arrival time( ns )               15.503

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/CK",
        "phy_name":"SLICE_127/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/Q",
        "phy_name":"SLICE_127/Q0"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"RED",
        "phy_name":"RED"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/red_pwm/CK",
            "phy_name":"SLICE_127/CLK"
        },
        "pin1":
        {
            "log_name":"U1/red_pwm/Q",
            "phy_name":"SLICE_127/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"RED_c",
            "phy_name":"RED_c"
        },
        "arrive":13.415,
        "delay":5.854
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"RED_pad.bb_inst/I",
            "phy_name":"RED_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"RED_pad.bb_inst/B",
            "phy_name":"RED_pad.bb_inst/IOPAD:out"
        },
        "arrive":15.503,
        "delay":2.088
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"RED",
            "phy_name":"RED"
        },
        "arrive":15.503,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/red_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q0_DELAY       1.391         7.561  2       
RED_c                                                     NET DELAY             5.854        13.415  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO_45          PADDO_TO_IOPAD_DELAY  2.088        15.503  1       
RED                                                       NET DELAY             0.000        15.503  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_4"></A><A href=#Timing_rpt_SetupSummaryConstraint_4>4.1.4  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.419 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.737
------------------------------------------   ------
End-of-path arrival time( ns )               14.907

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/CK",
        "phy_name":"SLICE_127/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/blu_pwm/Q",
        "phy_name":"SLICE_127/Q1"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"BLU",
        "phy_name":"BLU"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/blu_pwm/CK",
            "phy_name":"SLICE_127/CLK"
        },
        "pin1":
        {
            "log_name":"U1/blu_pwm/Q",
            "phy_name":"SLICE_127/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"BLU_c",
            "phy_name":"BLU_c"
        },
        "arrive":12.819,
        "delay":5.258
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"BLU_pad.bb_inst/I",
            "phy_name":"BLU_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"BLU_pad.bb_inst/B",
            "phy_name":"BLU_pad.bb_inst/IOPAD:out"
        },
        "arrive":14.907,
        "delay":2.088
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"BLU",
            "phy_name":"BLU"
        },
        "arrive":14.907,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/blu_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q1_DELAY       1.391         7.561  2       
BLU_c                                                     NET DELAY             5.258        12.819  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO_3           PADDO_TO_IOPAD_DELAY  2.088        14.907  1       
BLU                                                       NET DELAY             0.000        14.907  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_5"></A><A href=#Timing_rpt_SetupSummaryConstraint_5>4.1.5  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 62.5% (route), 37.5% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 6.876 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.280
------------------------------------------   ------
End-of-path arrival time( ns )               15.450

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/CK",
        "phy_name":"SLICE_128/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/Q",
        "phy_name":"SLICE_128/Q0"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"GRN",
        "phy_name":"GRN"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/grn_pwm/CK",
            "phy_name":"SLICE_128/CLK"
        },
        "pin1":
        {
            "log_name":"U1/grn_pwm/Q",
            "phy_name":"SLICE_128/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"GRN_c",
            "phy_name":"GRN_c"
        },
        "arrive":13.362,
        "delay":5.801
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"GRN_pad.bb_inst/I",
            "phy_name":"GRN_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"GRN_pad.bb_inst/B",
            "phy_name":"GRN_pad.bb_inst/IOPAD:out"
        },
        "arrive":15.450,
        "delay":2.088
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"GRN",
            "phy_name":"GRN"
        },
        "arrive":15.450,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE_R21C12C   CLK_TO_Q0_DELAY       1.391         7.561  2       
GRN_c                                                     NET DELAY             5.801        13.362  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO_48          PADDO_TO_IOPAD_DELAY  2.088        15.450  1       
GRN                                                       NET DELAY             0.000        15.450  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_6"></A><A href=#Timing_rpt_SetupSummaryConstraint_6>4.1.6  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_7"></A><A href=#Timing_rpt_SetupSummaryConstraint_7>4.1.7  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_8"></A><A href=#Timing_rpt_SetupSummaryConstraint_8>4.1.8  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]</A>
----------------------------------------------------------------------
258 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i1/Q
Path End         : U1/blu_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/RGB_color_s_i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/RGB_color_s_i1/Q",
        "phy_name":"SLICE_87/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_peak_i1/D",
        "phy_name":"SLICE_89/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/RGB_color_s_i1/CK",
            "phy_name":"SLICE_87/CLK"
        },
        "pin1":
        {
            "log_name":"U1/RGB_color_s_i1/Q",
            "phy_name":"SLICE_87/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/RGB_color_s[0]",
            "phy_name":"U1/RGB_color_s[0]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1537_2_lut/A",
            "phy_name":"SLICE_89/D0"
        },
        "pin1":
        {
            "log_name":"U1/i1537_2_lut/Z",
            "phy_name":"SLICE_89/F0"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/blu_set[1]",
            "phy_name":"U1/blu_set[1]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/RGB_color_s_i1/CK   U1/RGB_color_s_i2/CK}->U1/RGB_color_s_i1/Q
                                          SLICE_R18C18A   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/RGB_color_s[0]                                         NET DELAY        1.271         8.832  1       
U1/i1537_2_lut/A->U1/i1537_2_lut/Z        SLICE_R18C17B   D0_TO_F0_DELAY   0.450         9.282  1       
U1/blu_set[1]                                             NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_peak_i1/CK",
        "phy_name":"SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_accum_i30/Q
Path End         : U1/curr_blu_i16/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_accum_i31/CK",
        "phy_name":"SLICE_157/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/blu_accum_i30/Q",
        "phy_name":"SLICE_157/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_blu_i16/D",
        "phy_name":"SLICE_86/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/blu_accum_i30/CK",
            "phy_name":"SLICE_157/CLK"
        },
        "pin1":
        {
            "log_name":"U1/blu_accum_i30/Q",
            "phy_name":"SLICE_157/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/blu_accum[30]",
            "phy_name":"U1/blu_accum[30]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/mux_61_i17_4_lut/A",
            "phy_name":"SLICE_86/D1"
        },
        "pin1":
        {
            "log_name":"U1/mux_61_i17_4_lut/Z",
            "phy_name":"SLICE_86/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_blu_17__N_451[16]",
            "phy_name":"U1/curr_blu_17__N_451[16]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/blu_accum_i31/CK   U1/blu_accum_i30/CK}->U1/blu_accum_i30/Q
                                          SLICE_R15C14D   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/blu_accum[30]                                          NET DELAY        1.271         8.832  1       
U1/mux_61_i17_4_lut/A->U1/mux_61_i17_4_lut/Z
                                          SLICE_R16C14D   D1_TO_F1_DELAY   0.450         9.282  1       
U1/curr_blu_17__N_451[16]                                 NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_blu_i17/CK",
        "phy_name":"SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_accum_i29/Q
Path End         : U1/curr_grn_i15/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_accum_i30/CK",
        "phy_name":"SLICE_195/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/grn_accum_i29/Q",
        "phy_name":"SLICE_195/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i15/D",
        "phy_name":"SLICE_113/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/grn_accum_i29/CK",
            "phy_name":"SLICE_195/CLK"
        },
        "pin1":
        {
            "log_name":"U1/grn_accum_i29/Q",
            "phy_name":"SLICE_195/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/grn_accum[29]",
            "phy_name":"U1/grn_accum[29]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/mux_63_i16_4_lut/A",
            "phy_name":"SLICE_113/D0"
        },
        "pin1":
        {
            "log_name":"U1/mux_63_i16_4_lut/Z",
            "phy_name":"SLICE_113/F0"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_grn_17__N_433[15]",
            "phy_name":"U1/curr_grn_17__N_433[15]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/grn_accum_i30/CK   U1/grn_accum_i29/CK}->U1/grn_accum_i29/Q
                                          SLICE_R18C13D   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/grn_accum[29]                                          NET DELAY        1.271         8.832  1       
U1/mux_63_i16_4_lut/A->U1/mux_63_i16_4_lut/Z
                                          SLICE_R19C13D   D0_TO_F0_DELAY   0.450         9.282  1       
U1/curr_grn_17__N_433[15]                                 NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i15/CK",
        "phy_name":"SLICE_113/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/blu_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/ramp_max_cnt_i1/CK",
        "phy_name":"SLICE_93/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/BreatheRamp_s_i1/Q",
        "phy_name":"SLICE_93/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_intensity_step_i1/D",
        "phy_name":"SLICE_500/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/BreatheRamp_s_i1/CK",
            "phy_name":"SLICE_93/CLK"
        },
        "pin1":
        {
            "log_name":"U1/BreatheRamp_s_i1/Q",
            "phy_name":"SLICE_93/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/BreatheRamp_s[2]",
            "phy_name":"U1/BreatheRamp_s[2]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/select_20_Select_4_i2_2_lut/B",
            "phy_name":"SLICE_500/D1"
        },
        "pin1":
        {
            "log_name":"U1/select_20_Select_4_i2_2_lut/Z",
            "phy_name":"SLICE_500/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/blu_intensity_step_31__N_229[4]",
            "phy_name":"U1/blu_intensity_step_31__N_229[4]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/ramp_max_cnt_i1/CK   U1/BreatheRamp_s_i1/CK}->U1/BreatheRamp_s_i1/Q
                                          SLICE_R17C10B   CLK_TO_Q1_DELAY  1.391         7.561  5       
U1/BreatheRamp_s[2]                                       NET DELAY        1.271         8.832  1       
U1/select_20_Select_4_i2_2_lut/B->U1/select_20_Select_4_i2_2_lut/Z
                                          SLICE_R17C10D   D1_TO_F1_DELAY   0.450         9.282  1       
U1/blu_intensity_step_31__N_229[4]                        NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_intensity_step_i1/CK",
        "phy_name":"SLICE_500/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BlinkRate_s_i1/Q
Path End         : U1/blink_state_FSM_i0/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/BlinkRate_s_i1/CK",
        "phy_name":"SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/BlinkRate_s_i1/Q",
        "phy_name":"SLICE_279/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blink_state_FSM_i0/D",
        "phy_name":"SLICE_132/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/BlinkRate_s_i1/CK",
            "phy_name":"SLICE_279/CLK"
        },
        "pin1":
        {
            "log_name":"U1/BlinkRate_s_i1/Q",
            "phy_name":"SLICE_279/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/BlinkRate_s[2]",
            "phy_name":"U1/BlinkRate_s[2]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1548_4_lut/B",
            "phy_name":"SLICE_132/D0"
        },
        "pin1":
        {
            "log_name":"U1/i1548_4_lut/Z",
            "phy_name":"SLICE_132/F0"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/n212[0]",
            "phy_name":"U1/n212[0]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BlinkRate_s_i1/CK->U1/BlinkRate_s_i1/Q
                                          SLICE_R16C9C    CLK_TO_Q0_DELAY  1.391         7.561  8       
U1/BlinkRate_s[2]                                         NET DELAY        1.271         8.832  1       
U1/i1548_4_lut/B->U1/i1548_4_lut/Z        SLICE_R17C9C    D0_TO_F0_DELAY   0.450         9.282  1       
U1/n212[0]                                                NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blink_state_FSM_i0/CK",
        "phy_name":"SLICE_132/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_accum_i31/Q
Path End         : U1/curr_blu_i17/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/blu_accum_i31/CK",
        "phy_name":"SLICE_157/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/blu_accum_i31/Q",
        "phy_name":"SLICE_157/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_blu_i17/D",
        "phy_name":"SLICE_86/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/blu_accum_i31/CK",
            "phy_name":"SLICE_157/CLK"
        },
        "pin1":
        {
            "log_name":"U1/blu_accum_i31/Q",
            "phy_name":"SLICE_157/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/blu_accum[31]",
            "phy_name":"U1/blu_accum[31]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1746_2_lut_3_lut/C",
            "phy_name":"SLICE_86/C0"
        },
        "pin1":
        {
            "log_name":"U1/i1746_2_lut_3_lut/Z",
            "phy_name":"SLICE_86/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_blu_17__N_451[17]",
            "phy_name":"U1/curr_blu_17__N_451[17]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/blu_accum_i31/CK   U1/blu_accum_i30/CK}->U1/blu_accum_i31/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/blu_accum[31]                                          NET DELAY        1.576         9.137  1       
U1/i1746_2_lut_3_lut/C->U1/i1746_2_lut_3_lut/Z
                                          SLICE_R16C14D   C0_TO_F0_DELAY   0.450         9.587  1       
U1/curr_blu_17__N_451[17]                                 NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_blu_i17/CK",
        "phy_name":"SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_accum_i23/Q
Path End         : U1/curr_red_i9/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_accum_i23/CK",
        "phy_name":"SLICE_242/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/red_accum_i23/Q",
        "phy_name":"SLICE_242/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_red_i9/D",
        "phy_name":"SLICE_148/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/red_accum_i23/CK",
            "phy_name":"SLICE_242/CLK"
        },
        "pin1":
        {
            "log_name":"U1/red_accum_i23/Q",
            "phy_name":"SLICE_242/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/red_accum[23]",
            "phy_name":"U1/red_accum[23]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1770_2_lut_3_lut/C",
            "phy_name":"SLICE_148/C0"
        },
        "pin1":
        {
            "log_name":"U1/i1770_2_lut_3_lut/Z",
            "phy_name":"SLICE_148/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_red_17__N_415[9]",
            "phy_name":"U1/curr_red_17__N_415[9]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/red_accum_i23/CK   U1/red_accum_i22/CK}->U1/red_accum_i23/Q
                                          SLICE_R13C13A   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/red_accum[23]                                          NET DELAY        1.576         9.137  1       
U1/i1770_2_lut_3_lut/C->U1/i1770_2_lut_3_lut/Z
                                          SLICE_R13C13C   C0_TO_F0_DELAY   0.450         9.587  1       
U1/curr_red_17__N_415[9]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_red_i9/CK",
        "phy_name":"SLICE_148/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_accum_i28/Q
Path End         : U1/curr_grn_i14/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_accum_i28/CK",
        "phy_name":"SLICE_199/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/grn_accum_i28/Q",
        "phy_name":"SLICE_199/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i14/D",
        "phy_name":"SLICE_113/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/grn_accum_i28/CK",
            "phy_name":"SLICE_199/CLK"
        },
        "pin1":
        {
            "log_name":"U1/grn_accum_i28/Q",
            "phy_name":"SLICE_199/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/grn_accum[28]",
            "phy_name":"U1/grn_accum[28]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1760_2_lut_3_lut/C",
            "phy_name":"SLICE_113/C1"
        },
        "pin1":
        {
            "log_name":"U1/i1760_2_lut_3_lut/Z",
            "phy_name":"SLICE_113/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_grn_17__N_433[14]",
            "phy_name":"U1/curr_grn_17__N_433[14]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/grn_accum_i28/CK   U1/grn_accum_i27/CK}->U1/grn_accum_i28/Q
                                          SLICE_R18C14D   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/grn_accum[28]                                          NET DELAY        1.576         9.137  1       
U1/i1760_2_lut_3_lut/C->U1/i1760_2_lut_3_lut/Z
                                          SLICE_R19C13D   C1_TO_F1_DELAY   0.450         9.587  1       
U1/curr_grn_17__N_433[14]                                 NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i15/CK",
        "phy_name":"SLICE_113/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_accum_i22/Q
Path End         : U1/curr_red_i8/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_accum_i23/CK",
        "phy_name":"SLICE_242/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/red_accum_i22/Q",
        "phy_name":"SLICE_242/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_red_i8/D",
        "phy_name":"SLICE_148/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/red_accum_i22/CK",
            "phy_name":"SLICE_242/CLK"
        },
        "pin1":
        {
            "log_name":"U1/red_accum_i22/Q",
            "phy_name":"SLICE_242/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/red_accum[22]",
            "phy_name":"U1/red_accum[22]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i1769_2_lut_3_lut/C",
            "phy_name":"SLICE_148/C1"
        },
        "pin1":
        {
            "log_name":"U1/i1769_2_lut_3_lut/Z",
            "phy_name":"SLICE_148/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_red_17__N_415[8]",
            "phy_name":"U1/curr_red_17__N_415[8]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/red_accum_i23/CK   U1/red_accum_i22/CK}->U1/red_accum_i22/Q
                                          SLICE_R13C13A   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/red_accum[22]                                          NET DELAY        1.576         9.137  1       
U1/i1769_2_lut_3_lut/C->U1/i1769_2_lut_3_lut/Z
                                          SLICE_R13C13C   C1_TO_F1_DELAY   0.450         9.587  1       
U1/curr_red_17__N_415[8]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_red_i9/CK",
        "phy_name":"SLICE_148/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/curr_grn_i17/Q
Path End         : U1/grn_pwm/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i17/CK",
        "phy_name":"SLICE_111/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/curr_grn_i17/Q",
        "phy_name":"SLICE_111/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/D",
        "phy_name":"SLICE_128/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/curr_grn_i17/CK",
            "phy_name":"SLICE_111/CLK"
        },
        "pin1":
        {
            "log_name":"U1/curr_grn_i17/Q",
            "phy_name":"SLICE_111/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/curr_grn[17]",
            "phy_name":"U1/curr_grn[17]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/i5189_3_lut/B",
            "phy_name":"SLICE_128/C0"
        },
        "pin1":
        {
            "log_name":"U1/i5189_3_lut/Z",
            "phy_name":"SLICE_128/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/grn_pwm_N_786",
            "phy_name":"U1/grn_pwm_N_786"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/curr_grn_i17/CK   U1/curr_grn_i16/CK}->U1/curr_grn_i17/Q
                                          SLICE_R21C13A   CLK_TO_Q0_DELAY  1.391         7.561  1       
U1/curr_grn[17]                                           NET DELAY        1.576         9.137  1       
U1/i5189_3_lut/B->U1/i5189_3_lut/Z        SLICE_R21C12C   C0_TO_F0_DELAY   0.450         9.587  1       
U1/grn_pwm_N_786                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/CK",
        "phy_name":"SLICE_128/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_3"></A><A href=#Timing_rpt_HoldSummaryConstraint_3>4.2.3  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_4"></A><A href=#Timing_rpt_HoldSummaryConstraint_4>4.2.4  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_5"></A><A href=#Timing_rpt_HoldSummaryConstraint_5>4.2.5  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_6"></A><A href=#Timing_rpt_HoldSummaryConstraint_6>4.2.6  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 13.444 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.934
------------------------------------------   ------
End-of-path arrival time( ns )               15.104

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/CK",
        "phy_name":"SLICE_127/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/Q",
        "phy_name":"SLICE_127/Q0"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"RED",
        "phy_name":"RED"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/red_pwm/CK",
            "phy_name":"SLICE_127/CLK"
        },
        "pin1":
        {
            "log_name":"U1/red_pwm/Q",
            "phy_name":"SLICE_127/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"RED_c",
            "phy_name":"RED_c"
        },
        "arrive":13.190,
        "delay":5.629
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"RED_pad.bb_inst/I",
            "phy_name":"RED_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"RED_pad.bb_inst/B",
            "phy_name":"RED_pad.bb_inst/IOPAD:out"
        },
        "arrive":15.104,
        "delay":1.914
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"RED",
            "phy_name":"RED"
        },
        "arrive":15.104,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/red_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q0_DELAY       1.391         7.561  2       
RED_c                                                     NET DELAY             5.629        13.190  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO_45          PADDO_TO_IOPAD_DELAY  1.914        15.104  1       
RED                                                       NET DELAY             0.000        15.104  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_7"></A><A href=#Timing_rpt_HoldSummaryConstraint_7>4.2.7  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 60.1% (route), 39.9% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 12.795 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.285
------------------------------------------   ------
End-of-path arrival time( ns )               14.455

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/red_pwm/CK",
        "phy_name":"SLICE_127/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/blu_pwm/Q",
        "phy_name":"SLICE_127/Q1"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"BLU",
        "phy_name":"BLU"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/blu_pwm/CK",
            "phy_name":"SLICE_127/CLK"
        },
        "pin1":
        {
            "log_name":"U1/blu_pwm/Q",
            "phy_name":"SLICE_127/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"BLU_c",
            "phy_name":"BLU_c"
        },
        "arrive":12.541,
        "delay":4.980
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"BLU_pad.bb_inst/I",
            "phy_name":"BLU_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"BLU_pad.bb_inst/B",
            "phy_name":"BLU_pad.bb_inst/IOPAD:out"
        },
        "arrive":14.455,
        "delay":1.914
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"BLU",
            "phy_name":"BLU"
        },
        "arrive":14.455,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/blu_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q1_DELAY       1.391         7.561  2       
BLU_c                                                     NET DELAY             4.980        12.541  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO_3           PADDO_TO_IOPAD_DELAY  1.914        14.455  1       
BLU                                                       NET DELAY             0.000        14.455  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_8"></A><A href=#Timing_rpt_HoldSummaryConstraint_8>4.2.8  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]</A>
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 13.510 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.000
------------------------------------------   ------
End-of-path arrival time( ns )               15.170

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/CK",
        "phy_name":"SLICE_128/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"U1/clk24M",
            "phy_name":"U1/clk24M"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"U1/grn_pwm/Q",
        "phy_name":"SLICE_128/Q0"
    },
    "path_end":
    {
        "type":"port",
        "log_name":"GRN",
        "phy_name":"GRN"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/grn_pwm/CK",
            "phy_name":"SLICE_128/CLK"
        },
        "pin1":
        {
            "log_name":"U1/grn_pwm/Q",
            "phy_name":"SLICE_128/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"GRN_c",
            "phy_name":"GRN_c"
        },
        "arrive":13.256,
        "delay":5.695
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"GRN_pad.bb_inst/I",
            "phy_name":"GRN_pad.bb_inst/PADDO"
        },
        "pin1":
        {
            "log_name":"GRN_pad.bb_inst/B",
            "phy_name":"GRN_pad.bb_inst/IOPAD:out"
        },
        "arrive":15.170,
        "delay":1.914
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"GRN",
            "phy_name":"GRN"
        },
        "arrive":15.170,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE_R21C12C   CLK_TO_Q0_DELAY       1.391         7.561  2       
GRN_c                                                     NET DELAY             5.695        13.256  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO_48          PADDO_TO_IOPAD_DELAY  1.914        15.170  1       
GRN                                                       NET DELAY             0.000        15.170  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk12M",
        "phy_name":"clk12M"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
        "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M",
            "phy_name":"clk12M"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk12M_pad.bb_inst/B",
            "phy_name":"clk12M_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk12M_pad.bb_inst/O",
            "phy_name":"clk12M_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk12M_c",
            "phy_name":"clk12M_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"U1.__.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

