I 000050 55 5835          1557321216483 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 26))
	(_version vd0)
	(_time 1557321216484 2019.05.08 16:13:36)
	(_source (\./../../impl1/schem1.vhd\))
	(_parameters dbg tan)
	(_code 5a555d59080d064c58591e050a5d595c595c525c5f)
	(_ent
		(_time 1557321216467)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 59(_ent (_in))))
				(_port (_int D1 -1 0 60(_ent (_in))))
				(_port (_int D2 -1 0 61(_ent (_in))))
				(_port (_int D3 -1 0 62(_ent (_in))))
				(_port (_int SD1 -1 0 63(_ent (_in))))
				(_port (_int SD2 -1 0 64(_ent (_in))))
				(_port (_int Z -1 0 65(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 69(_ent (_in))))
				(_port (_int D -1 0 70(_ent (_in))))
				(_port (_int Q -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I21 0 82(_comp vlo)
		(_port
			((Z)(N_14))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 84(_comp and2)
		(_port
			((A)(N_5))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 86(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_6))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 88(_comp and2)
		(_port
			((A)(N_11))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 90(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_8))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 92(_comp and2)
		(_port
			((A)(N_13))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 94(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_5))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 97(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 100(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_11))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 103(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 106(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_14))
			((D2)(Q2_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_13))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 109(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 111(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_6))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 113(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 115(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_8))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 117(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int x0 -1 0 13(_ent(_in))))
		(_port (_int Q0 -1 0 14(_ent(_out))))
		(_port (_int Q1 -1 0 15(_ent(_out))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_port (_int Q3 -1 0 17(_ent(_out))))
		(_port (_int Q4 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int x2 -1 0 20(_ent(_in))))
		(_port (_int x3 -1 0 21(_ent(_in))))
		(_port (_int x4 -1 0 22(_ent(_in))))
		(_sig (_int gnd -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 29(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 31(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_4 -1 0 37(_arch(_uni))))
		(_sig (_int N_5 -1 0 38(_arch(_uni))))
		(_sig (_int N_6 -1 0 39(_arch(_uni))))
		(_sig (_int N_7 -1 0 40(_arch(_uni))))
		(_sig (_int N_8 -1 0 41(_arch(_uni))))
		(_sig (_int N_9 -1 0 42(_arch(_uni))))
		(_sig (_int N_10 -1 0 43(_arch(_uni))))
		(_sig (_int N_11 -1 0 44(_arch(_uni))))
		(_sig (_int N_12 -1 0 45(_arch(_uni))))
		(_sig (_int N_13 -1 0 46(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__77(_arch 1 0 77(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__78(_arch 2 0 78(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__79(_arch 3 0 79(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(18)))))
			(line__80(_arch 4 0 80(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
I 000050 55 5831          1557321254797 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 26))
	(_version vd0)
	(_time 1557321254798 2019.05.08 16:14:14)
	(_source (\./../../impl1/schem1.vhd\))
	(_parameters tan)
	(_code f3f5f9a3f3a4afe5f1f0b7aca3f4f0f5f0f5fbf5f6)
	(_ent
		(_time 1557321216466)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 59(_ent (_in))))
				(_port (_int D1 -1 0 60(_ent (_in))))
				(_port (_int D2 -1 0 61(_ent (_in))))
				(_port (_int D3 -1 0 62(_ent (_in))))
				(_port (_int SD1 -1 0 63(_ent (_in))))
				(_port (_int SD2 -1 0 64(_ent (_in))))
				(_port (_int Z -1 0 65(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 69(_ent (_in))))
				(_port (_int D -1 0 70(_ent (_in))))
				(_port (_int Q -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I21 0 82(_comp vlo)
		(_port
			((Z)(N_14))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 84(_comp and2)
		(_port
			((A)(N_5))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 86(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_6))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 88(_comp and2)
		(_port
			((A)(N_11))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 90(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_8))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 92(_comp and2)
		(_port
			((A)(N_13))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 94(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_5))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 97(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 100(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_11))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 103(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 106(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_14))
			((D2)(Q2_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_13))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 109(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 111(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_6))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 113(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 115(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_8))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 117(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int x0 -1 0 13(_ent(_in))))
		(_port (_int Q0 -1 0 14(_ent(_out))))
		(_port (_int Q1 -1 0 15(_ent(_out))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_port (_int Q3 -1 0 17(_ent(_out))))
		(_port (_int Q4 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int x2 -1 0 20(_ent(_in))))
		(_port (_int x3 -1 0 21(_ent(_in))))
		(_port (_int x4 -1 0 22(_ent(_in))))
		(_sig (_int gnd -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 29(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 31(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_4 -1 0 37(_arch(_uni))))
		(_sig (_int N_5 -1 0 38(_arch(_uni))))
		(_sig (_int N_6 -1 0 39(_arch(_uni))))
		(_sig (_int N_7 -1 0 40(_arch(_uni))))
		(_sig (_int N_8 -1 0 41(_arch(_uni))))
		(_sig (_int N_9 -1 0 42(_arch(_uni))))
		(_sig (_int N_10 -1 0 43(_arch(_uni))))
		(_sig (_int N_11 -1 0 44(_arch(_uni))))
		(_sig (_int N_12 -1 0 45(_arch(_uni))))
		(_sig (_int N_13 -1 0 46(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__77(_arch 1 0 77(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__78(_arch 2 0 78(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__79(_arch 3 0 79(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(18)))))
			(line__80(_arch 4 0 80(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
I 000056 55 2246          1557321254844 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1557321254845 2019.05.08 16:14:14)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 2224702623757e34212c667d722774252624202521)
	(_ent
		(_time 1557321254842)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int A0 -1 0 15(_ent (_in))))
				(_port (_int A1 -1 0 16(_ent (_in))))
				(_port (_int Reset -1 0 17(_ent (_in))))
				(_port (_int C -1 0 18(_ent (_in))))
				(_port (_int x0 -1 0 19(_ent (_in))))
				(_port (_int Q0 -1 0 20(_ent (_out))))
				(_port (_int Q1 -1 0 21(_ent (_out))))
				(_port (_int Q2 -1 0 22(_ent (_out))))
				(_port (_int Q3 -1 0 23(_ent (_out))))
				(_port (_int Q4 -1 0 24(_ent (_out))))
				(_port (_int x1 -1 0 25(_ent (_in))))
				(_port (_int x2 -1 0 26(_ent (_in))))
				(_port (_int x3 -1 0 27(_ent (_in))))
				(_port (_int x4 -1 0 28(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp SCHEM1)
		(_port
			((A0)(A0))
			((A1)(A1))
			((Reset)(Reset))
			((C)(C))
			((x0)(x0))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
			((Q4)(Q4))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
		)
		(_use (_ent . SCHEM1)
		)
	)
	(_object
		(_sig (_int A0 -1 0 32(_arch(_uni))))
		(_sig (_int A1 -1 0 33(_arch(_uni))))
		(_sig (_int Reset -1 0 34(_arch(_uni))))
		(_sig (_int C -1 0 35(_arch(_uni))))
		(_sig (_int x0 -1 0 36(_arch(_uni))))
		(_sig (_int x1 -1 0 37(_arch(_uni))))
		(_sig (_int x2 -1 0 38(_arch(_uni))))
		(_sig (_int x3 -1 0 39(_arch(_uni))))
		(_sig (_int x4 -1 0 40(_arch(_uni))))
		(_sig (_int Q0 -1 0 42(_arch(_uni))))
		(_sig (_int Q1 -1 0 43(_arch(_uni))))
		(_sig (_int Q2 -1 0 44(_arch(_uni))))
		(_sig (_int Q3 -1 0 45(_arch(_uni))))
		(_sig (_int Q4 -1 0 46(_arch(_uni))))
		(_prcs
			(Reseteverything(_arch 0 0 72(_prcs (_wait_for)(_trgt(2)))))
			(Sinchro(_arch 1 0 80(_prcs (_wait_for)(_trgt(3)))))
			(Postumiai(_arch 2 0 88(_prcs (_wait_for)(_trgt(0)(1)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 107 (schem1_tb))
	(_version vd0)
	(_time 1557321254848 2019.05.08 16:14:14)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 2224772625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 5831          1557321258385 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 26))
	(_version vd0)
	(_time 1557321258386 2019.05.08 16:14:18)
	(_source (\./../../impl1/schem1.vhd\))
	(_parameters tan)
	(_code fdf8f9adaaaaa1ebfffeb9a2adfafefbfefbf5fbf8)
	(_ent
		(_time 1557321216466)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 59(_ent (_in))))
				(_port (_int D1 -1 0 60(_ent (_in))))
				(_port (_int D2 -1 0 61(_ent (_in))))
				(_port (_int D3 -1 0 62(_ent (_in))))
				(_port (_int SD1 -1 0 63(_ent (_in))))
				(_port (_int SD2 -1 0 64(_ent (_in))))
				(_port (_int Z -1 0 65(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 69(_ent (_in))))
				(_port (_int D -1 0 70(_ent (_in))))
				(_port (_int Q -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I21 0 82(_comp vlo)
		(_port
			((Z)(N_14))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 84(_comp and2)
		(_port
			((A)(N_5))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 86(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_6))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 88(_comp and2)
		(_port
			((A)(N_11))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 90(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_8))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 92(_comp and2)
		(_port
			((A)(N_13))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 94(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_5))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 97(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 100(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_11))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 103(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 106(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_14))
			((D2)(Q2_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_13))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 109(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 111(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_6))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 113(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 115(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_8))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 117(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int x0 -1 0 13(_ent(_in))))
		(_port (_int Q0 -1 0 14(_ent(_out))))
		(_port (_int Q1 -1 0 15(_ent(_out))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_port (_int Q3 -1 0 17(_ent(_out))))
		(_port (_int Q4 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int x2 -1 0 20(_ent(_in))))
		(_port (_int x3 -1 0 21(_ent(_in))))
		(_port (_int x4 -1 0 22(_ent(_in))))
		(_sig (_int gnd -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 29(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 31(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_4 -1 0 37(_arch(_uni))))
		(_sig (_int N_5 -1 0 38(_arch(_uni))))
		(_sig (_int N_6 -1 0 39(_arch(_uni))))
		(_sig (_int N_7 -1 0 40(_arch(_uni))))
		(_sig (_int N_8 -1 0 41(_arch(_uni))))
		(_sig (_int N_9 -1 0 42(_arch(_uni))))
		(_sig (_int N_10 -1 0 43(_arch(_uni))))
		(_sig (_int N_11 -1 0 44(_arch(_uni))))
		(_sig (_int N_12 -1 0 45(_arch(_uni))))
		(_sig (_int N_13 -1 0 46(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__77(_arch 1 0 77(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__78(_arch 2 0 78(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__79(_arch 3 0 79(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(18)))))
			(line__80(_arch 4 0 80(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
I 000056 55 2246          1557321258672 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1557321258673 2019.05.08 16:14:18)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 25202f2123727933262b617a752073222123272226)
	(_ent
		(_time 1557321254841)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int A0 -1 0 15(_ent (_in))))
				(_port (_int A1 -1 0 16(_ent (_in))))
				(_port (_int Reset -1 0 17(_ent (_in))))
				(_port (_int C -1 0 18(_ent (_in))))
				(_port (_int x0 -1 0 19(_ent (_in))))
				(_port (_int Q0 -1 0 20(_ent (_out))))
				(_port (_int Q1 -1 0 21(_ent (_out))))
				(_port (_int Q2 -1 0 22(_ent (_out))))
				(_port (_int Q3 -1 0 23(_ent (_out))))
				(_port (_int Q4 -1 0 24(_ent (_out))))
				(_port (_int x1 -1 0 25(_ent (_in))))
				(_port (_int x2 -1 0 26(_ent (_in))))
				(_port (_int x3 -1 0 27(_ent (_in))))
				(_port (_int x4 -1 0 28(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp SCHEM1)
		(_port
			((A0)(A0))
			((A1)(A1))
			((Reset)(Reset))
			((C)(C))
			((x0)(x0))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
			((Q4)(Q4))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
		)
		(_use (_ent . SCHEM1)
		)
	)
	(_object
		(_sig (_int A0 -1 0 32(_arch(_uni))))
		(_sig (_int A1 -1 0 33(_arch(_uni))))
		(_sig (_int Reset -1 0 34(_arch(_uni))))
		(_sig (_int C -1 0 35(_arch(_uni))))
		(_sig (_int x0 -1 0 36(_arch(_uni))))
		(_sig (_int x1 -1 0 37(_arch(_uni))))
		(_sig (_int x2 -1 0 38(_arch(_uni))))
		(_sig (_int x3 -1 0 39(_arch(_uni))))
		(_sig (_int x4 -1 0 40(_arch(_uni))))
		(_sig (_int Q0 -1 0 42(_arch(_uni))))
		(_sig (_int Q1 -1 0 43(_arch(_uni))))
		(_sig (_int Q2 -1 0 44(_arch(_uni))))
		(_sig (_int Q3 -1 0 45(_arch(_uni))))
		(_sig (_int Q4 -1 0 46(_arch(_uni))))
		(_prcs
			(Reseteverything(_arch 0 0 72(_prcs (_wait_for)(_trgt(2)))))
			(Sinchro(_arch 1 0 80(_prcs (_wait_for)(_trgt(3)))))
			(Postumiai(_arch 2 0 88(_prcs (_wait_for)(_trgt(0)(1)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 396 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 107 (schem1_tb))
	(_version vd0)
	(_time 1557321258676 2019.05.08 16:14:18)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 25202821257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 5831          1557321265898 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 26))
	(_version vd0)
	(_time 1557321265899 2019.05.08 16:14:25)
	(_source (\./../../impl1/schem1.vhd\))
	(_parameters tan)
	(_code 585b5e5b530f044e5a5b1c07085f5b5e5b5e505e5d)
	(_ent
		(_time 1557321216466)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 59(_ent (_in))))
				(_port (_int D1 -1 0 60(_ent (_in))))
				(_port (_int D2 -1 0 61(_ent (_in))))
				(_port (_int D3 -1 0 62(_ent (_in))))
				(_port (_int SD1 -1 0 63(_ent (_in))))
				(_port (_int SD2 -1 0 64(_ent (_in))))
				(_port (_int Z -1 0 65(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 69(_ent (_in))))
				(_port (_int D -1 0 70(_ent (_in))))
				(_port (_int Q -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I21 0 82(_comp vlo)
		(_port
			((Z)(N_14))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 84(_comp and2)
		(_port
			((A)(N_5))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 86(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_6))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 88(_comp and2)
		(_port
			((A)(N_11))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 90(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_8))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 92(_comp and2)
		(_port
			((A)(N_13))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 94(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_5))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 97(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 100(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_11))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 103(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 106(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_14))
			((D2)(Q2_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_13))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 109(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 111(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_6))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 113(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 115(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_8))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 117(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int x0 -1 0 13(_ent(_in))))
		(_port (_int Q0 -1 0 14(_ent(_out))))
		(_port (_int Q1 -1 0 15(_ent(_out))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_port (_int Q3 -1 0 17(_ent(_out))))
		(_port (_int Q4 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int x2 -1 0 20(_ent(_in))))
		(_port (_int x3 -1 0 21(_ent(_in))))
		(_port (_int x4 -1 0 22(_ent(_in))))
		(_sig (_int gnd -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 29(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 31(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_4 -1 0 37(_arch(_uni))))
		(_sig (_int N_5 -1 0 38(_arch(_uni))))
		(_sig (_int N_6 -1 0 39(_arch(_uni))))
		(_sig (_int N_7 -1 0 40(_arch(_uni))))
		(_sig (_int N_8 -1 0 41(_arch(_uni))))
		(_sig (_int N_9 -1 0 42(_arch(_uni))))
		(_sig (_int N_10 -1 0 43(_arch(_uni))))
		(_sig (_int N_11 -1 0 44(_arch(_uni))))
		(_sig (_int N_12 -1 0 45(_arch(_uni))))
		(_sig (_int N_13 -1 0 46(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__77(_arch 1 0 77(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__78(_arch 2 0 78(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__79(_arch 3 0 79(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(18)))))
			(line__80(_arch 4 0 80(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
V 000056 55 2246          1557321266237 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1557321266238 2019.05.08 16:14:26)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code b0b3b5e4b3e7eca6b3bef4efe0b5e6b7b4b6b2b7b3)
	(_ent
		(_time 1557321254841)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int A0 -1 0 15(_ent (_in))))
				(_port (_int A1 -1 0 16(_ent (_in))))
				(_port (_int Reset -1 0 17(_ent (_in))))
				(_port (_int C -1 0 18(_ent (_in))))
				(_port (_int x0 -1 0 19(_ent (_in))))
				(_port (_int Q0 -1 0 20(_ent (_out))))
				(_port (_int Q1 -1 0 21(_ent (_out))))
				(_port (_int Q2 -1 0 22(_ent (_out))))
				(_port (_int Q3 -1 0 23(_ent (_out))))
				(_port (_int Q4 -1 0 24(_ent (_out))))
				(_port (_int x1 -1 0 25(_ent (_in))))
				(_port (_int x2 -1 0 26(_ent (_in))))
				(_port (_int x3 -1 0 27(_ent (_in))))
				(_port (_int x4 -1 0 28(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 53(_comp SCHEM1)
		(_port
			((A0)(A0))
			((A1)(A1))
			((Reset)(Reset))
			((C)(C))
			((x0)(x0))
			((Q0)(Q0))
			((Q1)(Q1))
			((Q2)(Q2))
			((Q3)(Q3))
			((Q4)(Q4))
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
		)
		(_use (_ent . SCHEM1)
		)
	)
	(_object
		(_sig (_int A0 -1 0 32(_arch(_uni))))
		(_sig (_int A1 -1 0 33(_arch(_uni))))
		(_sig (_int Reset -1 0 34(_arch(_uni))))
		(_sig (_int C -1 0 35(_arch(_uni))))
		(_sig (_int x0 -1 0 36(_arch(_uni))))
		(_sig (_int x1 -1 0 37(_arch(_uni))))
		(_sig (_int x2 -1 0 38(_arch(_uni))))
		(_sig (_int x3 -1 0 39(_arch(_uni))))
		(_sig (_int x4 -1 0 40(_arch(_uni))))
		(_sig (_int Q0 -1 0 42(_arch(_uni))))
		(_sig (_int Q1 -1 0 43(_arch(_uni))))
		(_sig (_int Q2 -1 0 44(_arch(_uni))))
		(_sig (_int Q3 -1 0 45(_arch(_uni))))
		(_sig (_int Q4 -1 0 46(_arch(_uni))))
		(_prcs
			(Reseteverything(_arch 0 0 72(_prcs (_wait_for)(_trgt(2)))))
			(Sinchro(_arch 1 0 80(_prcs (_wait_for)(_trgt(3)))))
			(Postumiai(_arch 2 0 88(_prcs (_wait_for)(_trgt(0)(1)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 396 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 107 (schem1_tb))
	(_version vd0)
	(_time 1557321266241 2019.05.08 16:14:26)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code b0b3b2e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
