; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_convolution_mul_pow_sub_tanh_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 254, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = sdiv i32 %11, 4096, !dbg !14
  %13 = srem i32 %12, 3, !dbg !15
  %14 = sext i32 %11 to i64, !dbg !16
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !16
  %16 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %15, i1 true) #3, !dbg !17
  %17 = extractvalue { i32, i32 } %16, 0, !dbg !17
  %18 = extractvalue { i32, i32 } %16, 1, !dbg !17
  %19 = bitcast i32 %17 to float, !dbg !17
  %20 = bitcast i32 %18 to float, !dbg !17
  %21 = sext i32 %13 to i64, !dbg !18
  %22 = getelementptr float, ptr addrspace(1) %2, i64 %21, !dbg !18
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !19
  %24 = bitcast i32 %23 to float, !dbg !19
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !19
  %26 = bitcast i32 %25 to float, !dbg !19
  %27 = getelementptr float, ptr addrspace(1) %3, i64 %14, !dbg !20
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !21
  %29 = fadd float %19, %24, !dbg !22
  %30 = fadd float %20, %26, !dbg !22
  %31 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i = icmp eq i32 %31, 0, !dbg !23
  %32 = tail call float @llvm.nvvm.fabs.ftz.f(float %29) #3, !dbg !23
  %33 = tail call float @llvm.nvvm.fabs.f(float %29) #3, !dbg !23
  %.01.i = select i1 %.not.i, float %33, float %32, !dbg !23
  %34 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !23
  br i1 %34, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !23

__internal_fmad.exit1.i:                          ; preds = %5
  %35 = fmul float %.01.i, 0x4007154760000000, !dbg !23
  %36 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %35) #3, !dbg !23
  %37 = fadd float %36, 1.000000e+00, !dbg !23
  %38 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %37) #4, !dbg !23, !srcloc !24
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not6.i = icmp eq i32 %39, 0, !dbg !23
  %40 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float -2.000000e+00, float 1.000000e+00) #3, !dbg !23
  %41 = tail call float @llvm.nvvm.fma.rn.f(float %38, float -2.000000e+00, float 1.000000e+00) #3, !dbg !23
  %.03.i = select i1 %.not6.i, float %41, float %40, !dbg !23
  %42 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !23
  %s.0.i = select i1 %42, float 1.000000e+00, float %.03.i, !dbg !23
  %43 = bitcast float %s.0.i to i32, !dbg !23
  %44 = bitcast float %29 to i32, !dbg !23
  %45 = and i32 %44, -2147483648, !dbg !23
  %46 = or i32 %45, %43, !dbg !23
  %47 = bitcast i32 %46 to float, !dbg !23
  br label %__nv_tanhf.exit, !dbg !23

__internal_fmad.exit3.i:                          ; preds = %5
  %48 = fmul float %29, %29, !dbg !23
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not1.i = icmp eq i32 %49, 0, !dbg !23
  %50 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %48, float 0xBFAAC795C0000000) #3, !dbg !23
  %51 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %48, float 0xBFAAC795C0000000) #3, !dbg !23
  %.06.i = select i1 %.not1.i, float %51, float %50, !dbg !23
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not2.i = icmp eq i32 %52, 0, !dbg !23
  %53 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %48, float 0x3FC10B2820000000) #3, !dbg !23
  %54 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %48, float 0x3FC10B2820000000) #3, !dbg !23
  %.05.i = select i1 %.not2.i, float %54, float %53, !dbg !23
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not3.i = icmp eq i32 %55, 0, !dbg !23
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %48, float 0xBFD5553DA0000000) #3, !dbg !23
  %57 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %48, float 0xBFD5553DA0000000) #3, !dbg !23
  %.0.i = select i1 %.not3.i, float %57, float %56, !dbg !23
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not4.i = icmp eq i32 %58, 0, !dbg !23
  %59 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %48, float 0.000000e+00) #3, !dbg !23
  %60 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %48, float 0.000000e+00) #3, !dbg !23
  %.04.i = select i1 %.not4.i, float %60, float %59, !dbg !23
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not5.i = icmp eq i32 %61, 0, !dbg !23
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %29, float %29) #3, !dbg !23
  %63 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %29, float %29) #3, !dbg !23
  %.02.i = select i1 %.not5.i, float %63, float %62, !dbg !23
  br label %__nv_tanhf.exit, !dbg !23

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %47, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !23
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i1 = icmp eq i32 %64, 0, !dbg !23
  %65 = tail call float @llvm.nvvm.fabs.ftz.f(float %30) #3, !dbg !23
  %66 = tail call float @llvm.nvvm.fabs.f(float %30) #3, !dbg !23
  %.01.i2 = select i1 %.not.i1, float %66, float %65, !dbg !23
  %67 = fcmp ult float %.01.i2, 0x3FE3333340000000, !dbg !23
  br i1 %67, label %__internal_fmad.exit3.i8, label %__internal_fmad.exit1.i3, !dbg !23

__internal_fmad.exit1.i3:                         ; preds = %__nv_tanhf.exit
  %68 = fmul float %.01.i2, 0x4007154760000000, !dbg !23
  %69 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %68) #3, !dbg !23
  %70 = fadd float %69, 1.000000e+00, !dbg !23
  %71 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %70) #4, !dbg !23, !srcloc !24
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not6.i4 = icmp eq i32 %72, 0, !dbg !23
  %73 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %71, float -2.000000e+00, float 1.000000e+00) #3, !dbg !23
  %74 = tail call float @llvm.nvvm.fma.rn.f(float %71, float -2.000000e+00, float 1.000000e+00) #3, !dbg !23
  %.03.i5 = select i1 %.not6.i4, float %74, float %73, !dbg !23
  %75 = fcmp oge float %.01.i2, 0x4022059680000000, !dbg !23
  %s.0.i6 = select i1 %75, float 1.000000e+00, float %.03.i5, !dbg !23
  %76 = bitcast float %s.0.i6 to i32, !dbg !23
  %77 = bitcast float %30 to i32, !dbg !23
  %78 = and i32 %77, -2147483648, !dbg !23
  %79 = or i32 %78, %76, !dbg !23
  %80 = bitcast i32 %79 to float, !dbg !23
  br label %__nv_tanhf.exit19, !dbg !23

__internal_fmad.exit3.i8:                         ; preds = %__nv_tanhf.exit
  %81 = fmul float %30, %30, !dbg !23
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not1.i9 = icmp eq i32 %82, 0, !dbg !23
  %83 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %81, float 0xBFAAC795C0000000) #3, !dbg !23
  %84 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %81, float 0xBFAAC795C0000000) #3, !dbg !23
  %.06.i10 = select i1 %.not1.i9, float %84, float %83, !dbg !23
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not2.i11 = icmp eq i32 %85, 0, !dbg !23
  %86 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i10, float %81, float 0x3FC10B2820000000) #3, !dbg !23
  %87 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i10, float %81, float 0x3FC10B2820000000) #3, !dbg !23
  %.05.i12 = select i1 %.not2.i11, float %87, float %86, !dbg !23
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not3.i13 = icmp eq i32 %88, 0, !dbg !23
  %89 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i12, float %81, float 0xBFD5553DA0000000) #3, !dbg !23
  %90 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i12, float %81, float 0xBFD5553DA0000000) #3, !dbg !23
  %.0.i14 = select i1 %.not3.i13, float %90, float %89, !dbg !23
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not4.i15 = icmp eq i32 %91, 0, !dbg !23
  %92 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i14, float %81, float 0.000000e+00) #3, !dbg !23
  %93 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i14, float %81, float 0.000000e+00) #3, !dbg !23
  %.04.i16 = select i1 %.not4.i15, float %93, float %92, !dbg !23
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not5.i17 = icmp eq i32 %94, 0, !dbg !23
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i16, float %30, float %30) #3, !dbg !23
  %96 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i16, float %30, float %30) #3, !dbg !23
  %.02.i18 = select i1 %.not5.i17, float %96, float %95, !dbg !23
  br label %__nv_tanhf.exit19, !dbg !23

__nv_tanhf.exit19:                                ; preds = %__internal_fmad.exit1.i3, %__internal_fmad.exit3.i8
  %s.1.i7 = phi float [ %80, %__internal_fmad.exit1.i3 ], [ %.02.i18, %__internal_fmad.exit3.i8 ], !dbg !23
  %97 = extractvalue { i32, i32 } %28, 1, !dbg !21
  %98 = bitcast i32 %97 to float, !dbg !21
  %99 = extractvalue { i32, i32 } %28, 0, !dbg !21
  %100 = bitcast i32 %99 to float, !dbg !21
  %101 = fmul float %100, %100, !dbg !25
  %102 = fmul float %98, %98, !dbg !25
  %103 = fsub float %101, %100, !dbg !26
  %104 = fsub float %102, %98, !dbg !26
  %105 = fmul float %103, %s.1.i, !dbg !27
  %106 = fmul float %104, %s.1.i7, !dbg !27
  %107 = fadd float %105, %100, !dbg !28
  %108 = fadd float %106, %98, !dbg !28
  %109 = fmul float %107, %107, !dbg !29
  %110 = fmul float %108, %108, !dbg !29
  %111 = fsub float %109, %107, !dbg !30
  %112 = fsub float %110, %108, !dbg !30
  %113 = fmul float %s.1.i, %111, !dbg !31
  %114 = fmul float %s.1.i7, %112, !dbg !31
  %115 = fadd float %107, %113, !dbg !32
  %116 = fadd float %108, %114, !dbg !32
  %117 = fmul float %115, %115, !dbg !33
  %118 = fmul float %116, %116, !dbg !33
  %119 = fsub float %117, %115, !dbg !34
  %120 = fsub float %118, %116, !dbg !34
  %121 = fmul float %s.1.i, %119, !dbg !35
  %122 = fmul float %s.1.i7, %120, !dbg !35
  %123 = fadd float %115, %121, !dbg !36
  %124 = fadd float %116, %122, !dbg !36
  %125 = fmul float %123, %123, !dbg !37
  %126 = fmul float %124, %124, !dbg !37
  %127 = fsub float %125, %123, !dbg !38
  %128 = fsub float %126, %124, !dbg !38
  %129 = fmul float %s.1.i, %127, !dbg !39
  %130 = fmul float %s.1.i7, %128, !dbg !39
  %131 = fadd float %123, %129, !dbg !40
  %132 = fadd float %124, %130, !dbg !40
  %133 = fmul float %131, %131, !dbg !41
  %134 = fmul float %132, %132, !dbg !41
  %135 = fsub float %133, %131, !dbg !42
  %136 = fsub float %134, %132, !dbg !42
  %137 = fmul float %s.1.i, %135, !dbg !43
  %138 = fmul float %s.1.i7, %136, !dbg !43
  %139 = fadd float %131, %137, !dbg !44
  %140 = fadd float %132, %138, !dbg !44
  %141 = fmul float %139, %139, !dbg !45
  %142 = fmul float %140, %140, !dbg !45
  %143 = fsub float %141, %139, !dbg !46
  %144 = fsub float %142, %140, !dbg !46
  %145 = fmul float %s.1.i, %143, !dbg !47
  %146 = fmul float %s.1.i7, %144, !dbg !47
  %147 = fadd float %139, %145, !dbg !48
  %148 = fadd float %140, %146, !dbg !48
  %149 = fmul float %147, %147, !dbg !49
  %150 = fmul float %148, %148, !dbg !49
  %151 = fsub float %149, %147, !dbg !50
  %152 = fsub float %150, %148, !dbg !50
  %153 = fmul float %s.1.i, %151, !dbg !51
  %154 = fmul float %s.1.i7, %152, !dbg !51
  %155 = fadd float %147, %153, !dbg !52
  %156 = fadd float %148, %154, !dbg !52
  %157 = fmul float %155, %155, !dbg !53
  %158 = fmul float %156, %156, !dbg !53
  %159 = fsub float %157, %155, !dbg !54
  %160 = fsub float %158, %156, !dbg !54
  %161 = fmul float %s.1.i, %159, !dbg !55
  %162 = fmul float %s.1.i7, %160, !dbg !55
  %163 = fadd float %155, %161, !dbg !56
  %164 = fadd float %156, %162, !dbg !56
  %165 = bitcast float %s.1.i to i32, !dbg !57
  %166 = bitcast float %s.1.i7 to i32, !dbg !57
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %165, i32 %166, ptr addrspace(1) %15, i1 true) #3, !dbg !57
  %167 = getelementptr float, ptr addrspace(1) %1, i64 %14, !dbg !58
  %168 = bitcast float %163 to i32, !dbg !59
  %169 = bitcast float %164 to i32, !dbg !59
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %168, i32 %169, ptr addrspace(1) %167, i1 true) #3, !dbg !59
  ret void, !dbg !60
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cuqmst4repmt6wuko3bzlbyyeqyzub6xz5nzhnucbwymg3e3wds5.py", directory: "inductor_cache/uq")
!4 = !{ptr @triton_poi_fused_add_convolution_mul_pow_sub_tanh_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_mul_pow_sub_tanh_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_mul_pow_sub_tanh_6", linkageName: "triton_poi_fused_add_convolution_mul_pow_sub_tanh_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 29, scope: !7)
!16 = !DILocation(line: 26, column: 34, scope: !7)
!17 = !DILocation(line: 26, column: 39, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 30, scope: !7)
!21 = !DILocation(line: 28, column: 35, scope: !7)
!22 = !DILocation(line: 29, column: 18, scope: !7)
!23 = !DILocation(line: 30, column: 26, scope: !7)
!24 = !{i32 21046}
!25 = !DILocation(line: 31, column: 18, scope: !7)
!26 = !DILocation(line: 32, column: 18, scope: !7)
!27 = !DILocation(line: 33, column: 18, scope: !7)
!28 = !DILocation(line: 34, column: 18, scope: !7)
!29 = !DILocation(line: 35, column: 18, scope: !7)
!30 = !DILocation(line: 36, column: 19, scope: !7)
!31 = !DILocation(line: 37, column: 19, scope: !7)
!32 = !DILocation(line: 38, column: 19, scope: !7)
!33 = !DILocation(line: 39, column: 20, scope: !7)
!34 = !DILocation(line: 40, column: 20, scope: !7)
!35 = !DILocation(line: 41, column: 19, scope: !7)
!36 = !DILocation(line: 42, column: 20, scope: !7)
!37 = !DILocation(line: 43, column: 20, scope: !7)
!38 = !DILocation(line: 44, column: 20, scope: !7)
!39 = !DILocation(line: 45, column: 19, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 48, column: 20, scope: !7)
!43 = !DILocation(line: 49, column: 19, scope: !7)
!44 = !DILocation(line: 50, column: 20, scope: !7)
!45 = !DILocation(line: 51, column: 20, scope: !7)
!46 = !DILocation(line: 52, column: 20, scope: !7)
!47 = !DILocation(line: 53, column: 19, scope: !7)
!48 = !DILocation(line: 54, column: 20, scope: !7)
!49 = !DILocation(line: 55, column: 20, scope: !7)
!50 = !DILocation(line: 56, column: 20, scope: !7)
!51 = !DILocation(line: 57, column: 19, scope: !7)
!52 = !DILocation(line: 58, column: 20, scope: !7)
!53 = !DILocation(line: 59, column: 20, scope: !7)
!54 = !DILocation(line: 60, column: 20, scope: !7)
!55 = !DILocation(line: 61, column: 19, scope: !7)
!56 = !DILocation(line: 62, column: 20, scope: !7)
!57 = !DILocation(line: 63, column: 39, scope: !7)
!58 = !DILocation(line: 64, column: 28, scope: !7)
!59 = !DILocation(line: 64, column: 40, scope: !7)
!60 = !DILocation(line: 64, column: 4, scope: !7)
