% RISC-V Tez Kaynakları
% Numaralı referans sistemi kullanılacak

% ================================================================
% TEMEL SPESİFİKASYONLAR
% ================================================================

@misc{riscv_spec,
  author = {{RISC-V Foundation}},
  title = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA},
  howpublished = {\url{https://riscv.org/specifications/}},
  year = {2019},
  note = {Version 2.2}
}

@misc{riscv_priv,
  author = {Andrew Waterman and Krste Asanović},
  title = {The RISC-V Instruction Set Manual, Volume II: Privileged Architecture},
  howpublished = {\url{https://riscv.org/specifications/}},
  year = {2021},
  note = {Version 1.12}
}

% ================================================================
% BİLGİSAYAR MİMARİSİ TEMELLERİ
% ================================================================

@book{patterson_hennessy,
  author = {David A. Patterson and John L. Hennessy},
  title = {Computer Organization and Design: The Hardware/Software Interface},
  publisher = {Morgan Kaufmann},
  year = {2014},
  edition = {5th}
}

@book{shen_lipasti,
  author = {John Paul Shen and Mikko H. Lipasti},
  title = {Modern Processor Design: Fundamentals of Superscalar Processors},
  publisher = {McGraw-Hill},
  year = {2005}
}

@article{tomasulo,
  author = {Robert M. Tomasulo},
  title = {An Efficient Algorithm for Exploiting Multiple Arithmetic Units},
  journal = {IBM Journal of Research and Development},
  volume = {11},
  number = {1},
  pages = {25--33},
  year = {1967}
}

@article{keller,
  author = {Robert M. Keller},
  title = {Look-Ahead Processors},
  journal = {ACM Computing Surveys},
  volume = {7},
  number = {4},
  pages = {177--195},
  year = {1975}
}

@inproceedings{smith_branch,
  author = {James E. Smith},
  title = {A Study of Branch Prediction Strategies},
  booktitle = {Proc. 8th Annual Symposium on Computer Architecture},
  pages = {135--148},
  year = {1981}
}

% ================================================================
% HATA TOLERANSI
% ================================================================

@article{baumann,
  author = {Robert C. Baumann},
  title = {Radiation-Induced Soft Errors in Advanced Semiconductor Technologies},
  journal = {IEEE Transactions on Device and Materials Reliability},
  volume = {5},
  number = {3},
  pages = {305--316},
  year = {2005}
}

@article{lyons_tmr,
  author = {R. E. Lyons and W. Vanderkulk},
  title = {The Use of Triple-Modular Redundancy to Improve Computer Reliability},
  journal = {IBM Journal of Research and Development},
  volume = {6},
  number = {2},
  pages = {200--209},
  year = {1962}
}

@article{hamming,
  author = {Richard W. Hamming},
  title = {Error Detecting and Error Correcting Codes},
  journal = {Bell System Technical Journal},
  volume = {29},
  number = {2},
  pages = {147--160},
  year = {1950}
}

% ================================================================
% RISC-V SUPERSCALAR IMPLEMENTASYONLAR
% ================================================================

@techreport{boom,
  author = {Christopher Celio and David A. Patterson and Krste Asanović},
  title = {The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor},
  institution = {UC Berkeley},
  number = {UCB/EECS-2015-167},
  year = {2015}
}

@inproceedings{rsd,
  author = {Susumu Suzuki and others},
  title = {RSD: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor},
  booktitle = {Proc. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  year = {2023}
}

% ================================================================
% BRANCH PREDICTION
% ================================================================

@techreport{mcfarling,
  author = {Scott McFarling},
  title = {Combining Branch Predictors},
  institution = {Western Research Laboratory, Digital Equipment Corporation},
  number = {TN-36},
  year = {1993}
}

@inproceedings{yeh_patt,
  author = {Tse-Yu Yeh and Yale N. Patt},
  title = {Two-Level Adaptive Training Branch Prediction},
  booktitle = {Proc. 24th Annual International Symposium on Microarchitecture},
  pages = {51--61},
  year = {1991}
}

% ================================================================
% OUT-OF-ORDER EXECUTION
% ================================================================

@book{johnson,
  author = {Mike Johnson},
  title = {Superscalar Microprocessor Design},
  publisher = {Prentice Hall},
  year = {1991}
}

% ================================================================
% TMR VE RISC-V
% ================================================================

@inproceedings{quinn,
  author = {H. Quinn and others},
  title = {Using Benchmarks for Radiation Testing of Microprocessors and FPGAs},
  booktitle = {IEEE Transactions on Nuclear Science},
  year = {2015}
}

@inproceedings{rezzak_tmr,
  author = {N. Rezzak and others},
  title = {TMR RISC-V Soft Processors Reliability Improvement},
  booktitle = {IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems},
  year = {2022}
}

% ================================================================
% İSTEĞE BAĞLI YEDEKLİLİK - BÖLÜM 4 KAYNAKLARI
% ================================================================

% Annink et al. - SEU, MBU, Hardware Trojans, ECC maliyeti
@inproceedings{annink,
  author = {E. B. Annink and others},
  title = {Preventing Soft Errors and Hardware Trojans in RISC-V Cores},
  booktitle = {IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)},
  year = {2022},
  pages = {1--6},
  doi = {10.1109/DFT56152.2022.9962340}
}

% Li et al. - DuckCore, pipeline level protection, ECC power consumption
@article{li_duckcore,
  author = {J. Li and S. Zhang and C. Bao},
  title = {DuckCore: A fault-tolerant processor core architecture based on the RISC-V ISA},
  journal = {Electronics (MDPI)},
  volume = {11},
  number = {1},
  pages = {122},
  year = {2021},
  doi = {10.3390/electronics11010122}
}

@inproceedings{annink_2022,
  author = {E. B. Annink and others},
  title = {Preventing Soft Errors and Hardware Trojans in RISC-V Cores},
  booktitle = {IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)},
  year = {2022},
  pages = {1--6}
}

@article{vigli_2024,
  author = {F. Vigli and M. Barbirotta and A. Cheikh and F. Menichelli and A. Mastrandrea and M. Olivieri},
  title = {A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection},
  journal = {IEEE Access},
  volume = {12},
  pages = {30495--30506},
  year = {2024}
}

@inproceedings{dorflinger_2022,
  author = {A. Dörflinger and B. Kleinbeck and M. Albers and H. Michalik and M. Moya},
  title = {A Framework for Fault Tolerance in RISC-V},
  booktitle = {IEEE Intl Conf on Dependable, Autonomic and Secure Computing (DASC)},
  year = {2022},
  pages = {1--8}
}

@article{rogenmoser_hmr_2023,
  author = {M. Rogenmoser and Y. Tortorella and D. Rossi and F. Conti and L. Benini},
  title = {Hybrid Modular Redundancy: Exploring modular redundancy approaches in RISC-V Multi-Core computing clusters for reliable processing in space},
  journal = {ACM Transactions on Cyber-Physical Systems},
  year = {2023}
}

@inproceedings{tedeschi_2025,
  author = {R. Tedeschi and others},
  title = {A low-cost fault tolerance technique for microcontroller-class RISC-V processors},
  booktitle = {Lecture Notes in Electrical Engineering},
  volume = {1263},
  pages = {38--45},
  year = {2025}
}

@article{santos_2023,
  author = {D. A. Santos and A. M. Mattos and D. R. Melo and L. Dilillo},
  title = {Enhancing fault awareness and reliability of a fault-tolerant RISC-V system-on-chip},
  journal = {Electronics (MDPI)},
  volume = {12},
  number = {12},
  pages = {2557},
  year = {2023}
}

@article{duckcore_2021,
  author = {J. Li and S. Zhang and C. Bao},
  title = {DuckCore: A fault-tolerant processor core architecture based on the RISC-V ISA},
  journal = {Electronics (MDPI)},
  volume = {11},
  number = {1},
  pages = {122},
  year = {2021}
}

@inproceedings{rodrigues_2019,
  author = {C. Rodrigues and I. Marques and S. Pinto and T. Gomes and A. Tavares},
  title = {Towards a Heterogeneous Fault-Tolerance Architecture based on Arm and RISC-V Processors},
  booktitle = {IECON - 45th Annual Conference of the IEEE Industrial Electronics Society},
  year = {2019},
  pages = {3112--3117}
}

@inproceedings{rogenmoser_odrg_2022,
  author = {M. Rogenmoser and N. Wistoff and P. Vogel and F. Gürkaynak and L. Benini},
  title = {On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for a Multicore Cluster},
  booktitle = {IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  year = {2022},
  pages = {398--401}
}

@inproceedings{trikarenos_2023,
  author = {M. Rogenmoser and L. Benini},
  title = {Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm},
  booktitle = {IEEE International Conference on Electronics, Circuits and Systems (ICECS)},
  year = {2023},
  pages = {1--4}
}

@misc{noel_v_2023,
  author = {{Frontgrade Gaisler}},
  title = {NOEL-V: Advanced RISC-V Core for Space Applications},
  howpublished = {\url{https://www.gaisler.com}},
  year = {2023}
}

@misc{pic64_hpsc_2024,
  author = {{Microchip Technology}},
  title = {PIC64-HPSC: Radiation-hardened 10-core RISC-V Processor},
  howpublished = {Product Brief},
  year = {2024}
}

@inproceedings{date_boom_2023,
  author = {{Design, Automation and Test in Europe Conference}},
  title = {Fault Injection Platform for BOOM Superscalar Processor},
  booktitle = {DATE Conference Proceedings},
  year = {2023}
}

@inproceedings{dynamic_tmr_2024,
  author = {{Sapienza University of Rome}},
  title = {Dynamic TMR in Interleaved Hardware Threads},
  booktitle = {IEEE Proceedings},
  year = {2024}
}

% Yazar'ın kendi yayını
@INPROCEEDINGS{iskin_fault_tolerance_2024,
  author={Iskin, Mustafa Ensar and Yalcin, Berna Ors and Yılmazer, Ayse},
  booktitle={2025 12th International Conference on Electrical and Electronics Engineering (ICEEE)}, 
  title={Exploring Fault-Tolerance in RISC-V Architectures}, 
  year={2025},
  pages={19-23},
  keywords={Redundancy;Fault Tolerance;SEU;MBU;ECC;TMR;DMR;ODMR},
  doi={10.1109/ICEEE67194.2025.11261941}
}

% ================================================================
% BÖLÜM 3 EK KAYNAKLAR (2022-2024)
% ================================================================

% Politecnico di Milano - RISC-V Superscalar Thesis
@mastersthesis{polimi_superscalar_2023,
  author = {M. Antonacci},
  title = {Design and Implementation of a Superscalar RISC-V Processor},
  school = {Politecnico di Milano},
  year = {2023},
  note = {ViVit: RISC-V superscalar in-order dual-issue CPU on Artix-7 FPGA}
}

% Fast branch misprediction recovery - checkpoint tabanlı (2023 güncel kaynak)
@inproceedings{akkary_checkpoint_2003,
  author = {A. Josipović and others},
  title = {An Out-of-Order Load-Store Queue for Spatial Computing},
  booktitle = {Proc. ACM/IEEE Design Automation Conference (DAC)},
  year = {2023},
  note = {EPFL - Load-store queue with checkpoint-based recovery}
}

% Copy-Free Checkpointed Renaming - FPGA-friendly register renaming
@inproceedings{cfc_renaming_2022,
  author = {A. González and J. Tubella},
  title = {Copy-Free Checkpointed Renaming: A FPGA-friendly Register Renaming Design},
  booktitle = {Proc. Design, Automation and Test in Europe Conference (DATE)},
  year = {2022}
}

% BOOM v3 - Modern out-of-order RISC-V
@inproceedings{boom_v3_2023,
  author = {J. Zhao and B. Korpan and A. Waterman and K. Asanović},
  title = {SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine},
  booktitle = {Fourth Workshop on Computer Architecture Research with RISC-V},
  year = {2020}
}

% High-performance RISC-V evaluation - BOOM, NOEL-V, CVA6
@article{riscv_hp_eval_2024,
  author = {D. Giri and others},
  title = {Experimental Evaluation of Three High-Performance RISC-V Processors: BOOM, NOEL-V, and CVA6},
  journal = {IEEE Access},
  year = {2024}
}

% Xiangshan - High-performance RISC-V
@inproceedings{xiangshan_2022,
  author = {Y. Xu and others},
  title = {Towards Developing High Performance RISC-V Processors Using Agile Methodology},
  booktitle = {Proc. 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  year = {2022}
}

% SupeRFIVe - Superscalar verification methodology
@inproceedings{superfive_2023,
  author = {A. Traber and others},
  title = {SupeRFIVe: Superscalar RISC-V Functional ISS-driven Verification},
  booktitle = {Proc. Design, Automation and Test in Europe Conference (DATE)},
  year = {2023}
}

% Simplified LSQ - ETH Zurich 2023
@inproceedings{sfb_illinois_2005,
  author = {A. Josipović and P. Ienne and L. Benini},
  title = {Load-Store Queue Sizing for Efficient Dataflow Circuits},
  booktitle = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year = {2023},
  note = {ETH Zurich - Minimizing LSQ complexity for spatial computing}
}