;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, -2
	SLT -12, @10
	SUB 12, -2
	MOV -1, @-720
	SUB @0, @2
	SUB @121, 106
	SUB @-111, 106
	SLT -12, @10
	SUB @121, 106
	SPL 0, <12
	SUB @121, 106
	SUB 12, @10
	SUB @-127, 100
	ADD 12, @10
	SPL 7, @20
	SUB @0, @2
	SUB @27, 6
	SUB @121, 106
	SUB #72, @200
	SUB @121, 106
	SUB #72, @200
	DJN -1, @-20
	MOV -1, <-20
	SPL 21
	ADD #270, 0
	SLT 721, 10
	SPL 0, <12
	SUB @0, @2
	JMP 270, 60
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DAT <300, <690
	SUB 12, -2
	SPL 0, -2
	SUB #72, @202
	SPL 0, <708
	SPL 0, <708
	CMP #1, <-1
	CMP #1, <-1
	SPL 0, <708
	SPL 0, <708
	SUB @24, 6
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 3, 20
	SUB 12, @10
	SUB 12, @15
	SPL 0, 91
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	ADD #270, <0
	SUB 20, @12
	DJN -1, @-20
	ADD 290, 60
	ADD 210, 30
	SUB 0, -100
	MOV -9, <-20
	SUB -207, <-120
	MOV -7, <-20
	SUB 149, 0
	ADD @-127, 100
	ADD @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB -207, <-120
	ADD 210, 30
	SUB 0, 0
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SUB @127, 106
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	ADD 270, 60
	SUB <0, @2
	ADD 270, 60
	SUB 0, -100
	SPL 0, 91
	SUB @0, @2
	MOV -1, <-20
	SUB -207, <-120
	MOV -9, <-20
	MOV -1, <-20
	CMP -207, <-120
