

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Sun Sep 18 14:03:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16273|    16273|  54.238 us|  54.238 us|  16273|  16273|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2   |    16272|    16272|       678|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      138|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      313|     -|
|Register             |        -|      -|      346|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      378|      484|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1073_fu_379_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1074_fu_395_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_286_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_70_fu_262_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_274_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_334                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_339                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_992_fu_280_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_993_fu_292_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_994_fu_401_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_268_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln11169_fu_420_p2               |        or|   0|  0|   6|           6|           1|
    |select_ln890_38_fu_306_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_298_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 138|          68|          49|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         12|    1|         12|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_255_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_233_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_244_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_222_p4         |   9|          2|    8|         16|
    |c5_V_reg_251                                    |   9|          2|    5|         10|
    |c7_V_reg_229                                    |   9|          2|    4|          8|
    |c8_V_reg_240                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din    |  14|          3|  128|        384|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_207                         |   9|          2|    5|         10|
    |indvar_flatten_reg_218                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 313|         65|  261|        776|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_1073_reg_506                |    5|   0|    5|          0|
    |add_ln691_1074_reg_521                |    5|   0|    5|          0|
    |add_ln890_70_reg_457                  |    5|   0|    5|          0|
    |add_ln890_reg_466                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   11|   0|   11|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |c5_V_reg_251                          |    5|   0|    5|          0|
    |c7_V_reg_229                          |    4|   0|    4|          0|
    |c8_V_reg_240                          |    5|   0|    5|          0|
    |icmp_ln890_992_reg_471                |    1|   0|    1|          0|
    |icmp_ln890_992_reg_471_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_994_reg_526                |    1|   0|    1|          0|
    |indvar_flatten8_reg_207               |    5|   0|    5|          0|
    |indvar_flatten_reg_218                |    8|   0|    8|          0|
    |local_D_V_addr_reg_490                |    5|   0|    5|          0|
    |local_D_V_addr_reg_490_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_540              |  128|   0|  128|          0|
    |p_Result_2_reg_496                    |   32|   0|   32|          0|
    |p_Result_3_reg_501                    |   32|   0|   32|          0|
    |select_ln890_38_reg_480               |    4|   0|    4|          0|
    |select_ln890_reg_475                  |    5|   0|    5|          0|
    |trunc_ln890_reg_485                   |    2|   0|    2|          0|
    |v2_V_1855_reg_516                     |   32|   0|   32|          0|
    |v2_V_reg_511                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  346|   0|  346|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

