INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'HALT' is redefined [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_defines.v:62]
INFO: [VRFC 10-311] analyzing module execute
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'use_ixiy' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:67]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_halt' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:68]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_cb' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:69]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'table_ed' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:70]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'in_alu' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:71]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v:72]
INFO: [VRFC 10-311] analyzing module condition_check
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pla_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/exec_matrix.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/exec_zero.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/exec_module.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/exec_matrix_compiled.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_integrated.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_top_with_mem
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RESET_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:25]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'MREQ_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:27]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RD_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:28]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'WR_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:29]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'M1_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'IOREQ_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RFSH_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'HALT_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:37]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'BUSACK_b' is not allowed [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top_with_mem.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z80_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/test_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/tb_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/tb_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clk
WARNING: [VRFC 10-2938] 'setM1' is already implicitly declared on line 31 [/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/tb_clk.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sim_1/new/tb_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RegisterFile
