-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    conv1_input_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    layer16_out_TDATA : OUT STD_LOGIC_VECTOR (159 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    conv1_input_TVALID : IN STD_LOGIC;
    conv1_input_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer16_out_TVALID : OUT STD_LOGIC;
    layer16_out_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.811300,HLS_SYN_LAT=9809,HLS_SYN_TPT=9801,HLS_SYN_MEM=270,HLS_SYN_DSP=0,HLS_SYN_FF=352302,HLS_SYN_LUT=111608,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din : STD_LOGIC_VECTOR (47 downto 0);
    signal zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read : STD_LOGIC;
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_done : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_out : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read : STD_LOGIC;
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_done : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_out : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read : STD_LOGIC;
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din : STD_LOGIC_VECTOR (159 downto 0);
    signal dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA : STD_LOGIC_VECTOR (159 downto 0);
    signal softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID : STD_LOGIC;
    signal layer17_out_full_n : STD_LOGIC;
    signal layer17_out_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal layer17_out_num_data_valid : STD_LOGIC_VECTOR (11 downto 0);
    signal layer17_out_fifo_cap : STD_LOGIC_VECTOR (11 downto 0);
    signal layer17_out_empty_n : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer18_out_full_n : STD_LOGIC;
    signal layer18_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer18_out_num_data_valid : STD_LOGIC_VECTOR (9 downto 0);
    signal layer18_out_fifo_cap : STD_LOGIC_VECTOR (9 downto 0);
    signal layer18_out_empty_n : STD_LOGIC;
    signal layer6_out_full_n : STD_LOGIC;
    signal layer6_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer6_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer6_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer6_out_empty_n : STD_LOGIC;
    signal layer9_out_full_n : STD_LOGIC;
    signal layer9_out_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal layer9_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer9_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer9_out_empty_n : STD_LOGIC;
    signal layer19_out_full_n : STD_LOGIC;
    signal layer19_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer19_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer19_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer19_out_empty_n : STD_LOGIC;
    signal layer13_out_full_n : STD_LOGIC;
    signal layer13_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer13_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer13_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer13_out_empty_n : STD_LOGIC;
    signal layer14_out_full_n : STD_LOGIC;
    signal layer14_out_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal layer14_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer14_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer14_out_empty_n : STD_LOGIC;
    signal layer15_out_full_n : STD_LOGIC;
    signal layer15_out_dout : STD_LOGIC_VECTOR (159 downto 0);
    signal layer15_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n : STD_LOGIC;
    signal start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n : STD_LOGIC;
    signal start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n : STD_LOGIC;
    signal start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n : STD_LOGIC;
    signal start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n : STD_LOGIC;

    component myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        conv1_input_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        conv1_input_TVALID : IN STD_LOGIC;
        conv1_input_TREADY : OUT STD_LOGIC;
        layer17_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_full_n : IN STD_LOGIC;
        layer17_out_write : OUT STD_LOGIC );
    end component;


    component myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer17_out_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        layer17_out_empty_n : IN STD_LOGIC;
        layer17_out_read : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer2_out_empty_n : IN STD_LOGIC;
        layer2_out_read : OUT STD_LOGIC;
        layer5_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer5_out_full_n : IN STD_LOGIC;
        layer5_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer5_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer5_out_empty_n : IN STD_LOGIC;
        layer5_out_read : OUT STD_LOGIC;
        layer18_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer18_out_full_n : IN STD_LOGIC;
        layer18_out_write : OUT STD_LOGIC );
    end component;


    component myproject_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer18_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        layer18_out_empty_n : IN STD_LOGIC;
        layer18_out_read : OUT STD_LOGIC;
        layer6_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_full_n : IN STD_LOGIC;
        layer6_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer6_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer6_out_empty_n : IN STD_LOGIC;
        layer6_out_read : OUT STD_LOGIC;
        layer9_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer9_out_full_n : IN STD_LOGIC;
        layer9_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer9_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer9_out_empty_n : IN STD_LOGIC;
        layer9_out_read : OUT STD_LOGIC;
        layer19_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_full_n : IN STD_LOGIC;
        layer19_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer19_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_empty_n : IN STD_LOGIC;
        layer19_out_read : OUT STD_LOGIC;
        layer13_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer13_out_full_n : IN STD_LOGIC;
        layer13_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer13_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer13_out_empty_n : IN STD_LOGIC;
        layer13_out_read : OUT STD_LOGIC;
        layer14_out_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        layer14_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer14_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer14_out_full_n : IN STD_LOGIC;
        layer14_out_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer14_out_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        layer14_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer14_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer14_out_empty_n : IN STD_LOGIC;
        layer14_out_read : OUT STD_LOGIC;
        layer15_out_din : OUT STD_LOGIC_VECTOR (159 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_full_n : IN STD_LOGIC;
        layer15_out_write : OUT STD_LOGIC );
    end component;


    component myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer15_out_dout : IN STD_LOGIC_VECTOR (159 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_empty_n : IN STD_LOGIC;
        layer15_out_read : OUT STD_LOGIC;
        layer16_out_TDATA : OUT STD_LOGIC_VECTOR (159 downto 0);
        layer16_out_TVALID : OUT STD_LOGIC;
        layer16_out_TREADY : IN STD_LOGIC );
    end component;


    component myproject_fifo_w48_d1089_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w512_d256_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w512_d324_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w1024_d256_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w1024_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w160_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (159 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (159 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0 : component myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write,
        conv1_input_TDATA => conv1_input_TDATA,
        conv1_input_TVALID => conv1_input_TVALID,
        conv1_input_TREADY => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY,
        layer17_out_din => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din,
        layer17_out_num_data_valid => layer17_out_num_data_valid,
        layer17_out_fifo_cap => layer17_out_fifo_cap,
        layer17_out_full_n => layer17_out_full_n,
        layer17_out_write => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write);

    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0 : component myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write,
        layer17_out_dout => layer17_out_dout,
        layer17_out_num_data_valid => layer17_out_num_data_valid,
        layer17_out_fifo_cap => layer17_out_fifo_cap,
        layer17_out_empty_n => layer17_out_empty_n,
        layer17_out_read => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read,
        layer2_out_din => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write);

    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0 : component myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n,
        ap_done => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_done,
        ap_continue => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready,
        layer2_out_dout => layer2_out_dout,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_empty_n => layer2_out_empty_n,
        layer2_out_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read,
        layer5_out_din => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_full_n => layer5_out_full_n,
        layer5_out_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write,
        start_out => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_out,
        start_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write);

    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0 : component myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start,
        start_full_n => start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n,
        ap_done => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_done,
        ap_continue => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready,
        start_out => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_out,
        start_write => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write,
        layer5_out_dout => layer5_out_dout,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_empty_n => layer5_out_empty_n,
        layer5_out_read => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read,
        layer18_out_din => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din,
        layer18_out_num_data_valid => layer18_out_num_data_valid,
        layer18_out_fifo_cap => layer18_out_fifo_cap,
        layer18_out_full_n => layer18_out_full_n,
        layer18_out_write => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write);

    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0 : component myproject_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n,
        ap_done => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_done,
        ap_continue => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue,
        ap_idle => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle,
        ap_ready => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready,
        start_out => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_out,
        start_write => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write,
        layer18_out_dout => layer18_out_dout,
        layer18_out_num_data_valid => layer18_out_num_data_valid,
        layer18_out_fifo_cap => layer18_out_fifo_cap,
        layer18_out_empty_n => layer18_out_empty_n,
        layer18_out_read => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read,
        layer6_out_din => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_full_n => layer6_out_full_n,
        layer6_out_write => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write);

    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0 : component myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start,
        start_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n,
        ap_done => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_done,
        ap_continue => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready,
        layer6_out_dout => layer6_out_dout,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_empty_n => layer6_out_empty_n,
        layer6_out_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read,
        layer9_out_din => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_full_n => layer9_out_full_n,
        layer9_out_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write,
        start_out => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_out,
        start_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write);

    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0 : component myproject_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n,
        ap_done => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready,
        layer9_out_dout => layer9_out_dout,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_empty_n => layer9_out_empty_n,
        layer9_out_read => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read,
        layer19_out_din => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_full_n => layer19_out_full_n,
        layer19_out_write => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write,
        start_out => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out,
        start_write => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write);

    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0 : component myproject_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start,
        start_full_n => start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n,
        ap_done => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_done,
        ap_continue => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready,
        layer19_out_dout => layer19_out_dout,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_empty_n => layer19_out_empty_n,
        layer19_out_read => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read,
        layer13_out_din => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_full_n => layer13_out_full_n,
        layer13_out_write => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write,
        start_out => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_out,
        start_write => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write);

    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0 : component myproject_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n,
        ap_done => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_done,
        ap_continue => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue,
        ap_idle => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle,
        ap_ready => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready,
        start_out => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_out,
        start_write => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write,
        layer13_out_dout => layer13_out_dout,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_empty_n => layer13_out_empty_n,
        layer13_out_read => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read,
        layer14_out_din => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din,
        layer14_out_num_data_valid => layer14_out_num_data_valid,
        layer14_out_fifo_cap => layer14_out_fifo_cap,
        layer14_out_full_n => layer14_out_full_n,
        layer14_out_write => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write);

    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 : component myproject_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start,
        start_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n,
        ap_done => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_done,
        ap_continue => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready,
        start_out => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_out,
        start_write => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write,
        layer14_out_dout => layer14_out_dout,
        layer14_out_num_data_valid => layer14_out_num_data_valid,
        layer14_out_fifo_cap => layer14_out_fifo_cap,
        layer14_out_empty_n => layer14_out_empty_n,
        layer14_out_read => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read,
        layer15_out_din => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_full_n => layer15_out_full_n,
        layer15_out_write => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write);

    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0 : component myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start,
        ap_done => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done,
        ap_continue => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue,
        ap_idle => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle,
        ap_ready => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready,
        layer15_out_dout => layer15_out_dout,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_empty_n => layer15_out_empty_n,
        layer15_out_read => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read,
        layer16_out_TDATA => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA,
        layer16_out_TVALID => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID,
        layer16_out_TREADY => layer16_out_TREADY);

    layer17_out_U : component myproject_fifo_w48_d1089_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din,
        if_full_n => layer17_out_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write,
        if_dout => layer17_out_dout,
        if_num_data_valid => layer17_out_num_data_valid,
        if_fifo_cap => layer17_out_fifo_cap,
        if_empty_n => layer17_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read);

    layer2_out_U : component myproject_fifo_w512_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read);

    layer5_out_U : component myproject_fifo_w512_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din,
        if_full_n => layer5_out_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read);

    layer18_out_U : component myproject_fifo_w512_d324_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din,
        if_full_n => layer18_out_full_n,
        if_write => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write,
        if_dout => layer18_out_dout,
        if_num_data_valid => layer18_out_num_data_valid,
        if_fifo_cap => layer18_out_fifo_cap,
        if_empty_n => layer18_out_empty_n,
        if_read => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read);

    layer6_out_U : component myproject_fifo_w512_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din,
        if_full_n => layer6_out_full_n,
        if_write => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write,
        if_dout => layer6_out_dout,
        if_num_data_valid => layer6_out_num_data_valid,
        if_fifo_cap => layer6_out_fifo_cap,
        if_empty_n => layer6_out_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read);

    layer9_out_U : component myproject_fifo_w512_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din,
        if_full_n => layer9_out_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write,
        if_dout => layer9_out_dout,
        if_num_data_valid => layer9_out_num_data_valid,
        if_fifo_cap => layer9_out_fifo_cap,
        if_empty_n => layer9_out_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read);

    layer19_out_U : component myproject_fifo_w1024_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din,
        if_full_n => layer19_out_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write,
        if_dout => layer19_out_dout,
        if_num_data_valid => layer19_out_num_data_valid,
        if_fifo_cap => layer19_out_fifo_cap,
        if_empty_n => layer19_out_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read);

    layer13_out_U : component myproject_fifo_w1024_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din,
        if_full_n => layer13_out_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write,
        if_dout => layer13_out_dout,
        if_num_data_valid => layer13_out_num_data_valid,
        if_fifo_cap => layer13_out_fifo_cap,
        if_empty_n => layer13_out_empty_n,
        if_read => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read);

    layer14_out_U : component myproject_fifo_w1024_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din,
        if_full_n => layer14_out_full_n,
        if_write => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write,
        if_dout => layer14_out_dout,
        if_num_data_valid => layer14_out_num_data_valid,
        if_fifo_cap => layer14_out_fifo_cap,
        if_empty_n => layer14_out_empty_n,
        if_read => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read);

    layer15_out_U : component myproject_fifo_w160_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din,
        if_full_n => layer15_out_full_n,
        if_write => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write,
        if_dout => layer15_out_dout,
        if_num_data_valid => layer15_out_num_data_valid,
        if_fifo_cap => layer15_out_fifo_cap,
        if_empty_n => layer15_out_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read);

    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_U : component myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready);

    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_U : component myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready);

    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_U : component myproject_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n,
        if_read => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready);

    start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_U : component myproject_start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din,
        if_full_n => start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n,
        if_write => zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write,
        if_dout => start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_dout,
        if_empty_n => start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n,
        if_read => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready);

    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_U : component myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n,
        if_write => depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n,
        if_read => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U : component myproject_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n,
        if_write => relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready);

    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll_U : component myproject_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n,
        if_read => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready);

    start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_U : component myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din,
        if_full_n => start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n,
        if_write => relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write,
        if_dout => start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_dout,
        if_empty_n => start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n,
        if_read => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready);

    start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_U : component myproject_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n,
        if_write => global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n,
        if_read => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready);

    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U : component myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din,
        if_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n,
        if_write => dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write,
        if_dout => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_dout,
        if_empty_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready);




    ap_done <= softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done;
    ap_idle <= (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle and zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle and softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle and relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle and relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle and relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle and pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle and global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle and depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle and dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle and conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle);
    ap_ready <= zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    conv1_input_TREADY <= zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY;
    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n;
    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start <= start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n;
    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue <= ap_const_logic_1;
    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start <= start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n;
    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue <= ap_const_logic_1;
    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start <= start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n;
    layer16_out_TDATA <= softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA;
    layer16_out_TVALID <= softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID;
    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start <= start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;
    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start <= start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n;
    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start <= start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n;
    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start <= start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n;
    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue <= ap_const_logic_1;
    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start <= start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n;
    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start <= ap_start;
    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start <= start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n;
end behav;
