# Generated by vmake version 10.3d

# Define path to each library
LIB_WORK = my_lib
LIB_IEEE = /home/nikulaj/altera/15.0/modelsim_ase/linuxaloem/../ieee
LIB_STD = /home/nikulaj/altera/15.0/modelsim_ase/linuxaloem/../std
LIB_MY_LIB = my_lib

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
MY_LIB__multi_port_adder__structural = $(LIB_MY_LIB)/_lib.qdb
MY_LIB__multi_port_adder = $(LIB_MY_LIB)/_lib.qdb
MY_LIB__adder__rtl = $(LIB_MY_LIB)/_lib.qdb
MY_LIB__adder = $(LIB_MY_LIB)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_MY_LIB)/_lib.qdb

$(LIB_MY_LIB)/_lib.qdb : vhd/adder.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) vhd/multi_port_adder.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work my_lib -check_synthesis \
		 vhd/adder.vhd
	$(VCOM) -2002 -work my_lib -check_synthesis \
		 vhd/multi_port_adder.vhd

