#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000898430 .scope module, "FD2" "FD2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
o000000000089d958 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000008975a0_0 .net "D", 1 0, o000000000089d958;  0 drivers
v0000000000896100_0 .net "Q", 1 0, L_00000000008f7210;  1 drivers
o000000000089d688 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008970a0_0 .net "clock", 0 0, o000000000089d688;  0 drivers
o000000000089d6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000896f60_0 .net "en", 0 0, o000000000089d6b8;  0 drivers
o000000000089d6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000896380_0 .net "reset", 0 0, o000000000089d6e8;  0 drivers
L_00000000008f7350 .part o000000000089d958, 0, 1;
L_00000000008f66d0 .part o000000000089d958, 1, 1;
L_00000000008f7210 .concat8 [ 1 1 0 0], v0000000000896740_0, v0000000000897d20_0;
S_000000000087dd60 .scope module, "N1" "FD1" 2 15, 2 3 0, S_0000000000898430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000896880_0 .net "D", 0 0, L_00000000008f7350;  1 drivers
v0000000000896740_0 .var "Q", 0 0;
v0000000000896d80_0 .net "clock", 0 0, o000000000089d688;  alias, 0 drivers
v0000000000896b00_0 .net "en", 0 0, o000000000089d6b8;  alias, 0 drivers
v0000000000897140_0 .net "reset", 0 0, o000000000089d6e8;  alias, 0 drivers
E_0000000000893d50/0 .event edge, v0000000000896b00_0;
E_0000000000893d50/1 .event posedge, v0000000000897140_0, v0000000000896d80_0;
E_0000000000893d50 .event/or E_0000000000893d50/0, E_0000000000893d50/1;
S_000000000087c300 .scope module, "N2" "FD1" 2 16, 2 3 0, S_0000000000898430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000008964c0_0 .net "D", 0 0, L_00000000008f66d0;  1 drivers
v0000000000897d20_0 .var "Q", 0 0;
v00000000008969c0_0 .net "clock", 0 0, o000000000089d688;  alias, 0 drivers
v0000000000897dc0_0 .net "en", 0 0, o000000000089d6b8;  alias, 0 drivers
v0000000000897820_0 .net "reset", 0 0, o000000000089d6e8;  alias, 0 drivers
S_0000000000871640 .scope module, "FD4" "FD4" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o000000000089e078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000897780_0 .net "D", 3 0, o000000000089e078;  0 drivers
v0000000000897aa0_0 .net "Q", 3 0, L_00000000008f6ef0;  1 drivers
o000000000089db08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000896c40_0 .net "clock", 0 0, o000000000089db08;  0 drivers
o000000000089db38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000897280_0 .net "en", 0 0, o000000000089db38;  0 drivers
o000000000089db68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000896920_0 .net "reset", 0 0, o000000000089db68;  0 drivers
L_00000000008f6130 .part o000000000089e078, 0, 1;
L_00000000008f72b0 .part o000000000089e078, 1, 1;
L_00000000008f75d0 .part o000000000089e078, 2, 1;
L_00000000008f68b0 .part o000000000089e078, 3, 1;
L_00000000008f6ef0 .concat8 [ 1 1 1 1], v0000000000896560_0, v0000000000896420_0, v00000000008967e0_0, v00000000008966a0_0;
S_000000000087c490 .scope module, "N1" "FD1" 2 20, 2 3 0, S_0000000000871640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000896e20_0 .net "D", 0 0, L_00000000008f6130;  1 drivers
v0000000000896560_0 .var "Q", 0 0;
v0000000000896600_0 .net "clock", 0 0, o000000000089db08;  alias, 0 drivers
v0000000000896ba0_0 .net "en", 0 0, o000000000089db38;  alias, 0 drivers
v0000000000896a60_0 .net "reset", 0 0, o000000000089db68;  alias, 0 drivers
E_00000000008936d0/0 .event edge, v0000000000896ba0_0;
E_00000000008936d0/1 .event posedge, v0000000000896a60_0, v0000000000896600_0;
E_00000000008936d0 .event/or E_00000000008936d0/0, E_00000000008936d0/1;
S_0000000000877b80 .scope module, "N2" "FD1" 2 21, 2 3 0, S_0000000000871640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000896ec0_0 .net "D", 0 0, L_00000000008f72b0;  1 drivers
v0000000000896420_0 .var "Q", 0 0;
v0000000000896ce0_0 .net "clock", 0 0, o000000000089db08;  alias, 0 drivers
v0000000000897320_0 .net "en", 0 0, o000000000089db38;  alias, 0 drivers
v0000000000897f00_0 .net "reset", 0 0, o000000000089db68;  alias, 0 drivers
S_0000000000877d10 .scope module, "N3" "FD1" 2 22, 2 3 0, S_0000000000871640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000897b40_0 .net "D", 0 0, L_00000000008f75d0;  1 drivers
v00000000008967e0_0 .var "Q", 0 0;
v0000000000897000_0 .net "clock", 0 0, o000000000089db08;  alias, 0 drivers
v0000000000897640_0 .net "en", 0 0, o000000000089db38;  alias, 0 drivers
v00000000008976e0_0 .net "reset", 0 0, o000000000089db68;  alias, 0 drivers
S_000000000087a240 .scope module, "N4" "FD1" 2 23, 2 3 0, S_0000000000871640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000897960_0 .net "D", 0 0, L_00000000008f68b0;  1 drivers
v00000000008966a0_0 .var "Q", 0 0;
v0000000000897460_0 .net "clock", 0 0, o000000000089db08;  alias, 0 drivers
v00000000008971e0_0 .net "en", 0 0, o000000000089db38;  alias, 0 drivers
v00000000008973c0_0 .net "reset", 0 0, o000000000089db68;  alias, 0 drivers
S_000000000089d1c0 .scope module, "FFJK" "FFJK" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "Q";
L_0000000000873950 .functor NOT 1, v0000000000897500_0, C4<0>, C4<0>, C4<0>;
o000000000089e438 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000008734f0 .functor NOT 1, o000000000089e438, C4<0>, C4<0>, C4<0>;
L_00000000008739c0 .functor AND 1, L_00000000008734f0, v0000000000897500_0, C4<1>, C4<1>;
o000000000089e408 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000873560 .functor AND 1, o000000000089e408, L_0000000000873950, C4<1>, C4<1>;
L_0000000000873480 .functor OR 1, L_00000000008739c0, L_0000000000873560, C4<0>, C4<0>;
v0000000000896060_0 .net "AND1", 0 0, L_00000000008739c0;  1 drivers
v00000000008961a0_0 .net "AND2", 0 0, L_0000000000873560;  1 drivers
v0000000000896240_0 .net "D", 0 0, L_0000000000873480;  1 drivers
v00000000008962e0_0 .net "J", 0 0, o000000000089e408;  0 drivers
v0000000000872200_0 .net "K", 0 0, o000000000089e438;  0 drivers
v00000000008723e0_0 .net "NOTK", 0 0, L_00000000008734f0;  1 drivers
v00000000008725c0_0 .net "NOTQ", 0 0, L_0000000000873950;  1 drivers
v00000000008727a0_0 .net "Q", 0 0, v0000000000897500_0;  1 drivers
o000000000089e228 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000872ca0_0 .net "clock", 0 0, o000000000089e228;  0 drivers
o000000000089e258 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000872c00_0 .net "en", 0 0, o000000000089e258;  0 drivers
o000000000089e288 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000872840_0 .net "reset", 0 0, o000000000089e288;  0 drivers
S_000000000087a3d0 .scope module, "N7" "FD1" 2 39, 2 3 0, S_000000000089d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000897a00_0 .net "D", 0 0, L_0000000000873480;  alias, 1 drivers
v0000000000897500_0 .var "Q", 0 0;
v0000000000897be0_0 .net "clock", 0 0, o000000000089e228;  alias, 0 drivers
v0000000000897c80_0 .net "en", 0 0, o000000000089e258;  alias, 0 drivers
v0000000000897e60_0 .net "reset", 0 0, o000000000089e288;  alias, 0 drivers
E_0000000000893b90/0 .event edge, v0000000000897c80_0;
E_0000000000893b90/1 .event posedge, v0000000000897e60_0, v0000000000897be0_0;
E_0000000000893b90 .event/or E_0000000000893b90/0, E_0000000000893b90/1;
S_0000000000884c80 .scope module, "FFT" "FFT" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_0000000000873a30 .functor NOT 1, v0000000000871f80_0, C4<0>, C4<0>, C4<0>;
v00000000008f7990_0 .net "NOTQ", 0 0, L_0000000000873a30;  1 drivers
v00000000008f7cb0_0 .net "Q", 0 0, v0000000000871f80_0;  1 drivers
o000000000089e648 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008f7850_0 .net "clock", 0 0, o000000000089e648;  0 drivers
o000000000089e678 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008f78f0_0 .net "en", 0 0, o000000000089e678;  0 drivers
o000000000089e6a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008f73f0_0 .net "reset", 0 0, o000000000089e6a8;  0 drivers
S_00000000001fd340 .scope module, "N5" "FD1" 2 29, 2 3 0, S_0000000000884c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000872ac0_0 .net "D", 0 0, L_0000000000873a30;  alias, 1 drivers
v0000000000871f80_0 .var "Q", 0 0;
v00000000008f7530_0 .net "clock", 0 0, o000000000089e648;  alias, 0 drivers
v00000000008f7c10_0 .net "en", 0 0, o000000000089e678;  alias, 0 drivers
v00000000008f7b70_0 .net "reset", 0 0, o000000000089e6a8;  alias, 0 drivers
E_00000000008932d0/0 .event edge, v00000000008f7c10_0;
E_00000000008932d0/1 .event posedge, v00000000008f7b70_0, v00000000008f7530_0;
E_00000000008932d0 .event/or E_00000000008932d0/0, E_00000000008932d0/1;
S_0000000000884e10 .scope module, "buffer" "buffer" 2 42;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o000000000089e888 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008f70d0_0 name=_s0
o000000000089e8b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008f7170_0 .net "enable", 0 0, o000000000089e8b8;  0 drivers
o000000000089e8e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000008f7490_0 .net "in", 3 0, o000000000089e8e8;  0 drivers
v00000000008f7d50_0 .net "out", 3 0, L_00000000008f6d10;  1 drivers
L_00000000008f6d10 .functor MUXZ 4, o000000000089e888, o000000000089e8e8, o000000000089e8b8, C4<>;
S_000000000087dbd0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v00000000008f7ad0_0 .var "INPUT", 6 0;
v00000000008f69f0_0 .net "OUTPUT", 12 0, v00000000008f63b0_0;  1 drivers
S_00000000001fd4d0 .scope module, "E7" "microcode" 3 13, 2 46 0, S_000000000087dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
v00000000008f7a30_0 .net "INPUT", 6 0, v00000000008f7ad0_0;  1 drivers
v00000000008f63b0_0 .var "OUTPUT", 12 0;
E_00000000008931d0 .event edge, v00000000008f7a30_0;
    .scope S_000000000087dd60;
T_0 ;
    %wait E_0000000000893d50;
    %load/vec4 v0000000000897140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000896740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000896b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000896880_0;
    %assign/vec4 v0000000000896740_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000087c300;
T_1 ;
    %wait E_0000000000893d50;
    %load/vec4 v0000000000897820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000897d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000897dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000008964c0_0;
    %assign/vec4 v0000000000897d20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000087c490;
T_2 ;
    %wait E_00000000008936d0;
    %load/vec4 v0000000000896a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000896560_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000896ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000896e20_0;
    %assign/vec4 v0000000000896560_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000877b80;
T_3 ;
    %wait E_00000000008936d0;
    %load/vec4 v0000000000897f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000896420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000897320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000896ec0_0;
    %assign/vec4 v0000000000896420_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000877d10;
T_4 ;
    %wait E_00000000008936d0;
    %load/vec4 v00000000008976e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008967e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000897640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000897b40_0;
    %assign/vec4 v00000000008967e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000087a240;
T_5 ;
    %wait E_00000000008936d0;
    %load/vec4 v00000000008973c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008966a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000008971e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000897960_0;
    %assign/vec4 v00000000008966a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000087a3d0;
T_6 ;
    %wait E_0000000000893b90;
    %load/vec4 v0000000000897e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000897500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000897c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000000897a00_0;
    %assign/vec4 v0000000000897500_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000001fd340;
T_7 ;
    %wait E_00000000008932d0;
    %load/vec4 v00000000008f7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000871f80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000008f7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000000872ac0_0;
    %assign/vec4 v0000000000871f80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000001fd4d0;
T_8 ;
    %wait E_00000000008931d0;
    %load/vec4 v00000000008f7a30_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_8.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_8.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_8.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_8.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_8.10, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_8.11, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_8.12, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_8.13, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_8.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_8.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_8.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_8.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_8.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_8.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_8.20, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v00000000008f63b0_0, 0;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000087dbd0;
T_9 ;
    %delay 1, 0;
    %vpi_call 3 16 "$display", " MICROCODE  " {0 0 0};
    %vpi_call 3 17 "$display", "INPUT | OUTPUT " {0 0 0};
    %vpi_call 3 18 "$display", "---------|----" {0 0 0};
    %vpi_call 3 19 "$monitor", "%b | %b ", v00000000008f7ad0_0, v00000000008f69f0_0 {0 0 0};
    %pushi/vec4 126, 126, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 7, 2, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 3, 2, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 15, 2, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 11, 2, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 23, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 31, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 39, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 47, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 55, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 63, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 71, 4, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 69, 4, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 79, 4, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 77, 4, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 87, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 95, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 103, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 111, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 119, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 127, 6, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 107, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 107, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v00000000008f7ad0_0, 0, 7;
    %end;
    .thread T_9;
    .scope S_000000000087dbd0;
T_10 ;
    %delay 94, 0;
    %vpi_call 3 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000087dbd0;
T_11 ;
    %vpi_call 3 57 "$dumpfile", "Ejercicio5_tb.vcd" {0 0 0};
    %vpi_call 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000087dbd0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Lab09.v";
    "Ejercicio5_tb.v";
