|top
clk => clk.IN1
resetn => resetn.IN1
led[0] << picorv32:cpu.led_reg
led[1] << picorv32:cpu.led_reg
led[2] << picorv32:cpu.led_reg
led[3] << picorv32:cpu.led_reg
led[4] << picorv32:cpu.led_reg
led[5] << picorv32:cpu.led_reg
led[6] << picorv32:cpu.led_reg
led[7] << picorv32:cpu.led_reg


|top|picorv32:cpu
clk => mem_do_wdata.CLK
clk => mem_do_rdata.CLK
clk => reg_op2[0].CLK
clk => reg_op2[1].CLK
clk => reg_op2[2].CLK
clk => reg_op2[3].CLK
clk => reg_op2[4].CLK
clk => reg_op2[5].CLK
clk => reg_op2[6].CLK
clk => reg_op2[7].CLK
clk => reg_op2[8].CLK
clk => reg_op2[9].CLK
clk => reg_op2[10].CLK
clk => reg_op2[11].CLK
clk => reg_op2[12].CLK
clk => reg_op2[13].CLK
clk => reg_op2[14].CLK
clk => reg_op2[15].CLK
clk => reg_op2[16].CLK
clk => reg_op2[17].CLK
clk => reg_op2[18].CLK
clk => reg_op2[19].CLK
clk => reg_op2[20].CLK
clk => reg_op2[21].CLK
clk => reg_op2[22].CLK
clk => reg_op2[23].CLK
clk => reg_op2[24].CLK
clk => reg_op2[25].CLK
clk => reg_op2[26].CLK
clk => reg_op2[27].CLK
clk => reg_op2[28].CLK
clk => reg_op2[29].CLK
clk => reg_op2[30].CLK
clk => reg_op2[31].CLK
clk => reg_op1[0].CLK
clk => reg_op1[1].CLK
clk => reg_op1[2].CLK
clk => reg_op1[3].CLK
clk => reg_op1[4].CLK
clk => reg_op1[5].CLK
clk => reg_op1[6].CLK
clk => reg_op1[7].CLK
clk => reg_op1[8].CLK
clk => reg_op1[9].CLK
clk => reg_op1[10].CLK
clk => reg_op1[11].CLK
clk => reg_op1[12].CLK
clk => reg_op1[13].CLK
clk => reg_op1[14].CLK
clk => reg_op1[15].CLK
clk => reg_op1[16].CLK
clk => reg_op1[17].CLK
clk => reg_op1[18].CLK
clk => reg_op1[19].CLK
clk => reg_op1[20].CLK
clk => reg_op1[21].CLK
clk => reg_op1[22].CLK
clk => reg_op1[23].CLK
clk => reg_op1[24].CLK
clk => reg_op1[25].CLK
clk => reg_op1[26].CLK
clk => reg_op1[27].CLK
clk => reg_op1[28].CLK
clk => reg_op1[29].CLK
clk => reg_op1[30].CLK
clk => reg_op1[31].CLK
clk => mem_do_prefetch.CLK
clk => latched_compr.CLK
clk => mem_do_rinst.CLK
clk => latched_rd[0].CLK
clk => latched_rd[1].CLK
clk => latched_rd[2].CLK
clk => latched_rd[3].CLK
clk => latched_rd[4].CLK
clk => eoi[0]~reg0.CLK
clk => eoi[1]~reg0.CLK
clk => eoi[2]~reg0.CLK
clk => eoi[3]~reg0.CLK
clk => eoi[4]~reg0.CLK
clk => eoi[5]~reg0.CLK
clk => eoi[6]~reg0.CLK
clk => eoi[7]~reg0.CLK
clk => eoi[8]~reg0.CLK
clk => eoi[9]~reg0.CLK
clk => eoi[10]~reg0.CLK
clk => eoi[11]~reg0.CLK
clk => eoi[12]~reg0.CLK
clk => eoi[13]~reg0.CLK
clk => eoi[14]~reg0.CLK
clk => eoi[15]~reg0.CLK
clk => eoi[16]~reg0.CLK
clk => eoi[17]~reg0.CLK
clk => eoi[18]~reg0.CLK
clk => eoi[19]~reg0.CLK
clk => eoi[20]~reg0.CLK
clk => eoi[21]~reg0.CLK
clk => eoi[22]~reg0.CLK
clk => eoi[23]~reg0.CLK
clk => eoi[24]~reg0.CLK
clk => eoi[25]~reg0.CLK
clk => eoi[26]~reg0.CLK
clk => eoi[27]~reg0.CLK
clk => eoi[28]~reg0.CLK
clk => eoi[29]~reg0.CLK
clk => eoi[30]~reg0.CLK
clk => eoi[31]~reg0.CLK
clk => pcpi_valid~reg0.CLK
clk => latched_is_lb.CLK
clk => latched_is_lh.CLK
clk => latched_is_lu.CLK
clk => latched_branch.CLK
clk => latched_stalu.CLK
clk => latched_store.CLK
clk => count_instr[0].CLK
clk => count_instr[1].CLK
clk => count_instr[2].CLK
clk => count_instr[3].CLK
clk => count_instr[4].CLK
clk => count_instr[5].CLK
clk => count_instr[6].CLK
clk => count_instr[7].CLK
clk => count_instr[8].CLK
clk => count_instr[9].CLK
clk => count_instr[10].CLK
clk => count_instr[11].CLK
clk => count_instr[12].CLK
clk => count_instr[13].CLK
clk => count_instr[14].CLK
clk => count_instr[15].CLK
clk => count_instr[16].CLK
clk => count_instr[17].CLK
clk => count_instr[18].CLK
clk => count_instr[19].CLK
clk => count_instr[20].CLK
clk => count_instr[21].CLK
clk => count_instr[22].CLK
clk => count_instr[23].CLK
clk => count_instr[24].CLK
clk => count_instr[25].CLK
clk => count_instr[26].CLK
clk => count_instr[27].CLK
clk => count_instr[28].CLK
clk => count_instr[29].CLK
clk => count_instr[30].CLK
clk => count_instr[31].CLK
clk => count_instr[32].CLK
clk => count_instr[33].CLK
clk => count_instr[34].CLK
clk => count_instr[35].CLK
clk => count_instr[36].CLK
clk => count_instr[37].CLK
clk => count_instr[38].CLK
clk => count_instr[39].CLK
clk => count_instr[40].CLK
clk => count_instr[41].CLK
clk => count_instr[42].CLK
clk => count_instr[43].CLK
clk => count_instr[44].CLK
clk => count_instr[45].CLK
clk => count_instr[46].CLK
clk => count_instr[47].CLK
clk => count_instr[48].CLK
clk => count_instr[49].CLK
clk => count_instr[50].CLK
clk => count_instr[51].CLK
clk => count_instr[52].CLK
clk => count_instr[53].CLK
clk => count_instr[54].CLK
clk => count_instr[55].CLK
clk => count_instr[56].CLK
clk => count_instr[57].CLK
clk => count_instr[58].CLK
clk => count_instr[59].CLK
clk => count_instr[60].CLK
clk => count_instr[61].CLK
clk => count_instr[62].CLK
clk => count_instr[63].CLK
clk => reg_next_pc[0].CLK
clk => reg_next_pc[1].CLK
clk => reg_next_pc[2].CLK
clk => reg_next_pc[3].CLK
clk => reg_next_pc[4].CLK
clk => reg_next_pc[5].CLK
clk => reg_next_pc[6].CLK
clk => reg_next_pc[7].CLK
clk => reg_next_pc[8].CLK
clk => reg_next_pc[9].CLK
clk => reg_next_pc[10].CLK
clk => reg_next_pc[11].CLK
clk => reg_next_pc[12].CLK
clk => reg_next_pc[13].CLK
clk => reg_next_pc[14].CLK
clk => reg_next_pc[15].CLK
clk => reg_next_pc[16].CLK
clk => reg_next_pc[17].CLK
clk => reg_next_pc[18].CLK
clk => reg_next_pc[19].CLK
clk => reg_next_pc[20].CLK
clk => reg_next_pc[21].CLK
clk => reg_next_pc[22].CLK
clk => reg_next_pc[23].CLK
clk => reg_next_pc[24].CLK
clk => reg_next_pc[25].CLK
clk => reg_next_pc[26].CLK
clk => reg_next_pc[27].CLK
clk => reg_next_pc[28].CLK
clk => reg_next_pc[29].CLK
clk => reg_next_pc[30].CLK
clk => reg_next_pc[31].CLK
clk => reg_pc[0].CLK
clk => reg_pc[1].CLK
clk => reg_pc[2].CLK
clk => reg_pc[3].CLK
clk => reg_pc[4].CLK
clk => reg_pc[5].CLK
clk => reg_pc[6].CLK
clk => reg_pc[7].CLK
clk => reg_pc[8].CLK
clk => reg_pc[9].CLK
clk => reg_pc[10].CLK
clk => reg_pc[11].CLK
clk => reg_pc[12].CLK
clk => reg_pc[13].CLK
clk => reg_pc[14].CLK
clk => reg_pc[15].CLK
clk => reg_pc[16].CLK
clk => reg_pc[17].CLK
clk => reg_pc[18].CLK
clk => reg_pc[19].CLK
clk => reg_pc[20].CLK
clk => reg_pc[21].CLK
clk => reg_pc[22].CLK
clk => reg_pc[23].CLK
clk => reg_pc[24].CLK
clk => reg_pc[25].CLK
clk => reg_pc[26].CLK
clk => reg_pc[27].CLK
clk => reg_pc[28].CLK
clk => reg_pc[29].CLK
clk => reg_pc[30].CLK
clk => reg_pc[31].CLK
clk => trace_data[0]~reg0.CLK
clk => trace_data[1]~reg0.CLK
clk => trace_data[2]~reg0.CLK
clk => trace_data[3]~reg0.CLK
clk => trace_data[4]~reg0.CLK
clk => trace_data[5]~reg0.CLK
clk => trace_data[6]~reg0.CLK
clk => trace_data[7]~reg0.CLK
clk => trace_data[8]~reg0.CLK
clk => trace_data[9]~reg0.CLK
clk => trace_data[10]~reg0.CLK
clk => trace_data[11]~reg0.CLK
clk => trace_data[12]~reg0.CLK
clk => trace_data[13]~reg0.CLK
clk => trace_data[14]~reg0.CLK
clk => trace_data[15]~reg0.CLK
clk => trace_data[16]~reg0.CLK
clk => trace_data[17]~reg0.CLK
clk => trace_data[18]~reg0.CLK
clk => trace_data[19]~reg0.CLK
clk => trace_data[20]~reg0.CLK
clk => trace_data[21]~reg0.CLK
clk => trace_data[22]~reg0.CLK
clk => trace_data[23]~reg0.CLK
clk => trace_data[24]~reg0.CLK
clk => trace_data[25]~reg0.CLK
clk => trace_data[26]~reg0.CLK
clk => trace_data[27]~reg0.CLK
clk => trace_data[28]~reg0.CLK
clk => trace_data[29]~reg0.CLK
clk => trace_data[30]~reg0.CLK
clk => trace_data[31]~reg0.CLK
clk => trace_data[32]~reg0.CLK
clk => trace_data[33]~reg0.CLK
clk => trace_data[34]~reg0.CLK
clk => trace_data[35]~reg0.CLK
clk => trace_valid~reg0.CLK
clk => do_waitirq.CLK
clk => decoder_pseudo_trigger.CLK
clk => decoder_trigger.CLK
clk => count_cycle[0].CLK
clk => count_cycle[1].CLK
clk => count_cycle[2].CLK
clk => count_cycle[3].CLK
clk => count_cycle[4].CLK
clk => count_cycle[5].CLK
clk => count_cycle[6].CLK
clk => count_cycle[7].CLK
clk => count_cycle[8].CLK
clk => count_cycle[9].CLK
clk => count_cycle[10].CLK
clk => count_cycle[11].CLK
clk => count_cycle[12].CLK
clk => count_cycle[13].CLK
clk => count_cycle[14].CLK
clk => count_cycle[15].CLK
clk => count_cycle[16].CLK
clk => count_cycle[17].CLK
clk => count_cycle[18].CLK
clk => count_cycle[19].CLK
clk => count_cycle[20].CLK
clk => count_cycle[21].CLK
clk => count_cycle[22].CLK
clk => count_cycle[23].CLK
clk => count_cycle[24].CLK
clk => count_cycle[25].CLK
clk => count_cycle[26].CLK
clk => count_cycle[27].CLK
clk => count_cycle[28].CLK
clk => count_cycle[29].CLK
clk => count_cycle[30].CLK
clk => count_cycle[31].CLK
clk => count_cycle[32].CLK
clk => count_cycle[33].CLK
clk => count_cycle[34].CLK
clk => count_cycle[35].CLK
clk => count_cycle[36].CLK
clk => count_cycle[37].CLK
clk => count_cycle[38].CLK
clk => count_cycle[39].CLK
clk => count_cycle[40].CLK
clk => count_cycle[41].CLK
clk => count_cycle[42].CLK
clk => count_cycle[43].CLK
clk => count_cycle[44].CLK
clk => count_cycle[45].CLK
clk => count_cycle[46].CLK
clk => count_cycle[47].CLK
clk => count_cycle[48].CLK
clk => count_cycle[49].CLK
clk => count_cycle[50].CLK
clk => count_cycle[51].CLK
clk => count_cycle[52].CLK
clk => count_cycle[53].CLK
clk => count_cycle[54].CLK
clk => count_cycle[55].CLK
clk => count_cycle[56].CLK
clk => count_cycle[57].CLK
clk => count_cycle[58].CLK
clk => count_cycle[59].CLK
clk => count_cycle[60].CLK
clk => count_cycle[61].CLK
clk => count_cycle[62].CLK
clk => count_cycle[63].CLK
clk => alu_out_q[0].CLK
clk => alu_out_q[1].CLK
clk => alu_out_q[2].CLK
clk => alu_out_q[3].CLK
clk => alu_out_q[4].CLK
clk => alu_out_q[5].CLK
clk => alu_out_q[6].CLK
clk => alu_out_q[7].CLK
clk => alu_out_q[8].CLK
clk => alu_out_q[9].CLK
clk => alu_out_q[10].CLK
clk => alu_out_q[11].CLK
clk => alu_out_q[12].CLK
clk => alu_out_q[13].CLK
clk => alu_out_q[14].CLK
clk => alu_out_q[15].CLK
clk => alu_out_q[16].CLK
clk => alu_out_q[17].CLK
clk => alu_out_q[18].CLK
clk => alu_out_q[19].CLK
clk => alu_out_q[20].CLK
clk => alu_out_q[21].CLK
clk => alu_out_q[22].CLK
clk => alu_out_q[23].CLK
clk => alu_out_q[24].CLK
clk => alu_out_q[25].CLK
clk => alu_out_q[26].CLK
clk => alu_out_q[27].CLK
clk => alu_out_q[28].CLK
clk => alu_out_q[29].CLK
clk => alu_out_q[30].CLK
clk => alu_out_q[31].CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => reg_sh[0].CLK
clk => reg_sh[1].CLK
clk => reg_sh[2].CLK
clk => reg_sh[3].CLK
clk => reg_sh[4].CLK
clk => trap~reg0.CLK
clk => cpuregs[31][0].CLK
clk => cpuregs[31][1].CLK
clk => cpuregs[31][2].CLK
clk => cpuregs[31][3].CLK
clk => cpuregs[31][4].CLK
clk => cpuregs[31][5].CLK
clk => cpuregs[31][6].CLK
clk => cpuregs[31][7].CLK
clk => cpuregs[31][8].CLK
clk => cpuregs[31][9].CLK
clk => cpuregs[31][10].CLK
clk => cpuregs[31][11].CLK
clk => cpuregs[31][12].CLK
clk => cpuregs[31][13].CLK
clk => cpuregs[31][14].CLK
clk => cpuregs[31][15].CLK
clk => cpuregs[31][16].CLK
clk => cpuregs[31][17].CLK
clk => cpuregs[31][18].CLK
clk => cpuregs[31][19].CLK
clk => cpuregs[31][20].CLK
clk => cpuregs[31][21].CLK
clk => cpuregs[31][22].CLK
clk => cpuregs[31][23].CLK
clk => cpuregs[31][24].CLK
clk => cpuregs[31][25].CLK
clk => cpuregs[31][26].CLK
clk => cpuregs[31][27].CLK
clk => cpuregs[31][28].CLK
clk => cpuregs[31][29].CLK
clk => cpuregs[31][30].CLK
clk => cpuregs[31][31].CLK
clk => cpuregs[30][0].CLK
clk => cpuregs[30][1].CLK
clk => cpuregs[30][2].CLK
clk => cpuregs[30][3].CLK
clk => cpuregs[30][4].CLK
clk => cpuregs[30][5].CLK
clk => cpuregs[30][6].CLK
clk => cpuregs[30][7].CLK
clk => cpuregs[30][8].CLK
clk => cpuregs[30][9].CLK
clk => cpuregs[30][10].CLK
clk => cpuregs[30][11].CLK
clk => cpuregs[30][12].CLK
clk => cpuregs[30][13].CLK
clk => cpuregs[30][14].CLK
clk => cpuregs[30][15].CLK
clk => cpuregs[30][16].CLK
clk => cpuregs[30][17].CLK
clk => cpuregs[30][18].CLK
clk => cpuregs[30][19].CLK
clk => cpuregs[30][20].CLK
clk => cpuregs[30][21].CLK
clk => cpuregs[30][22].CLK
clk => cpuregs[30][23].CLK
clk => cpuregs[30][24].CLK
clk => cpuregs[30][25].CLK
clk => cpuregs[30][26].CLK
clk => cpuregs[30][27].CLK
clk => cpuregs[30][28].CLK
clk => cpuregs[30][29].CLK
clk => cpuregs[30][30].CLK
clk => cpuregs[30][31].CLK
clk => cpuregs[29][0].CLK
clk => cpuregs[29][1].CLK
clk => cpuregs[29][2].CLK
clk => cpuregs[29][3].CLK
clk => cpuregs[29][4].CLK
clk => cpuregs[29][5].CLK
clk => cpuregs[29][6].CLK
clk => cpuregs[29][7].CLK
clk => cpuregs[29][8].CLK
clk => cpuregs[29][9].CLK
clk => cpuregs[29][10].CLK
clk => cpuregs[29][11].CLK
clk => cpuregs[29][12].CLK
clk => cpuregs[29][13].CLK
clk => cpuregs[29][14].CLK
clk => cpuregs[29][15].CLK
clk => cpuregs[29][16].CLK
clk => cpuregs[29][17].CLK
clk => cpuregs[29][18].CLK
clk => cpuregs[29][19].CLK
clk => cpuregs[29][20].CLK
clk => cpuregs[29][21].CLK
clk => cpuregs[29][22].CLK
clk => cpuregs[29][23].CLK
clk => cpuregs[29][24].CLK
clk => cpuregs[29][25].CLK
clk => cpuregs[29][26].CLK
clk => cpuregs[29][27].CLK
clk => cpuregs[29][28].CLK
clk => cpuregs[29][29].CLK
clk => cpuregs[29][30].CLK
clk => cpuregs[29][31].CLK
clk => cpuregs[28][0].CLK
clk => cpuregs[28][1].CLK
clk => cpuregs[28][2].CLK
clk => cpuregs[28][3].CLK
clk => cpuregs[28][4].CLK
clk => cpuregs[28][5].CLK
clk => cpuregs[28][6].CLK
clk => cpuregs[28][7].CLK
clk => cpuregs[28][8].CLK
clk => cpuregs[28][9].CLK
clk => cpuregs[28][10].CLK
clk => cpuregs[28][11].CLK
clk => cpuregs[28][12].CLK
clk => cpuregs[28][13].CLK
clk => cpuregs[28][14].CLK
clk => cpuregs[28][15].CLK
clk => cpuregs[28][16].CLK
clk => cpuregs[28][17].CLK
clk => cpuregs[28][18].CLK
clk => cpuregs[28][19].CLK
clk => cpuregs[28][20].CLK
clk => cpuregs[28][21].CLK
clk => cpuregs[28][22].CLK
clk => cpuregs[28][23].CLK
clk => cpuregs[28][24].CLK
clk => cpuregs[28][25].CLK
clk => cpuregs[28][26].CLK
clk => cpuregs[28][27].CLK
clk => cpuregs[28][28].CLK
clk => cpuregs[28][29].CLK
clk => cpuregs[28][30].CLK
clk => cpuregs[28][31].CLK
clk => cpuregs[27][0].CLK
clk => cpuregs[27][1].CLK
clk => cpuregs[27][2].CLK
clk => cpuregs[27][3].CLK
clk => cpuregs[27][4].CLK
clk => cpuregs[27][5].CLK
clk => cpuregs[27][6].CLK
clk => cpuregs[27][7].CLK
clk => cpuregs[27][8].CLK
clk => cpuregs[27][9].CLK
clk => cpuregs[27][10].CLK
clk => cpuregs[27][11].CLK
clk => cpuregs[27][12].CLK
clk => cpuregs[27][13].CLK
clk => cpuregs[27][14].CLK
clk => cpuregs[27][15].CLK
clk => cpuregs[27][16].CLK
clk => cpuregs[27][17].CLK
clk => cpuregs[27][18].CLK
clk => cpuregs[27][19].CLK
clk => cpuregs[27][20].CLK
clk => cpuregs[27][21].CLK
clk => cpuregs[27][22].CLK
clk => cpuregs[27][23].CLK
clk => cpuregs[27][24].CLK
clk => cpuregs[27][25].CLK
clk => cpuregs[27][26].CLK
clk => cpuregs[27][27].CLK
clk => cpuregs[27][28].CLK
clk => cpuregs[27][29].CLK
clk => cpuregs[27][30].CLK
clk => cpuregs[27][31].CLK
clk => cpuregs[26][0].CLK
clk => cpuregs[26][1].CLK
clk => cpuregs[26][2].CLK
clk => cpuregs[26][3].CLK
clk => cpuregs[26][4].CLK
clk => cpuregs[26][5].CLK
clk => cpuregs[26][6].CLK
clk => cpuregs[26][7].CLK
clk => cpuregs[26][8].CLK
clk => cpuregs[26][9].CLK
clk => cpuregs[26][10].CLK
clk => cpuregs[26][11].CLK
clk => cpuregs[26][12].CLK
clk => cpuregs[26][13].CLK
clk => cpuregs[26][14].CLK
clk => cpuregs[26][15].CLK
clk => cpuregs[26][16].CLK
clk => cpuregs[26][17].CLK
clk => cpuregs[26][18].CLK
clk => cpuregs[26][19].CLK
clk => cpuregs[26][20].CLK
clk => cpuregs[26][21].CLK
clk => cpuregs[26][22].CLK
clk => cpuregs[26][23].CLK
clk => cpuregs[26][24].CLK
clk => cpuregs[26][25].CLK
clk => cpuregs[26][26].CLK
clk => cpuregs[26][27].CLK
clk => cpuregs[26][28].CLK
clk => cpuregs[26][29].CLK
clk => cpuregs[26][30].CLK
clk => cpuregs[26][31].CLK
clk => cpuregs[25][0].CLK
clk => cpuregs[25][1].CLK
clk => cpuregs[25][2].CLK
clk => cpuregs[25][3].CLK
clk => cpuregs[25][4].CLK
clk => cpuregs[25][5].CLK
clk => cpuregs[25][6].CLK
clk => cpuregs[25][7].CLK
clk => cpuregs[25][8].CLK
clk => cpuregs[25][9].CLK
clk => cpuregs[25][10].CLK
clk => cpuregs[25][11].CLK
clk => cpuregs[25][12].CLK
clk => cpuregs[25][13].CLK
clk => cpuregs[25][14].CLK
clk => cpuregs[25][15].CLK
clk => cpuregs[25][16].CLK
clk => cpuregs[25][17].CLK
clk => cpuregs[25][18].CLK
clk => cpuregs[25][19].CLK
clk => cpuregs[25][20].CLK
clk => cpuregs[25][21].CLK
clk => cpuregs[25][22].CLK
clk => cpuregs[25][23].CLK
clk => cpuregs[25][24].CLK
clk => cpuregs[25][25].CLK
clk => cpuregs[25][26].CLK
clk => cpuregs[25][27].CLK
clk => cpuregs[25][28].CLK
clk => cpuregs[25][29].CLK
clk => cpuregs[25][30].CLK
clk => cpuregs[25][31].CLK
clk => cpuregs[24][0].CLK
clk => cpuregs[24][1].CLK
clk => cpuregs[24][2].CLK
clk => cpuregs[24][3].CLK
clk => cpuregs[24][4].CLK
clk => cpuregs[24][5].CLK
clk => cpuregs[24][6].CLK
clk => cpuregs[24][7].CLK
clk => cpuregs[24][8].CLK
clk => cpuregs[24][9].CLK
clk => cpuregs[24][10].CLK
clk => cpuregs[24][11].CLK
clk => cpuregs[24][12].CLK
clk => cpuregs[24][13].CLK
clk => cpuregs[24][14].CLK
clk => cpuregs[24][15].CLK
clk => cpuregs[24][16].CLK
clk => cpuregs[24][17].CLK
clk => cpuregs[24][18].CLK
clk => cpuregs[24][19].CLK
clk => cpuregs[24][20].CLK
clk => cpuregs[24][21].CLK
clk => cpuregs[24][22].CLK
clk => cpuregs[24][23].CLK
clk => cpuregs[24][24].CLK
clk => cpuregs[24][25].CLK
clk => cpuregs[24][26].CLK
clk => cpuregs[24][27].CLK
clk => cpuregs[24][28].CLK
clk => cpuregs[24][29].CLK
clk => cpuregs[24][30].CLK
clk => cpuregs[24][31].CLK
clk => cpuregs[23][0].CLK
clk => cpuregs[23][1].CLK
clk => cpuregs[23][2].CLK
clk => cpuregs[23][3].CLK
clk => cpuregs[23][4].CLK
clk => cpuregs[23][5].CLK
clk => cpuregs[23][6].CLK
clk => cpuregs[23][7].CLK
clk => cpuregs[23][8].CLK
clk => cpuregs[23][9].CLK
clk => cpuregs[23][10].CLK
clk => cpuregs[23][11].CLK
clk => cpuregs[23][12].CLK
clk => cpuregs[23][13].CLK
clk => cpuregs[23][14].CLK
clk => cpuregs[23][15].CLK
clk => cpuregs[23][16].CLK
clk => cpuregs[23][17].CLK
clk => cpuregs[23][18].CLK
clk => cpuregs[23][19].CLK
clk => cpuregs[23][20].CLK
clk => cpuregs[23][21].CLK
clk => cpuregs[23][22].CLK
clk => cpuregs[23][23].CLK
clk => cpuregs[23][24].CLK
clk => cpuregs[23][25].CLK
clk => cpuregs[23][26].CLK
clk => cpuregs[23][27].CLK
clk => cpuregs[23][28].CLK
clk => cpuregs[23][29].CLK
clk => cpuregs[23][30].CLK
clk => cpuregs[23][31].CLK
clk => cpuregs[22][0].CLK
clk => cpuregs[22][1].CLK
clk => cpuregs[22][2].CLK
clk => cpuregs[22][3].CLK
clk => cpuregs[22][4].CLK
clk => cpuregs[22][5].CLK
clk => cpuregs[22][6].CLK
clk => cpuregs[22][7].CLK
clk => cpuregs[22][8].CLK
clk => cpuregs[22][9].CLK
clk => cpuregs[22][10].CLK
clk => cpuregs[22][11].CLK
clk => cpuregs[22][12].CLK
clk => cpuregs[22][13].CLK
clk => cpuregs[22][14].CLK
clk => cpuregs[22][15].CLK
clk => cpuregs[22][16].CLK
clk => cpuregs[22][17].CLK
clk => cpuregs[22][18].CLK
clk => cpuregs[22][19].CLK
clk => cpuregs[22][20].CLK
clk => cpuregs[22][21].CLK
clk => cpuregs[22][22].CLK
clk => cpuregs[22][23].CLK
clk => cpuregs[22][24].CLK
clk => cpuregs[22][25].CLK
clk => cpuregs[22][26].CLK
clk => cpuregs[22][27].CLK
clk => cpuregs[22][28].CLK
clk => cpuregs[22][29].CLK
clk => cpuregs[22][30].CLK
clk => cpuregs[22][31].CLK
clk => cpuregs[21][0].CLK
clk => cpuregs[21][1].CLK
clk => cpuregs[21][2].CLK
clk => cpuregs[21][3].CLK
clk => cpuregs[21][4].CLK
clk => cpuregs[21][5].CLK
clk => cpuregs[21][6].CLK
clk => cpuregs[21][7].CLK
clk => cpuregs[21][8].CLK
clk => cpuregs[21][9].CLK
clk => cpuregs[21][10].CLK
clk => cpuregs[21][11].CLK
clk => cpuregs[21][12].CLK
clk => cpuregs[21][13].CLK
clk => cpuregs[21][14].CLK
clk => cpuregs[21][15].CLK
clk => cpuregs[21][16].CLK
clk => cpuregs[21][17].CLK
clk => cpuregs[21][18].CLK
clk => cpuregs[21][19].CLK
clk => cpuregs[21][20].CLK
clk => cpuregs[21][21].CLK
clk => cpuregs[21][22].CLK
clk => cpuregs[21][23].CLK
clk => cpuregs[21][24].CLK
clk => cpuregs[21][25].CLK
clk => cpuregs[21][26].CLK
clk => cpuregs[21][27].CLK
clk => cpuregs[21][28].CLK
clk => cpuregs[21][29].CLK
clk => cpuregs[21][30].CLK
clk => cpuregs[21][31].CLK
clk => cpuregs[20][0].CLK
clk => cpuregs[20][1].CLK
clk => cpuregs[20][2].CLK
clk => cpuregs[20][3].CLK
clk => cpuregs[20][4].CLK
clk => cpuregs[20][5].CLK
clk => cpuregs[20][6].CLK
clk => cpuregs[20][7].CLK
clk => cpuregs[20][8].CLK
clk => cpuregs[20][9].CLK
clk => cpuregs[20][10].CLK
clk => cpuregs[20][11].CLK
clk => cpuregs[20][12].CLK
clk => cpuregs[20][13].CLK
clk => cpuregs[20][14].CLK
clk => cpuregs[20][15].CLK
clk => cpuregs[20][16].CLK
clk => cpuregs[20][17].CLK
clk => cpuregs[20][18].CLK
clk => cpuregs[20][19].CLK
clk => cpuregs[20][20].CLK
clk => cpuregs[20][21].CLK
clk => cpuregs[20][22].CLK
clk => cpuregs[20][23].CLK
clk => cpuregs[20][24].CLK
clk => cpuregs[20][25].CLK
clk => cpuregs[20][26].CLK
clk => cpuregs[20][27].CLK
clk => cpuregs[20][28].CLK
clk => cpuregs[20][29].CLK
clk => cpuregs[20][30].CLK
clk => cpuregs[20][31].CLK
clk => cpuregs[19][0].CLK
clk => cpuregs[19][1].CLK
clk => cpuregs[19][2].CLK
clk => cpuregs[19][3].CLK
clk => cpuregs[19][4].CLK
clk => cpuregs[19][5].CLK
clk => cpuregs[19][6].CLK
clk => cpuregs[19][7].CLK
clk => cpuregs[19][8].CLK
clk => cpuregs[19][9].CLK
clk => cpuregs[19][10].CLK
clk => cpuregs[19][11].CLK
clk => cpuregs[19][12].CLK
clk => cpuregs[19][13].CLK
clk => cpuregs[19][14].CLK
clk => cpuregs[19][15].CLK
clk => cpuregs[19][16].CLK
clk => cpuregs[19][17].CLK
clk => cpuregs[19][18].CLK
clk => cpuregs[19][19].CLK
clk => cpuregs[19][20].CLK
clk => cpuregs[19][21].CLK
clk => cpuregs[19][22].CLK
clk => cpuregs[19][23].CLK
clk => cpuregs[19][24].CLK
clk => cpuregs[19][25].CLK
clk => cpuregs[19][26].CLK
clk => cpuregs[19][27].CLK
clk => cpuregs[19][28].CLK
clk => cpuregs[19][29].CLK
clk => cpuregs[19][30].CLK
clk => cpuregs[19][31].CLK
clk => cpuregs[18][0].CLK
clk => cpuregs[18][1].CLK
clk => cpuregs[18][2].CLK
clk => cpuregs[18][3].CLK
clk => cpuregs[18][4].CLK
clk => cpuregs[18][5].CLK
clk => cpuregs[18][6].CLK
clk => cpuregs[18][7].CLK
clk => cpuregs[18][8].CLK
clk => cpuregs[18][9].CLK
clk => cpuregs[18][10].CLK
clk => cpuregs[18][11].CLK
clk => cpuregs[18][12].CLK
clk => cpuregs[18][13].CLK
clk => cpuregs[18][14].CLK
clk => cpuregs[18][15].CLK
clk => cpuregs[18][16].CLK
clk => cpuregs[18][17].CLK
clk => cpuregs[18][18].CLK
clk => cpuregs[18][19].CLK
clk => cpuregs[18][20].CLK
clk => cpuregs[18][21].CLK
clk => cpuregs[18][22].CLK
clk => cpuregs[18][23].CLK
clk => cpuregs[18][24].CLK
clk => cpuregs[18][25].CLK
clk => cpuregs[18][26].CLK
clk => cpuregs[18][27].CLK
clk => cpuregs[18][28].CLK
clk => cpuregs[18][29].CLK
clk => cpuregs[18][30].CLK
clk => cpuregs[18][31].CLK
clk => cpuregs[17][0].CLK
clk => cpuregs[17][1].CLK
clk => cpuregs[17][2].CLK
clk => cpuregs[17][3].CLK
clk => cpuregs[17][4].CLK
clk => cpuregs[17][5].CLK
clk => cpuregs[17][6].CLK
clk => cpuregs[17][7].CLK
clk => cpuregs[17][8].CLK
clk => cpuregs[17][9].CLK
clk => cpuregs[17][10].CLK
clk => cpuregs[17][11].CLK
clk => cpuregs[17][12].CLK
clk => cpuregs[17][13].CLK
clk => cpuregs[17][14].CLK
clk => cpuregs[17][15].CLK
clk => cpuregs[17][16].CLK
clk => cpuregs[17][17].CLK
clk => cpuregs[17][18].CLK
clk => cpuregs[17][19].CLK
clk => cpuregs[17][20].CLK
clk => cpuregs[17][21].CLK
clk => cpuregs[17][22].CLK
clk => cpuregs[17][23].CLK
clk => cpuregs[17][24].CLK
clk => cpuregs[17][25].CLK
clk => cpuregs[17][26].CLK
clk => cpuregs[17][27].CLK
clk => cpuregs[17][28].CLK
clk => cpuregs[17][29].CLK
clk => cpuregs[17][30].CLK
clk => cpuregs[17][31].CLK
clk => cpuregs[16][0].CLK
clk => cpuregs[16][1].CLK
clk => cpuregs[16][2].CLK
clk => cpuregs[16][3].CLK
clk => cpuregs[16][4].CLK
clk => cpuregs[16][5].CLK
clk => cpuregs[16][6].CLK
clk => cpuregs[16][7].CLK
clk => cpuregs[16][8].CLK
clk => cpuregs[16][9].CLK
clk => cpuregs[16][10].CLK
clk => cpuregs[16][11].CLK
clk => cpuregs[16][12].CLK
clk => cpuregs[16][13].CLK
clk => cpuregs[16][14].CLK
clk => cpuregs[16][15].CLK
clk => cpuregs[16][16].CLK
clk => cpuregs[16][17].CLK
clk => cpuregs[16][18].CLK
clk => cpuregs[16][19].CLK
clk => cpuregs[16][20].CLK
clk => cpuregs[16][21].CLK
clk => cpuregs[16][22].CLK
clk => cpuregs[16][23].CLK
clk => cpuregs[16][24].CLK
clk => cpuregs[16][25].CLK
clk => cpuregs[16][26].CLK
clk => cpuregs[16][27].CLK
clk => cpuregs[16][28].CLK
clk => cpuregs[16][29].CLK
clk => cpuregs[16][30].CLK
clk => cpuregs[16][31].CLK
clk => cpuregs[15][0].CLK
clk => cpuregs[15][1].CLK
clk => cpuregs[15][2].CLK
clk => cpuregs[15][3].CLK
clk => cpuregs[15][4].CLK
clk => cpuregs[15][5].CLK
clk => cpuregs[15][6].CLK
clk => cpuregs[15][7].CLK
clk => cpuregs[15][8].CLK
clk => cpuregs[15][9].CLK
clk => cpuregs[15][10].CLK
clk => cpuregs[15][11].CLK
clk => cpuregs[15][12].CLK
clk => cpuregs[15][13].CLK
clk => cpuregs[15][14].CLK
clk => cpuregs[15][15].CLK
clk => cpuregs[15][16].CLK
clk => cpuregs[15][17].CLK
clk => cpuregs[15][18].CLK
clk => cpuregs[15][19].CLK
clk => cpuregs[15][20].CLK
clk => cpuregs[15][21].CLK
clk => cpuregs[15][22].CLK
clk => cpuregs[15][23].CLK
clk => cpuregs[15][24].CLK
clk => cpuregs[15][25].CLK
clk => cpuregs[15][26].CLK
clk => cpuregs[15][27].CLK
clk => cpuregs[15][28].CLK
clk => cpuregs[15][29].CLK
clk => cpuregs[15][30].CLK
clk => cpuregs[15][31].CLK
clk => cpuregs[14][0].CLK
clk => cpuregs[14][1].CLK
clk => cpuregs[14][2].CLK
clk => cpuregs[14][3].CLK
clk => cpuregs[14][4].CLK
clk => cpuregs[14][5].CLK
clk => cpuregs[14][6].CLK
clk => cpuregs[14][7].CLK
clk => cpuregs[14][8].CLK
clk => cpuregs[14][9].CLK
clk => cpuregs[14][10].CLK
clk => cpuregs[14][11].CLK
clk => cpuregs[14][12].CLK
clk => cpuregs[14][13].CLK
clk => cpuregs[14][14].CLK
clk => cpuregs[14][15].CLK
clk => cpuregs[14][16].CLK
clk => cpuregs[14][17].CLK
clk => cpuregs[14][18].CLK
clk => cpuregs[14][19].CLK
clk => cpuregs[14][20].CLK
clk => cpuregs[14][21].CLK
clk => cpuregs[14][22].CLK
clk => cpuregs[14][23].CLK
clk => cpuregs[14][24].CLK
clk => cpuregs[14][25].CLK
clk => cpuregs[14][26].CLK
clk => cpuregs[14][27].CLK
clk => cpuregs[14][28].CLK
clk => cpuregs[14][29].CLK
clk => cpuregs[14][30].CLK
clk => cpuregs[14][31].CLK
clk => cpuregs[13][0].CLK
clk => cpuregs[13][1].CLK
clk => cpuregs[13][2].CLK
clk => cpuregs[13][3].CLK
clk => cpuregs[13][4].CLK
clk => cpuregs[13][5].CLK
clk => cpuregs[13][6].CLK
clk => cpuregs[13][7].CLK
clk => cpuregs[13][8].CLK
clk => cpuregs[13][9].CLK
clk => cpuregs[13][10].CLK
clk => cpuregs[13][11].CLK
clk => cpuregs[13][12].CLK
clk => cpuregs[13][13].CLK
clk => cpuregs[13][14].CLK
clk => cpuregs[13][15].CLK
clk => cpuregs[13][16].CLK
clk => cpuregs[13][17].CLK
clk => cpuregs[13][18].CLK
clk => cpuregs[13][19].CLK
clk => cpuregs[13][20].CLK
clk => cpuregs[13][21].CLK
clk => cpuregs[13][22].CLK
clk => cpuregs[13][23].CLK
clk => cpuregs[13][24].CLK
clk => cpuregs[13][25].CLK
clk => cpuregs[13][26].CLK
clk => cpuregs[13][27].CLK
clk => cpuregs[13][28].CLK
clk => cpuregs[13][29].CLK
clk => cpuregs[13][30].CLK
clk => cpuregs[13][31].CLK
clk => cpuregs[12][0].CLK
clk => cpuregs[12][1].CLK
clk => cpuregs[12][2].CLK
clk => cpuregs[12][3].CLK
clk => cpuregs[12][4].CLK
clk => cpuregs[12][5].CLK
clk => cpuregs[12][6].CLK
clk => cpuregs[12][7].CLK
clk => cpuregs[12][8].CLK
clk => cpuregs[12][9].CLK
clk => cpuregs[12][10].CLK
clk => cpuregs[12][11].CLK
clk => cpuregs[12][12].CLK
clk => cpuregs[12][13].CLK
clk => cpuregs[12][14].CLK
clk => cpuregs[12][15].CLK
clk => cpuregs[12][16].CLK
clk => cpuregs[12][17].CLK
clk => cpuregs[12][18].CLK
clk => cpuregs[12][19].CLK
clk => cpuregs[12][20].CLK
clk => cpuregs[12][21].CLK
clk => cpuregs[12][22].CLK
clk => cpuregs[12][23].CLK
clk => cpuregs[12][24].CLK
clk => cpuregs[12][25].CLK
clk => cpuregs[12][26].CLK
clk => cpuregs[12][27].CLK
clk => cpuregs[12][28].CLK
clk => cpuregs[12][29].CLK
clk => cpuregs[12][30].CLK
clk => cpuregs[12][31].CLK
clk => cpuregs[11][0].CLK
clk => cpuregs[11][1].CLK
clk => cpuregs[11][2].CLK
clk => cpuregs[11][3].CLK
clk => cpuregs[11][4].CLK
clk => cpuregs[11][5].CLK
clk => cpuregs[11][6].CLK
clk => cpuregs[11][7].CLK
clk => cpuregs[11][8].CLK
clk => cpuregs[11][9].CLK
clk => cpuregs[11][10].CLK
clk => cpuregs[11][11].CLK
clk => cpuregs[11][12].CLK
clk => cpuregs[11][13].CLK
clk => cpuregs[11][14].CLK
clk => cpuregs[11][15].CLK
clk => cpuregs[11][16].CLK
clk => cpuregs[11][17].CLK
clk => cpuregs[11][18].CLK
clk => cpuregs[11][19].CLK
clk => cpuregs[11][20].CLK
clk => cpuregs[11][21].CLK
clk => cpuregs[11][22].CLK
clk => cpuregs[11][23].CLK
clk => cpuregs[11][24].CLK
clk => cpuregs[11][25].CLK
clk => cpuregs[11][26].CLK
clk => cpuregs[11][27].CLK
clk => cpuregs[11][28].CLK
clk => cpuregs[11][29].CLK
clk => cpuregs[11][30].CLK
clk => cpuregs[11][31].CLK
clk => cpuregs[10][0].CLK
clk => cpuregs[10][1].CLK
clk => cpuregs[10][2].CLK
clk => cpuregs[10][3].CLK
clk => cpuregs[10][4].CLK
clk => cpuregs[10][5].CLK
clk => cpuregs[10][6].CLK
clk => cpuregs[10][7].CLK
clk => cpuregs[10][8].CLK
clk => cpuregs[10][9].CLK
clk => cpuregs[10][10].CLK
clk => cpuregs[10][11].CLK
clk => cpuregs[10][12].CLK
clk => cpuregs[10][13].CLK
clk => cpuregs[10][14].CLK
clk => cpuregs[10][15].CLK
clk => cpuregs[10][16].CLK
clk => cpuregs[10][17].CLK
clk => cpuregs[10][18].CLK
clk => cpuregs[10][19].CLK
clk => cpuregs[10][20].CLK
clk => cpuregs[10][21].CLK
clk => cpuregs[10][22].CLK
clk => cpuregs[10][23].CLK
clk => cpuregs[10][24].CLK
clk => cpuregs[10][25].CLK
clk => cpuregs[10][26].CLK
clk => cpuregs[10][27].CLK
clk => cpuregs[10][28].CLK
clk => cpuregs[10][29].CLK
clk => cpuregs[10][30].CLK
clk => cpuregs[10][31].CLK
clk => cpuregs[9][0].CLK
clk => cpuregs[9][1].CLK
clk => cpuregs[9][2].CLK
clk => cpuregs[9][3].CLK
clk => cpuregs[9][4].CLK
clk => cpuregs[9][5].CLK
clk => cpuregs[9][6].CLK
clk => cpuregs[9][7].CLK
clk => cpuregs[9][8].CLK
clk => cpuregs[9][9].CLK
clk => cpuregs[9][10].CLK
clk => cpuregs[9][11].CLK
clk => cpuregs[9][12].CLK
clk => cpuregs[9][13].CLK
clk => cpuregs[9][14].CLK
clk => cpuregs[9][15].CLK
clk => cpuregs[9][16].CLK
clk => cpuregs[9][17].CLK
clk => cpuregs[9][18].CLK
clk => cpuregs[9][19].CLK
clk => cpuregs[9][20].CLK
clk => cpuregs[9][21].CLK
clk => cpuregs[9][22].CLK
clk => cpuregs[9][23].CLK
clk => cpuregs[9][24].CLK
clk => cpuregs[9][25].CLK
clk => cpuregs[9][26].CLK
clk => cpuregs[9][27].CLK
clk => cpuregs[9][28].CLK
clk => cpuregs[9][29].CLK
clk => cpuregs[9][30].CLK
clk => cpuregs[9][31].CLK
clk => cpuregs[8][0].CLK
clk => cpuregs[8][1].CLK
clk => cpuregs[8][2].CLK
clk => cpuregs[8][3].CLK
clk => cpuregs[8][4].CLK
clk => cpuregs[8][5].CLK
clk => cpuregs[8][6].CLK
clk => cpuregs[8][7].CLK
clk => cpuregs[8][8].CLK
clk => cpuregs[8][9].CLK
clk => cpuregs[8][10].CLK
clk => cpuregs[8][11].CLK
clk => cpuregs[8][12].CLK
clk => cpuregs[8][13].CLK
clk => cpuregs[8][14].CLK
clk => cpuregs[8][15].CLK
clk => cpuregs[8][16].CLK
clk => cpuregs[8][17].CLK
clk => cpuregs[8][18].CLK
clk => cpuregs[8][19].CLK
clk => cpuregs[8][20].CLK
clk => cpuregs[8][21].CLK
clk => cpuregs[8][22].CLK
clk => cpuregs[8][23].CLK
clk => cpuregs[8][24].CLK
clk => cpuregs[8][25].CLK
clk => cpuregs[8][26].CLK
clk => cpuregs[8][27].CLK
clk => cpuregs[8][28].CLK
clk => cpuregs[8][29].CLK
clk => cpuregs[8][30].CLK
clk => cpuregs[8][31].CLK
clk => cpuregs[7][0].CLK
clk => cpuregs[7][1].CLK
clk => cpuregs[7][2].CLK
clk => cpuregs[7][3].CLK
clk => cpuregs[7][4].CLK
clk => cpuregs[7][5].CLK
clk => cpuregs[7][6].CLK
clk => cpuregs[7][7].CLK
clk => cpuregs[7][8].CLK
clk => cpuregs[7][9].CLK
clk => cpuregs[7][10].CLK
clk => cpuregs[7][11].CLK
clk => cpuregs[7][12].CLK
clk => cpuregs[7][13].CLK
clk => cpuregs[7][14].CLK
clk => cpuregs[7][15].CLK
clk => cpuregs[7][16].CLK
clk => cpuregs[7][17].CLK
clk => cpuregs[7][18].CLK
clk => cpuregs[7][19].CLK
clk => cpuregs[7][20].CLK
clk => cpuregs[7][21].CLK
clk => cpuregs[7][22].CLK
clk => cpuregs[7][23].CLK
clk => cpuregs[7][24].CLK
clk => cpuregs[7][25].CLK
clk => cpuregs[7][26].CLK
clk => cpuregs[7][27].CLK
clk => cpuregs[7][28].CLK
clk => cpuregs[7][29].CLK
clk => cpuregs[7][30].CLK
clk => cpuregs[7][31].CLK
clk => cpuregs[6][0].CLK
clk => cpuregs[6][1].CLK
clk => cpuregs[6][2].CLK
clk => cpuregs[6][3].CLK
clk => cpuregs[6][4].CLK
clk => cpuregs[6][5].CLK
clk => cpuregs[6][6].CLK
clk => cpuregs[6][7].CLK
clk => cpuregs[6][8].CLK
clk => cpuregs[6][9].CLK
clk => cpuregs[6][10].CLK
clk => cpuregs[6][11].CLK
clk => cpuregs[6][12].CLK
clk => cpuregs[6][13].CLK
clk => cpuregs[6][14].CLK
clk => cpuregs[6][15].CLK
clk => cpuregs[6][16].CLK
clk => cpuregs[6][17].CLK
clk => cpuregs[6][18].CLK
clk => cpuregs[6][19].CLK
clk => cpuregs[6][20].CLK
clk => cpuregs[6][21].CLK
clk => cpuregs[6][22].CLK
clk => cpuregs[6][23].CLK
clk => cpuregs[6][24].CLK
clk => cpuregs[6][25].CLK
clk => cpuregs[6][26].CLK
clk => cpuregs[6][27].CLK
clk => cpuregs[6][28].CLK
clk => cpuregs[6][29].CLK
clk => cpuregs[6][30].CLK
clk => cpuregs[6][31].CLK
clk => cpuregs[5][0].CLK
clk => cpuregs[5][1].CLK
clk => cpuregs[5][2].CLK
clk => cpuregs[5][3].CLK
clk => cpuregs[5][4].CLK
clk => cpuregs[5][5].CLK
clk => cpuregs[5][6].CLK
clk => cpuregs[5][7].CLK
clk => cpuregs[5][8].CLK
clk => cpuregs[5][9].CLK
clk => cpuregs[5][10].CLK
clk => cpuregs[5][11].CLK
clk => cpuregs[5][12].CLK
clk => cpuregs[5][13].CLK
clk => cpuregs[5][14].CLK
clk => cpuregs[5][15].CLK
clk => cpuregs[5][16].CLK
clk => cpuregs[5][17].CLK
clk => cpuregs[5][18].CLK
clk => cpuregs[5][19].CLK
clk => cpuregs[5][20].CLK
clk => cpuregs[5][21].CLK
clk => cpuregs[5][22].CLK
clk => cpuregs[5][23].CLK
clk => cpuregs[5][24].CLK
clk => cpuregs[5][25].CLK
clk => cpuregs[5][26].CLK
clk => cpuregs[5][27].CLK
clk => cpuregs[5][28].CLK
clk => cpuregs[5][29].CLK
clk => cpuregs[5][30].CLK
clk => cpuregs[5][31].CLK
clk => cpuregs[4][0].CLK
clk => cpuregs[4][1].CLK
clk => cpuregs[4][2].CLK
clk => cpuregs[4][3].CLK
clk => cpuregs[4][4].CLK
clk => cpuregs[4][5].CLK
clk => cpuregs[4][6].CLK
clk => cpuregs[4][7].CLK
clk => cpuregs[4][8].CLK
clk => cpuregs[4][9].CLK
clk => cpuregs[4][10].CLK
clk => cpuregs[4][11].CLK
clk => cpuregs[4][12].CLK
clk => cpuregs[4][13].CLK
clk => cpuregs[4][14].CLK
clk => cpuregs[4][15].CLK
clk => cpuregs[4][16].CLK
clk => cpuregs[4][17].CLK
clk => cpuregs[4][18].CLK
clk => cpuregs[4][19].CLK
clk => cpuregs[4][20].CLK
clk => cpuregs[4][21].CLK
clk => cpuregs[4][22].CLK
clk => cpuregs[4][23].CLK
clk => cpuregs[4][24].CLK
clk => cpuregs[4][25].CLK
clk => cpuregs[4][26].CLK
clk => cpuregs[4][27].CLK
clk => cpuregs[4][28].CLK
clk => cpuregs[4][29].CLK
clk => cpuregs[4][30].CLK
clk => cpuregs[4][31].CLK
clk => cpuregs[3][0].CLK
clk => cpuregs[3][1].CLK
clk => cpuregs[3][2].CLK
clk => cpuregs[3][3].CLK
clk => cpuregs[3][4].CLK
clk => cpuregs[3][5].CLK
clk => cpuregs[3][6].CLK
clk => cpuregs[3][7].CLK
clk => cpuregs[3][8].CLK
clk => cpuregs[3][9].CLK
clk => cpuregs[3][10].CLK
clk => cpuregs[3][11].CLK
clk => cpuregs[3][12].CLK
clk => cpuregs[3][13].CLK
clk => cpuregs[3][14].CLK
clk => cpuregs[3][15].CLK
clk => cpuregs[3][16].CLK
clk => cpuregs[3][17].CLK
clk => cpuregs[3][18].CLK
clk => cpuregs[3][19].CLK
clk => cpuregs[3][20].CLK
clk => cpuregs[3][21].CLK
clk => cpuregs[3][22].CLK
clk => cpuregs[3][23].CLK
clk => cpuregs[3][24].CLK
clk => cpuregs[3][25].CLK
clk => cpuregs[3][26].CLK
clk => cpuregs[3][27].CLK
clk => cpuregs[3][28].CLK
clk => cpuregs[3][29].CLK
clk => cpuregs[3][30].CLK
clk => cpuregs[3][31].CLK
clk => cpuregs[2][0].CLK
clk => cpuregs[2][1].CLK
clk => cpuregs[2][2].CLK
clk => cpuregs[2][3].CLK
clk => cpuregs[2][4].CLK
clk => cpuregs[2][5].CLK
clk => cpuregs[2][6].CLK
clk => cpuregs[2][7].CLK
clk => cpuregs[2][8].CLK
clk => cpuregs[2][9].CLK
clk => cpuregs[2][10].CLK
clk => cpuregs[2][11].CLK
clk => cpuregs[2][12].CLK
clk => cpuregs[2][13].CLK
clk => cpuregs[2][14].CLK
clk => cpuregs[2][15].CLK
clk => cpuregs[2][16].CLK
clk => cpuregs[2][17].CLK
clk => cpuregs[2][18].CLK
clk => cpuregs[2][19].CLK
clk => cpuregs[2][20].CLK
clk => cpuregs[2][21].CLK
clk => cpuregs[2][22].CLK
clk => cpuregs[2][23].CLK
clk => cpuregs[2][24].CLK
clk => cpuregs[2][25].CLK
clk => cpuregs[2][26].CLK
clk => cpuregs[2][27].CLK
clk => cpuregs[2][28].CLK
clk => cpuregs[2][29].CLK
clk => cpuregs[2][30].CLK
clk => cpuregs[2][31].CLK
clk => cpuregs[1][0].CLK
clk => cpuregs[1][1].CLK
clk => cpuregs[1][2].CLK
clk => cpuregs[1][3].CLK
clk => cpuregs[1][4].CLK
clk => cpuregs[1][5].CLK
clk => cpuregs[1][6].CLK
clk => cpuregs[1][7].CLK
clk => cpuregs[1][8].CLK
clk => cpuregs[1][9].CLK
clk => cpuregs[1][10].CLK
clk => cpuregs[1][11].CLK
clk => cpuregs[1][12].CLK
clk => cpuregs[1][13].CLK
clk => cpuregs[1][14].CLK
clk => cpuregs[1][15].CLK
clk => cpuregs[1][16].CLK
clk => cpuregs[1][17].CLK
clk => cpuregs[1][18].CLK
clk => cpuregs[1][19].CLK
clk => cpuregs[1][20].CLK
clk => cpuregs[1][21].CLK
clk => cpuregs[1][22].CLK
clk => cpuregs[1][23].CLK
clk => cpuregs[1][24].CLK
clk => cpuregs[1][25].CLK
clk => cpuregs[1][26].CLK
clk => cpuregs[1][27].CLK
clk => cpuregs[1][28].CLK
clk => cpuregs[1][29].CLK
clk => cpuregs[1][30].CLK
clk => cpuregs[1][31].CLK
clk => cpuregs[0][0].CLK
clk => cpuregs[0][1].CLK
clk => cpuregs[0][2].CLK
clk => cpuregs[0][3].CLK
clk => cpuregs[0][4].CLK
clk => cpuregs[0][5].CLK
clk => cpuregs[0][6].CLK
clk => cpuregs[0][7].CLK
clk => cpuregs[0][8].CLK
clk => cpuregs[0][9].CLK
clk => cpuregs[0][10].CLK
clk => cpuregs[0][11].CLK
clk => cpuregs[0][12].CLK
clk => cpuregs[0][13].CLK
clk => cpuregs[0][14].CLK
clk => cpuregs[0][15].CLK
clk => cpuregs[0][16].CLK
clk => cpuregs[0][17].CLK
clk => cpuregs[0][18].CLK
clk => cpuregs[0][19].CLK
clk => cpuregs[0][20].CLK
clk => cpuregs[0][21].CLK
clk => cpuregs[0][22].CLK
clk => cpuregs[0][23].CLK
clk => cpuregs[0][24].CLK
clk => cpuregs[0][25].CLK
clk => cpuregs[0][26].CLK
clk => cpuregs[0][27].CLK
clk => cpuregs[0][28].CLK
clk => cpuregs[0][29].CLK
clk => cpuregs[0][30].CLK
clk => cpuregs[0][31].CLK
clk => decoded_imm[0].CLK
clk => decoded_imm[1].CLK
clk => decoded_imm[2].CLK
clk => decoded_imm[3].CLK
clk => decoded_imm[4].CLK
clk => decoded_imm[5].CLK
clk => decoded_imm[6].CLK
clk => decoded_imm[7].CLK
clk => decoded_imm[8].CLK
clk => decoded_imm[9].CLK
clk => decoded_imm[10].CLK
clk => decoded_imm[11].CLK
clk => decoded_imm[12].CLK
clk => decoded_imm[13].CLK
clk => decoded_imm[14].CLK
clk => decoded_imm[15].CLK
clk => decoded_imm[16].CLK
clk => decoded_imm[17].CLK
clk => decoded_imm[18].CLK
clk => decoded_imm[19].CLK
clk => decoded_imm[20].CLK
clk => decoded_imm[21].CLK
clk => decoded_imm[22].CLK
clk => decoded_imm[23].CLK
clk => decoded_imm[24].CLK
clk => decoded_imm[25].CLK
clk => decoded_imm[26].CLK
clk => decoded_imm[27].CLK
clk => decoded_imm[28].CLK
clk => decoded_imm[29].CLK
clk => decoded_imm[30].CLK
clk => decoded_imm[31].CLK
clk => is_sll_srl_sra.CLK
clk => is_jalr_addi_slti_sltiu_xori_ori_andi.CLK
clk => is_slli_srli_srai.CLK
clk => instr_timer.CLK
clk => instr_maskirq.CLK
clk => instr_setq.CLK
clk => instr_getq.CLK
clk => instr_fence.CLK
clk => instr_rdinstrh.CLK
clk => instr_rdinstr.CLK
clk => instr_rdcycleh.CLK
clk => instr_rdcycle.CLK
clk => instr_and.CLK
clk => instr_or.CLK
clk => instr_sra.CLK
clk => instr_srl.CLK
clk => instr_xor.CLK
clk => instr_sltu.CLK
clk => instr_slt.CLK
clk => instr_sll.CLK
clk => instr_sub.CLK
clk => instr_add.CLK
clk => instr_srai.CLK
clk => instr_srli.CLK
clk => instr_slli.CLK
clk => instr_andi.CLK
clk => instr_ori.CLK
clk => instr_xori.CLK
clk => instr_sltiu.CLK
clk => instr_slti.CLK
clk => instr_addi.CLK
clk => instr_sw.CLK
clk => instr_sh.CLK
clk => instr_sb.CLK
clk => instr_lhu.CLK
clk => instr_lbu.CLK
clk => instr_lw.CLK
clk => instr_lh.CLK
clk => instr_lb.CLK
clk => instr_bgeu.CLK
clk => instr_bltu.CLK
clk => instr_bge.CLK
clk => instr_blt.CLK
clk => instr_bne.CLK
clk => instr_beq.CLK
clk => compressed_instr.CLK
clk => decoded_rs2[0].CLK
clk => decoded_rs2[1].CLK
clk => decoded_rs2[2].CLK
clk => decoded_rs2[3].CLK
clk => decoded_rs2[4].CLK
clk => decoded_rs1[0].CLK
clk => decoded_rs1[1].CLK
clk => decoded_rs1[2].CLK
clk => decoded_rs1[3].CLK
clk => decoded_rs1[4].CLK
clk => decoded_rd[0].CLK
clk => decoded_rd[1].CLK
clk => decoded_rd[2].CLK
clk => decoded_rd[3].CLK
clk => decoded_rd[4].CLK
clk => decoded_imm_j[0].CLK
clk => decoded_imm_j[1].CLK
clk => decoded_imm_j[2].CLK
clk => decoded_imm_j[3].CLK
clk => decoded_imm_j[4].CLK
clk => decoded_imm_j[5].CLK
clk => decoded_imm_j[6].CLK
clk => decoded_imm_j[7].CLK
clk => decoded_imm_j[8].CLK
clk => decoded_imm_j[9].CLK
clk => decoded_imm_j[10].CLK
clk => decoded_imm_j[11].CLK
clk => decoded_imm_j[12].CLK
clk => decoded_imm_j[13].CLK
clk => decoded_imm_j[14].CLK
clk => decoded_imm_j[15].CLK
clk => decoded_imm_j[16].CLK
clk => decoded_imm_j[17].CLK
clk => decoded_imm_j[18].CLK
clk => decoded_imm_j[19].CLK
clk => decoded_imm_j[20].CLK
clk => decoded_imm_j[21].CLK
clk => decoded_imm_j[22].CLK
clk => decoded_imm_j[23].CLK
clk => decoded_imm_j[24].CLK
clk => decoded_imm_j[25].CLK
clk => decoded_imm_j[26].CLK
clk => decoded_imm_j[27].CLK
clk => decoded_imm_j[28].CLK
clk => decoded_imm_j[29].CLK
clk => decoded_imm_j[30].CLK
clk => decoded_imm_j[31].CLK
clk => is_alu_reg_reg.CLK
clk => is_alu_reg_imm.CLK
clk => is_sb_sh_sw.CLK
clk => is_lb_lh_lw_lbu_lhu.CLK
clk => is_beq_bne_blt_bge_bltu_bgeu.CLK
clk => instr_waitirq.CLK
clk => instr_retirq.CLK
clk => instr_jalr.CLK
clk => instr_jal.CLK
clk => instr_auipc.CLK
clk => instr_lui.CLK
clk => is_compare.CLK
clk => is_lbu_lhu_lw.CLK
clk => is_sltiu_bltu_sltu.CLK
clk => is_slti_blt_slt.CLK
clk => is_lui_auipc_jal_jalr_addi_add_sub.CLK
clk => is_lui_auipc_jal.CLK
clk => mem_instr~reg0.CLK
clk => mem_wdata[0]~reg0.CLK
clk => mem_wdata[1]~reg0.CLK
clk => mem_wdata[2]~reg0.CLK
clk => mem_wdata[3]~reg0.CLK
clk => mem_wdata[4]~reg0.CLK
clk => mem_wdata[5]~reg0.CLK
clk => mem_wdata[6]~reg0.CLK
clk => mem_wdata[7]~reg0.CLK
clk => mem_wdata[8]~reg0.CLK
clk => mem_wdata[9]~reg0.CLK
clk => mem_wdata[10]~reg0.CLK
clk => mem_wdata[11]~reg0.CLK
clk => mem_wdata[12]~reg0.CLK
clk => mem_wdata[13]~reg0.CLK
clk => mem_wdata[14]~reg0.CLK
clk => mem_wdata[15]~reg0.CLK
clk => mem_wdata[16]~reg0.CLK
clk => mem_wdata[17]~reg0.CLK
clk => mem_wdata[18]~reg0.CLK
clk => mem_wdata[19]~reg0.CLK
clk => mem_wdata[20]~reg0.CLK
clk => mem_wdata[21]~reg0.CLK
clk => mem_wdata[22]~reg0.CLK
clk => mem_wdata[23]~reg0.CLK
clk => mem_wdata[24]~reg0.CLK
clk => mem_wdata[25]~reg0.CLK
clk => mem_wdata[26]~reg0.CLK
clk => mem_wdata[27]~reg0.CLK
clk => mem_wdata[28]~reg0.CLK
clk => mem_wdata[29]~reg0.CLK
clk => mem_wdata[30]~reg0.CLK
clk => mem_wdata[31]~reg0.CLK
clk => mem_wstrb[0]~reg0.CLK
clk => mem_wstrb[1]~reg0.CLK
clk => mem_wstrb[2]~reg0.CLK
clk => mem_wstrb[3]~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_addr[18]~reg0.CLK
clk => mem_addr[19]~reg0.CLK
clk => mem_addr[20]~reg0.CLK
clk => mem_addr[21]~reg0.CLK
clk => mem_addr[22]~reg0.CLK
clk => mem_addr[23]~reg0.CLK
clk => mem_addr[24]~reg0.CLK
clk => mem_addr[25]~reg0.CLK
clk => mem_addr[26]~reg0.CLK
clk => mem_addr[27]~reg0.CLK
clk => mem_addr[28]~reg0.CLK
clk => mem_addr[29]~reg0.CLK
clk => mem_addr[30]~reg0.CLK
clk => mem_addr[31]~reg0.CLK
clk => mem_valid~reg0.CLK
clk => mem_state[0].CLK
clk => mem_state[1].CLK
clk => mem_rdata_q[0].CLK
clk => mem_rdata_q[1].CLK
clk => mem_rdata_q[2].CLK
clk => mem_rdata_q[3].CLK
clk => mem_rdata_q[4].CLK
clk => mem_rdata_q[5].CLK
clk => mem_rdata_q[6].CLK
clk => mem_rdata_q[7].CLK
clk => mem_rdata_q[8].CLK
clk => mem_rdata_q[9].CLK
clk => mem_rdata_q[10].CLK
clk => mem_rdata_q[11].CLK
clk => mem_rdata_q[12].CLK
clk => mem_rdata_q[13].CLK
clk => mem_rdata_q[14].CLK
clk => mem_rdata_q[15].CLK
clk => mem_rdata_q[16].CLK
clk => mem_rdata_q[17].CLK
clk => mem_rdata_q[18].CLK
clk => mem_rdata_q[19].CLK
clk => mem_rdata_q[20].CLK
clk => mem_rdata_q[21].CLK
clk => mem_rdata_q[22].CLK
clk => mem_rdata_q[23].CLK
clk => mem_rdata_q[24].CLK
clk => mem_rdata_q[25].CLK
clk => mem_rdata_q[26].CLK
clk => mem_rdata_q[27].CLK
clk => mem_rdata_q[28].CLK
clk => mem_rdata_q[29].CLK
clk => mem_rdata_q[30].CLK
clk => mem_rdata_q[31].CLK
clk => mem_wordsize~1.DATAIN
clk => cpu_state~8.DATAIN
clk => cpuregs_0__31__bypass[0]~0.CLK
clk => cpuregs_0__31__bypass[1]~1.CLK
clk => cpuregs_0__31__bypass[2]~2.CLK
clk => cpuregs_0__31__bypass[3]~3.CLK
clk => cpuregs_0__31__bypass[4]~4.CLK
clk => cpuregs_0__31__bypass[5]~5.CLK
clk => cpuregs_0__31__bypass[6]~6.CLK
clk => cpuregs_0__31__bypass[7]~7.CLK
clk => cpuregs_0__31__bypass[8]~8.CLK
clk => cpuregs_0__31__bypass[9]~9.CLK
clk => cpuregs_0__31__bypass[10]~10.CLK
clk => cpuregs_0__31__bypass[11]~11.CLK
clk => cpuregs_0__31__bypass[12]~12.CLK
clk => cpuregs_0__31__bypass[13]~13.CLK
clk => cpuregs_0__31__bypass[14]~14.CLK
clk => cpuregs_0__31__bypass[15]~15.CLK
clk => cpuregs_0__31__bypass[16]~16.CLK
clk => cpuregs_0__31__bypass[17]~17.CLK
clk => cpuregs_0__31__bypass[18]~18.CLK
clk => cpuregs_0__31__bypass[19]~19.CLK
clk => cpuregs_0__31__bypass[20]~20.CLK
clk => cpuregs_0__31__bypass[21]~21.CLK
clk => cpuregs_0__31__bypass[22]~22.CLK
clk => cpuregs_0__31__bypass[23]~23.CLK
clk => cpuregs_0__31__bypass[24]~24.CLK
clk => cpuregs_0__31__bypass[25]~25.CLK
clk => cpuregs_0__31__bypass[26]~26.CLK
clk => cpuregs_0__31__bypass[27]~27.CLK
clk => cpuregs_0__31__bypass[28]~28.CLK
clk => cpuregs_0__31__bypass[29]~29.CLK
clk => cpuregs_0__31__bypass[30]~30.CLK
clk => cpuregs_0__31__bypass[31]~31.CLK
clk => cpuregs_0__31__bypass[32]~32.CLK
clk => cpuregs_0__31__bypass[33]~33.CLK
clk => cpuregs_0__31__bypass[34]~34.CLK
clk => cpuregs_0__31__bypass[35]~35.CLK
clk => cpuregs_0__31__bypass[36]~36.CLK
clk => cpuregs_0__31__bypass[37]~37.CLK
clk => cpuregs_0__31__bypass[38]~38.CLK
clk => cpuregs_0__31__bypass[39]~39.CLK
clk => cpuregs_0__31__bypass[40]~40.CLK
clk => cpuregs_0__31__bypass[41]~41.CLK
clk => cpuregs_0__31__bypass[42]~42.CLK
clk => altsyncram:cpuregs[0][31]__1.clock0
clk => cpuregs_0__31__bypass[0].CLK
clk => cpuregs_0__31__bypass[1].CLK
clk => cpuregs_0__31__bypass[2].CLK
clk => cpuregs_0__31__bypass[3].CLK
clk => cpuregs_0__31__bypass[4].CLK
clk => cpuregs_0__31__bypass[5].CLK
clk => cpuregs_0__31__bypass[6].CLK
clk => cpuregs_0__31__bypass[7].CLK
clk => cpuregs_0__31__bypass[8].CLK
clk => cpuregs_0__31__bypass[9].CLK
clk => cpuregs_0__31__bypass[10].CLK
clk => cpuregs_0__31__bypass[11].CLK
clk => cpuregs_0__31__bypass[12].CLK
clk => cpuregs_0__31__bypass[13].CLK
clk => cpuregs_0__31__bypass[14].CLK
clk => cpuregs_0__31__bypass[15].CLK
clk => cpuregs_0__31__bypass[16].CLK
clk => cpuregs_0__31__bypass[17].CLK
clk => cpuregs_0__31__bypass[18].CLK
clk => cpuregs_0__31__bypass[19].CLK
clk => cpuregs_0__31__bypass[20].CLK
clk => cpuregs_0__31__bypass[21].CLK
clk => cpuregs_0__31__bypass[22].CLK
clk => cpuregs_0__31__bypass[23].CLK
clk => cpuregs_0__31__bypass[24].CLK
clk => cpuregs_0__31__bypass[25].CLK
clk => cpuregs_0__31__bypass[26].CLK
clk => cpuregs_0__31__bypass[27].CLK
clk => cpuregs_0__31__bypass[28].CLK
clk => cpuregs_0__31__bypass[29].CLK
clk => cpuregs_0__31__bypass[30].CLK
clk => cpuregs_0__31__bypass[31].CLK
clk => cpuregs_0__31__bypass[32].CLK
clk => cpuregs_0__31__bypass[33].CLK
clk => cpuregs_0__31__bypass[34].CLK
clk => cpuregs_0__31__bypass[35].CLK
clk => cpuregs_0__31__bypass[36].CLK
clk => cpuregs_0__31__bypass[37].CLK
clk => cpuregs_0__31__bypass[38].CLK
clk => cpuregs_0__31__bypass[39].CLK
clk => cpuregs_0__31__bypass[40].CLK
clk => cpuregs_0__31__bypass[41].CLK
clk => cpuregs_0__31__bypass[42].CLK
clk => altsyncram:cpuregs[0][31]__2.clock0
resetn => comb.IN1
resetn => mem_la_write.IN1
resetn => mem_la_read.IN1
resetn => always16.IN1
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => always18.IN1
resetn => always18.IN1
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => latched_store.OUTPUTSELECT
resetn => latched_stalu.OUTPUTSELECT
resetn => latched_branch.OUTPUTSELECT
resetn => latched_is_lu.OUTPUTSELECT
resetn => latched_is_lh.OUTPUTSELECT
resetn => latched_is_lb.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => trap.OUTPUTSELECT
resetn => mem_do_rinst.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_do_prefetch.OUTPUTSELECT
resetn => decoder_trigger.OUTPUTSELECT
resetn => set_mem_do_rinst.OUTPUTSELECT
resetn => set_mem_do_wdata.OUTPUTSELECT
resetn => decoder_pseudo_trigger.OUTPUTSELECT
resetn => set_mem_do_rdata.OUTPUTSELECT
resetn => always5.IN0
resetn => always5.IN1
resetn => always18.IN1
resetn => is_beq_bne_blt_bge_bltu_bgeu.OUTPUTSELECT
resetn => is_compare.OUTPUTSELECT
resetn => instr_beq.OUTPUTSELECT
resetn => instr_bne.OUTPUTSELECT
resetn => instr_blt.OUTPUTSELECT
resetn => instr_bge.OUTPUTSELECT
resetn => instr_bltu.OUTPUTSELECT
resetn => instr_bgeu.OUTPUTSELECT
resetn => instr_addi.OUTPUTSELECT
resetn => instr_slti.OUTPUTSELECT
resetn => instr_sltiu.OUTPUTSELECT
resetn => instr_xori.OUTPUTSELECT
resetn => instr_ori.OUTPUTSELECT
resetn => instr_andi.OUTPUTSELECT
resetn => instr_add.OUTPUTSELECT
resetn => instr_sub.OUTPUTSELECT
resetn => instr_sll.OUTPUTSELECT
resetn => instr_slt.OUTPUTSELECT
resetn => instr_sltu.OUTPUTSELECT
resetn => instr_xor.OUTPUTSELECT
resetn => instr_srl.OUTPUTSELECT
resetn => instr_sra.OUTPUTSELECT
resetn => instr_or.OUTPUTSELECT
resetn => instr_and.OUTPUTSELECT
resetn => instr_fence.OUTPUTSELECT
resetn => mem_state.OUTPUTSELECT
resetn => mem_state.OUTPUTSELECT
resetn => pcpi_valid~reg0.ENA
resetn => eoi[31]~reg0.ENA
resetn => eoi[30]~reg0.ENA
resetn => eoi[29]~reg0.ENA
resetn => eoi[28]~reg0.ENA
resetn => eoi[27]~reg0.ENA
resetn => eoi[26]~reg0.ENA
resetn => eoi[25]~reg0.ENA
resetn => eoi[24]~reg0.ENA
resetn => eoi[23]~reg0.ENA
resetn => eoi[22]~reg0.ENA
resetn => eoi[21]~reg0.ENA
resetn => eoi[20]~reg0.ENA
resetn => eoi[19]~reg0.ENA
resetn => eoi[18]~reg0.ENA
resetn => eoi[17]~reg0.ENA
resetn => eoi[16]~reg0.ENA
resetn => eoi[15]~reg0.ENA
resetn => eoi[14]~reg0.ENA
resetn => eoi[13]~reg0.ENA
resetn => eoi[12]~reg0.ENA
resetn => eoi[11]~reg0.ENA
resetn => eoi[10]~reg0.ENA
resetn => eoi[9]~reg0.ENA
resetn => eoi[8]~reg0.ENA
resetn => eoi[7]~reg0.ENA
resetn => eoi[6]~reg0.ENA
resetn => eoi[5]~reg0.ENA
resetn => eoi[4]~reg0.ENA
resetn => eoi[3]~reg0.ENA
resetn => eoi[2]~reg0.ENA
resetn => eoi[1]~reg0.ENA
resetn => eoi[0]~reg0.ENA
resetn => latched_compr.ENA
resetn => reg_op1[31].ENA
resetn => reg_op1[30].ENA
resetn => reg_op1[29].ENA
resetn => reg_op1[28].ENA
resetn => reg_op1[27].ENA
resetn => reg_op1[26].ENA
resetn => reg_op1[25].ENA
resetn => reg_op1[24].ENA
resetn => reg_op1[23].ENA
resetn => reg_op1[22].ENA
resetn => reg_op1[21].ENA
resetn => reg_op1[20].ENA
resetn => reg_op1[19].ENA
resetn => reg_op1[18].ENA
resetn => reg_op1[17].ENA
resetn => reg_op1[16].ENA
resetn => reg_op1[15].ENA
resetn => reg_op1[14].ENA
resetn => reg_op1[13].ENA
resetn => reg_op1[12].ENA
resetn => reg_op1[11].ENA
resetn => reg_op1[10].ENA
resetn => reg_op1[9].ENA
resetn => reg_op1[8].ENA
resetn => reg_op1[7].ENA
resetn => reg_op1[6].ENA
resetn => reg_op1[5].ENA
resetn => reg_op1[4].ENA
resetn => reg_op1[3].ENA
resetn => reg_op1[2].ENA
resetn => reg_op1[1].ENA
resetn => reg_op1[0].ENA
resetn => reg_op2[31].ENA
resetn => reg_op2[30].ENA
resetn => reg_op2[29].ENA
resetn => reg_op2[28].ENA
resetn => reg_op2[27].ENA
resetn => reg_op2[26].ENA
resetn => reg_op2[25].ENA
resetn => reg_op2[24].ENA
resetn => reg_op2[23].ENA
resetn => reg_op2[22].ENA
resetn => reg_op2[21].ENA
resetn => reg_op2[20].ENA
resetn => reg_op2[19].ENA
resetn => reg_op2[18].ENA
resetn => reg_op2[17].ENA
resetn => reg_op2[16].ENA
resetn => reg_op2[15].ENA
resetn => reg_op2[14].ENA
resetn => reg_op2[13].ENA
resetn => reg_op2[12].ENA
resetn => reg_op2[11].ENA
resetn => reg_op2[10].ENA
resetn => reg_op2[9].ENA
resetn => reg_op2[8].ENA
resetn => reg_op2[7].ENA
resetn => reg_op2[6].ENA
resetn => reg_op2[5].ENA
resetn => reg_op2[4].ENA
resetn => reg_op2[3].ENA
resetn => reg_op2[2].ENA
resetn => reg_op2[1].ENA
resetn => reg_op2[0].ENA
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector27.IN2
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector26.IN2
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector25.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector24.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector23.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector22.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector21.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector20.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector19.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector18.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector17.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector16.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector15.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector14.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector13.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector12.IN2
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
led_reg[0] <= cpuregs[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_reg[1] <= cpuregs[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_reg[2] <= cpuregs[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_reg[3] <= cpuregs[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_reg[4] <= cpuregs[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_reg[5] <= cpuregs[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_reg[6] <= cpuregs[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_reg[7] <= cpuregs[6][7].DB_MAX_OUTPUT_PORT_TYPE
led_reg[8] <= cpuregs[6][8].DB_MAX_OUTPUT_PORT_TYPE
led_reg[9] <= cpuregs[6][9].DB_MAX_OUTPUT_PORT_TYPE
led_reg[10] <= cpuregs[6][10].DB_MAX_OUTPUT_PORT_TYPE
led_reg[11] <= cpuregs[6][11].DB_MAX_OUTPUT_PORT_TYPE
led_reg[12] <= cpuregs[6][12].DB_MAX_OUTPUT_PORT_TYPE
led_reg[13] <= cpuregs[6][13].DB_MAX_OUTPUT_PORT_TYPE
led_reg[14] <= cpuregs[6][14].DB_MAX_OUTPUT_PORT_TYPE
led_reg[15] <= cpuregs[6][15].DB_MAX_OUTPUT_PORT_TYPE
led_reg[16] <= cpuregs[6][16].DB_MAX_OUTPUT_PORT_TYPE
led_reg[17] <= cpuregs[6][17].DB_MAX_OUTPUT_PORT_TYPE
led_reg[18] <= cpuregs[6][18].DB_MAX_OUTPUT_PORT_TYPE
led_reg[19] <= cpuregs[6][19].DB_MAX_OUTPUT_PORT_TYPE
led_reg[20] <= cpuregs[6][20].DB_MAX_OUTPUT_PORT_TYPE
led_reg[21] <= cpuregs[6][21].DB_MAX_OUTPUT_PORT_TYPE
led_reg[22] <= cpuregs[6][22].DB_MAX_OUTPUT_PORT_TYPE
led_reg[23] <= cpuregs[6][23].DB_MAX_OUTPUT_PORT_TYPE
led_reg[24] <= cpuregs[6][24].DB_MAX_OUTPUT_PORT_TYPE
led_reg[25] <= cpuregs[6][25].DB_MAX_OUTPUT_PORT_TYPE
led_reg[26] <= cpuregs[6][26].DB_MAX_OUTPUT_PORT_TYPE
led_reg[27] <= cpuregs[6][27].DB_MAX_OUTPUT_PORT_TYPE
led_reg[28] <= cpuregs[6][28].DB_MAX_OUTPUT_PORT_TYPE
led_reg[29] <= cpuregs[6][29].DB_MAX_OUTPUT_PORT_TYPE
led_reg[30] <= cpuregs[6][30].DB_MAX_OUTPUT_PORT_TYPE
led_reg[31] <= cpuregs[6][31].DB_MAX_OUTPUT_PORT_TYPE
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= <GND>
pcpi_insn[1] <= <GND>
pcpi_insn[2] <= <GND>
pcpi_insn[3] <= <GND>
pcpi_insn[4] <= <GND>
pcpi_insn[5] <= <GND>
pcpi_insn[6] <= <GND>
pcpi_insn[7] <= <GND>
pcpi_insn[8] <= <GND>
pcpi_insn[9] <= <GND>
pcpi_insn[10] <= <GND>
pcpi_insn[11] <= <GND>
pcpi_insn[12] <= <GND>
pcpi_insn[13] <= <GND>
pcpi_insn[14] <= <GND>
pcpi_insn[15] <= <GND>
pcpi_insn[16] <= <GND>
pcpi_insn[17] <= <GND>
pcpi_insn[18] <= <GND>
pcpi_insn[19] <= <GND>
pcpi_insn[20] <= <GND>
pcpi_insn[21] <= <GND>
pcpi_insn[22] <= <GND>
pcpi_insn[23] <= <GND>
pcpi_insn[24] <= <GND>
pcpi_insn[25] <= <GND>
pcpi_insn[26] <= <GND>
pcpi_insn[27] <= <GND>
pcpi_insn[28] <= <GND>
pcpi_insn[29] <= <GND>
pcpi_insn[30] <= <GND>
pcpi_insn[31] <= <GND>
pcpi_rs1[0] <= reg_op1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= reg_op1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= reg_op1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= reg_op1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= reg_op1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= reg_op1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= reg_op1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= reg_op1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= reg_op1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= reg_op1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= reg_op1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= reg_op1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= reg_op1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= reg_op1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= reg_op1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= reg_op1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= reg_op1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= reg_op1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= reg_op1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= reg_op1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= reg_op1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= reg_op1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= reg_op1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= reg_op1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= reg_op1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= reg_op1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= reg_op1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= reg_op1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= reg_op1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= reg_op1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= reg_op1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= reg_op1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= reg_op2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= reg_op2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= reg_op2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= reg_op2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= reg_op2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= reg_op2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= reg_op2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= reg_op2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= reg_op2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= reg_op2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= reg_op2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= reg_op2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= reg_op2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= reg_op2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= reg_op2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= reg_op2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= reg_op2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= reg_op2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= reg_op2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= reg_op2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= reg_op2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= reg_op2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= reg_op2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= reg_op2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => ~NO_FANOUT~
irq[1] => ~NO_FANOUT~
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|picorv32:cpu|altsyncram:cpuregs[0][31]__1
wren_a => altsyncram_5io1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5io1:auto_generated.data_a[0]
data_a[1] => altsyncram_5io1:auto_generated.data_a[1]
data_a[2] => altsyncram_5io1:auto_generated.data_a[2]
data_a[3] => altsyncram_5io1:auto_generated.data_a[3]
data_a[4] => altsyncram_5io1:auto_generated.data_a[4]
data_a[5] => altsyncram_5io1:auto_generated.data_a[5]
data_a[6] => altsyncram_5io1:auto_generated.data_a[6]
data_a[7] => altsyncram_5io1:auto_generated.data_a[7]
data_a[8] => altsyncram_5io1:auto_generated.data_a[8]
data_a[9] => altsyncram_5io1:auto_generated.data_a[9]
data_a[10] => altsyncram_5io1:auto_generated.data_a[10]
data_a[11] => altsyncram_5io1:auto_generated.data_a[11]
data_a[12] => altsyncram_5io1:auto_generated.data_a[12]
data_a[13] => altsyncram_5io1:auto_generated.data_a[13]
data_a[14] => altsyncram_5io1:auto_generated.data_a[14]
data_a[15] => altsyncram_5io1:auto_generated.data_a[15]
data_a[16] => altsyncram_5io1:auto_generated.data_a[16]
data_a[17] => altsyncram_5io1:auto_generated.data_a[17]
data_a[18] => altsyncram_5io1:auto_generated.data_a[18]
data_a[19] => altsyncram_5io1:auto_generated.data_a[19]
data_a[20] => altsyncram_5io1:auto_generated.data_a[20]
data_a[21] => altsyncram_5io1:auto_generated.data_a[21]
data_a[22] => altsyncram_5io1:auto_generated.data_a[22]
data_a[23] => altsyncram_5io1:auto_generated.data_a[23]
data_a[24] => altsyncram_5io1:auto_generated.data_a[24]
data_a[25] => altsyncram_5io1:auto_generated.data_a[25]
data_a[26] => altsyncram_5io1:auto_generated.data_a[26]
data_a[27] => altsyncram_5io1:auto_generated.data_a[27]
data_a[28] => altsyncram_5io1:auto_generated.data_a[28]
data_a[29] => altsyncram_5io1:auto_generated.data_a[29]
data_a[30] => altsyncram_5io1:auto_generated.data_a[30]
data_a[31] => altsyncram_5io1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_5io1:auto_generated.address_a[0]
address_a[1] => altsyncram_5io1:auto_generated.address_a[1]
address_a[2] => altsyncram_5io1:auto_generated.address_a[2]
address_a[3] => altsyncram_5io1:auto_generated.address_a[3]
address_a[4] => altsyncram_5io1:auto_generated.address_a[4]
address_b[0] => altsyncram_5io1:auto_generated.address_b[0]
address_b[1] => altsyncram_5io1:auto_generated.address_b[1]
address_b[2] => altsyncram_5io1:auto_generated.address_b[2]
address_b[3] => altsyncram_5io1:auto_generated.address_b[3]
address_b[4] => altsyncram_5io1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_5io1:auto_generated.addressstall_b
clock0 => altsyncram_5io1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5io1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5io1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5io1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5io1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5io1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5io1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5io1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5io1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5io1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5io1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5io1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5io1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5io1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5io1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5io1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5io1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5io1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5io1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5io1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5io1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5io1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5io1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5io1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5io1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5io1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5io1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5io1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5io1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5io1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5io1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5io1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5io1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|picorv32:cpu|altsyncram:cpuregs[0][31]__1|altsyncram_5io1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|picorv32:cpu|altsyncram:cpuregs[0][31]__2
wren_a => altsyncram_5io1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5io1:auto_generated.data_a[0]
data_a[1] => altsyncram_5io1:auto_generated.data_a[1]
data_a[2] => altsyncram_5io1:auto_generated.data_a[2]
data_a[3] => altsyncram_5io1:auto_generated.data_a[3]
data_a[4] => altsyncram_5io1:auto_generated.data_a[4]
data_a[5] => altsyncram_5io1:auto_generated.data_a[5]
data_a[6] => altsyncram_5io1:auto_generated.data_a[6]
data_a[7] => altsyncram_5io1:auto_generated.data_a[7]
data_a[8] => altsyncram_5io1:auto_generated.data_a[8]
data_a[9] => altsyncram_5io1:auto_generated.data_a[9]
data_a[10] => altsyncram_5io1:auto_generated.data_a[10]
data_a[11] => altsyncram_5io1:auto_generated.data_a[11]
data_a[12] => altsyncram_5io1:auto_generated.data_a[12]
data_a[13] => altsyncram_5io1:auto_generated.data_a[13]
data_a[14] => altsyncram_5io1:auto_generated.data_a[14]
data_a[15] => altsyncram_5io1:auto_generated.data_a[15]
data_a[16] => altsyncram_5io1:auto_generated.data_a[16]
data_a[17] => altsyncram_5io1:auto_generated.data_a[17]
data_a[18] => altsyncram_5io1:auto_generated.data_a[18]
data_a[19] => altsyncram_5io1:auto_generated.data_a[19]
data_a[20] => altsyncram_5io1:auto_generated.data_a[20]
data_a[21] => altsyncram_5io1:auto_generated.data_a[21]
data_a[22] => altsyncram_5io1:auto_generated.data_a[22]
data_a[23] => altsyncram_5io1:auto_generated.data_a[23]
data_a[24] => altsyncram_5io1:auto_generated.data_a[24]
data_a[25] => altsyncram_5io1:auto_generated.data_a[25]
data_a[26] => altsyncram_5io1:auto_generated.data_a[26]
data_a[27] => altsyncram_5io1:auto_generated.data_a[27]
data_a[28] => altsyncram_5io1:auto_generated.data_a[28]
data_a[29] => altsyncram_5io1:auto_generated.data_a[29]
data_a[30] => altsyncram_5io1:auto_generated.data_a[30]
data_a[31] => altsyncram_5io1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_5io1:auto_generated.address_a[0]
address_a[1] => altsyncram_5io1:auto_generated.address_a[1]
address_a[2] => altsyncram_5io1:auto_generated.address_a[2]
address_a[3] => altsyncram_5io1:auto_generated.address_a[3]
address_a[4] => altsyncram_5io1:auto_generated.address_a[4]
address_b[0] => altsyncram_5io1:auto_generated.address_b[0]
address_b[1] => altsyncram_5io1:auto_generated.address_b[1]
address_b[2] => altsyncram_5io1:auto_generated.address_b[2]
address_b[3] => altsyncram_5io1:auto_generated.address_b[3]
address_b[4] => altsyncram_5io1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_5io1:auto_generated.addressstall_b
clock0 => altsyncram_5io1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5io1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5io1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5io1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5io1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5io1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5io1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5io1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5io1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5io1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5io1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5io1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5io1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5io1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5io1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5io1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5io1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5io1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5io1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5io1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5io1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5io1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5io1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5io1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5io1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5io1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5io1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5io1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5io1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5io1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5io1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5io1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5io1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|picorv32:cpu|altsyncram:cpuregs[0][31]__2|altsyncram_5io1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


