

================================================================
== Vitis HLS Report for 'maxp2d_6272u_2u_2u_s'
================================================================
* Date:           Tue Oct 18 21:03:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.112 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6279|     6279|  62.790 us|  62.790 us|  6279|  6279|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_390_1  |     6277|     6277|         7|          1|          1|  6272|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 10 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_f_map_out131, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_32_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_feature_map_stream124, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln390 = store i13 0, i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 15 'store' 'store_ln390' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln390 = br void %for.body8" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 16 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_1 = load i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 17 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln390 = icmp_eq  i13 %w_1, i13 6272" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 18 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6272, i64 6272, i64 6272"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%w_2 = add i13 %w_1, i13 1" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 20 'add' 'w_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %for.body8.split, void %for.end56" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 21 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln390 = store i13 %w_2, i13 %w" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 22 'store' 'store_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 23 [1/1] (2.10ns)   --->   "%maxp2d_32_window_stream_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %maxp2d_32_window_stream" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'maxp2d_32_window_stream_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %maxp2d_32_window_stream_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 32, i32 63" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 64, i32 95" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %maxp2d_32_window_stream_read, i32 96, i32 127" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_window_elements = bitcast i32 %trunc_ln145" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'bitcast' 'temp_window_elements' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.91ns)   --->   "%cmp = fcmp_ogt  i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 29 'fcmp' 'cmp' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%temp_window_elements_2 = bitcast i32 %trunc_ln145_9" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitcast' 'temp_window_elements_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.91ns)   --->   "%cmp = fcmp_ogt  i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 31 'fcmp' 'cmp' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.28ns)   --->   "%max_1 = select i1 %cmp, i32 %temp_window_elements, i32 -inf" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 32 'select' 'max_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [2/2] (1.91ns)   --->   "%cmp11_s = fcmp_ogt  i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 33 'fcmp' 'cmp11_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%max_4 = bitcast i32 %trunc_ln145_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'bitcast' 'max_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.91ns)   --->   "%cmp11_s = fcmp_ogt  i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 35 'fcmp' 'cmp11_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.28ns)   --->   "%max_3 = select i1 %cmp11_s, i32 %temp_window_elements_2, i32 %max_1" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 36 'select' 'max_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (1.91ns)   --->   "%cmp11_1 = fcmp_ogt  i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 37 'fcmp' 'cmp11_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.11>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%max_6 = bitcast i32 %trunc_ln145_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'bitcast' 'max_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (1.91ns)   --->   "%cmp11_1 = fcmp_ogt  i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 39 'fcmp' 'cmp11_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.28ns)   --->   "%max_5 = select i1 %cmp11_1, i32 %max_4, i32 %max_3" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 40 'select' 'max_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [2/2] (1.91ns)   --->   "%cmp11_1_1 = fcmp_ogt  i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 41 'fcmp' 'cmp11_1_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.11>
ST_6 : Operation 42 [1/2] (1.91ns)   --->   "%cmp11_1_1 = fcmp_ogt  i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 42 'fcmp' 'cmp11_1_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%max_7 = select i1 %cmp11_1_1, i32 %max_6, i32 %max_5" [forward_prop/src/forward_prop.cpp:400]   --->   Operation 43 'select' 'max_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [2/2] (1.91ns)   --->   "%activation_elements = fcmp_oeq  i32 %temp_window_elements, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 44 'fcmp' 'activation_elements' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [2/2] (1.91ns)   --->   "%activation_elements_1 = fcmp_oeq  i32 %temp_window_elements_2, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 45 'fcmp' 'activation_elements_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [2/2] (1.91ns)   --->   "%activation_elements_2 = fcmp_oeq  i32 %max_4, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 46 'fcmp' 'activation_elements_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [2/2] (1.91ns)   --->   "%activation_elements_3 = fcmp_oeq  i32 %max_6, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 47 'fcmp' 'activation_elements_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln414 = ret" [forward_prop/src/forward_prop.cpp:414]   --->   Operation 60 'ret' 'ret_ln414' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln393 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:393]   --->   Operation 48 'specpipeline' 'specpipeline_ln393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (1.91ns)   --->   "%activation_elements = fcmp_oeq  i32 %temp_window_elements, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 50 'fcmp' 'activation_elements' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/2] (1.91ns)   --->   "%activation_elements_1 = fcmp_oeq  i32 %temp_window_elements_2, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 51 'fcmp' 'activation_elements_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/2] (1.91ns)   --->   "%activation_elements_2 = fcmp_oeq  i32 %max_4, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 52 'fcmp' 'activation_elements_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/2] (1.91ns)   --->   "%activation_elements_3 = fcmp_oeq  i32 %max_6, i32 %max_7" [forward_prop/src/forward_prop.cpp:405]   --->   Operation 53 'fcmp' 'activation_elements_3' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %max_7" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %maxp2d_32_feature_map_stream124, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %activation_elements_3, i1 %activation_elements_2, i1 %activation_elements_1, i1 %activation_elements" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %maxp2d_32_activations_window_stream, i4 %tmp_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 6272> <FIFO>
ST_7 : Operation 58 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %maxp2d_32_f_map_out131, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6272> <FIFO>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln390 = br void %for.body8" [forward_prop/src/forward_prop.cpp:390]   --->   Operation 59 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	'alloca' operation ('w') [5]  (0 ns)
	'load' operation ('w', forward_prop/src/forward_prop.cpp:390) on local variable 'w' [13]  (0 ns)
	'add' operation ('w', forward_prop/src/forward_prop.cpp:390) [16]  (1.03 ns)
	'store' operation ('store_ln390', forward_prop/src/forward_prop.cpp:390) of variable 'w', forward_prop/src/forward_prop.cpp:390 on local variable 'w' [47]  (0.46 ns)

 <State 2>: 4.01ns
The critical path consists of the following:
	fifo read operation ('maxp2d_32_window_stream_read', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'maxp2d_32_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [21]  (2.1 ns)
	'fcmp' operation ('cmp', forward_prop/src/forward_prop.cpp:400) [30]  (1.91 ns)

 <State 3>: 4.11ns
The critical path consists of the following:
	'fcmp' operation ('cmp', forward_prop/src/forward_prop.cpp:400) [30]  (1.91 ns)
	'select' operation ('max', forward_prop/src/forward_prop.cpp:400) [31]  (0.286 ns)
	'fcmp' operation ('cmp11_s', forward_prop/src/forward_prop.cpp:400) [32]  (1.91 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'fcmp' operation ('cmp11_s', forward_prop/src/forward_prop.cpp:400) [32]  (1.91 ns)
	'select' operation ('max', forward_prop/src/forward_prop.cpp:400) [33]  (0.286 ns)
	'fcmp' operation ('cmp11_1', forward_prop/src/forward_prop.cpp:400) [34]  (1.91 ns)

 <State 5>: 4.11ns
The critical path consists of the following:
	'fcmp' operation ('cmp11_1', forward_prop/src/forward_prop.cpp:400) [34]  (1.91 ns)
	'select' operation ('max', forward_prop/src/forward_prop.cpp:400) [35]  (0.286 ns)
	'fcmp' operation ('cmp11_1_1', forward_prop/src/forward_prop.cpp:400) [36]  (1.91 ns)

 <State 6>: 4.11ns
The critical path consists of the following:
	'fcmp' operation ('cmp11_1_1', forward_prop/src/forward_prop.cpp:400) [36]  (1.91 ns)
	'select' operation ('max', forward_prop/src/forward_prop.cpp:400) [37]  (0.286 ns)
	'fcmp' operation ('activation.elements', forward_prop/src/forward_prop.cpp:405) [38]  (1.91 ns)

 <State 7>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('activation.elements', forward_prop/src/forward_prop.cpp:405) [38]  (1.91 ns)
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'maxp2d_32_activations_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [45]  (1.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
