# uart-vhdl
Full-featured AXI UART w/ parameterized TX/RX buffers, baud rate, and data width. I did this miniproject to learn VHDL so implementation might not be the cleanest.
