scr.major = 4;
scr.minor = 1;
scr.0.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0
scr.1.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0
scr.2.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_2_0
scr.3.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0
scr.4.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0
scr.5.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_3_0
scr.6.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0
scr.7.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0
scr.8.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_4_0
scr.9.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0
scr.10.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0
scr.11.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_5_0
scr.12.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0
scr.13.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0
scr.14.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_6_0
scr.15.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0
scr.16.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0
scr.17.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_7_0
scr.18.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0
scr.19.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0
scr.20.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_8_0
scr.21.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0
scr.22.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0
scr.23.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_9_0
scr.24.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0
scr.25.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0
scr.26.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_10_0
scr.27.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0
scr.28.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0
scr.29.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_11_0
scr.30.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0
scr.31.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0
scr.32.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_12_0
scr.33.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0
scr.34.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0
scr.35.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_13_0
scr.36.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0
scr.37.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0
scr.38.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_14_0
scr.39.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0
scr.40.0 = 0x00000000; # DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0
scr.41.0 = 0x00000000; # DMAAPB_AON_SECURITY_BITMASK_15_0
scr.42.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_0_0
scr.43.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_0_0
scr.44.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_0_0
scr.45.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_1_0
scr.46.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_1_0
scr.47.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_1_0
scr.48.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_2_0
scr.49.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_2_0
scr.50.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_2_0
scr.51.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_3_0
scr.52.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_3_0
scr.53.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_3_0
scr.54.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_4_0
scr.55.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_4_0
scr.56.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_4_0
scr.57.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_5_0
scr.58.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_5_0
scr.59.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_5_0
scr.60.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_6_0
scr.61.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_6_0
scr.62.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_6_0
scr.63.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_7_0
scr.64.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_7_0
scr.65.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_7_0
scr.66.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_8_0
scr.67.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_8_0
scr.68.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_8_0
scr.69.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_9_0
scr.70.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_9_0
scr.71.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_9_0
scr.72.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_10_0
scr.73.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_10_0
scr.74.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_10_0
scr.75.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_11_0
scr.76.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_11_0
scr.77.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_11_0
scr.78.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_12_0
scr.79.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_12_0
scr.80.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_12_0
scr.81.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_13_0
scr.82.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_13_0
scr.83.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_13_0
scr.84.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_14_0
scr.85.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_14_0
scr.86.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_14_0
scr.87.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG0_15_0
scr.88.0 = 0x00000000; # DMAAPB_BPMP_FIREWALL_ADDR_CONFIG1_15_0
scr.89.0 = 0x00000000; # DMAAPB_BPMP_SECURITY_BITMASK_15_0
scr.90.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_0_0
scr.91.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_0_0
scr.92.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_0_0
scr.93.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_1_0
scr.94.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_1_0
scr.95.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_1_0
scr.96.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_2_0
scr.97.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_2_0
scr.98.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_2_0
scr.99.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_3_0
scr.100.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_3_0
scr.101.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_3_0
scr.102.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_4_0
scr.103.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_4_0
scr.104.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_4_0
scr.105.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_5_0
scr.106.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_5_0
scr.107.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_5_0
scr.108.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_6_0
scr.109.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_6_0
scr.110.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_6_0
scr.111.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_7_0
scr.112.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_7_0
scr.113.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_7_0
scr.114.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_8_0
scr.115.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_8_0
scr.116.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_8_0
scr.117.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_9_0
scr.118.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_9_0
scr.119.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_9_0
scr.120.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_10_0
scr.121.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_10_0
scr.122.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_10_0
scr.123.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_11_0
scr.124.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_11_0
scr.125.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_11_0
scr.126.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_12_0
scr.127.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_12_0
scr.128.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_12_0
scr.129.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_13_0
scr.130.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_13_0
scr.131.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_13_0
scr.132.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_14_0
scr.133.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_14_0
scr.134.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_14_0
scr.135.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG0_15_0
scr.136.0 = 0x00000000; # DMAAPB_SCE_FIREWALL_ADDR_CONFIG1_15_0
scr.137.0 = 0x00000000; # DMAAPB_SCE_SECURITY_BITMASK_15_0
scr.138.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.139.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.140.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_1_0
scr.141.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.142.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.143.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_2_0
scr.144.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.145.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.146.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_3_0
scr.147.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.148.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.149.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_4_0
scr.150.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.151.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.152.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_5_0
scr.153.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.154.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.155.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_6_0
scr.156.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.157.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.158.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_7_0
scr.159.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.160.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.161.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_8_0
scr.162.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.163.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.164.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_9_0
scr.165.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.166.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.167.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_10_0
scr.168.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.169.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.170.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_11_0
scr.171.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.172.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.173.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_12_0
scr.174.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.175.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.176.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_13_0
scr.177.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.178.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.179.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_14_0
scr.180.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.181.0 = 0x00000000; # AONRMU_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.182.0 = 0x00000000; # AONRMU_BR_SECURITY_BITMASK_15_0
scr.183.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.184.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.185.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_0_0
scr.186.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.187.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.188.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_1_0
scr.189.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.190.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.191.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_2_0
scr.192.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.193.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.194.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_3_0
scr.195.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.196.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.197.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_4_0
scr.198.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.199.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.200.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_5_0
scr.201.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.202.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.203.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_6_0
scr.204.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.205.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.206.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_7_0
scr.207.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.208.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.209.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_8_0
scr.210.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.211.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.212.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_9_0
scr.213.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.214.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.215.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_10_0
scr.216.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.217.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.218.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_11_0
scr.219.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.220.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.221.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_12_0
scr.222.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.223.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.224.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_13_0
scr.225.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.226.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.227.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_14_0
scr.228.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.229.0 = 0x00000000; # AON_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.230.0 = 0x00000000; # AON_BR_SECURITY_BITMASK_15_0
scr.231.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.232.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.233.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_0_0
scr.234.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.235.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.236.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_1_0
scr.237.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.238.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.239.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_2_0
scr.240.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.241.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.242.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_3_0
scr.243.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.244.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.245.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_4_0
scr.246.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.247.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.248.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_5_0
scr.249.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.250.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.251.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_6_0
scr.252.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.253.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.254.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_7_0
scr.255.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.256.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.257.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_8_0
scr.258.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.259.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.260.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_9_0
scr.261.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.262.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.263.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_10_0
scr.264.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.265.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.266.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_11_0
scr.267.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.268.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.269.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_12_0
scr.270.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.271.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.272.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_13_0
scr.273.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.274.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.275.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_14_0
scr.276.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.277.0 = 0x00000000; # BPMP_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.278.0 = 0x00000000; # BPMP_BR_SECURITY_BITMASK_15_0
scr.279.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.280.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.281.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_0_0
scr.282.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.283.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.284.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_1_0
scr.285.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.286.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.287.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_2_0
scr.288.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.289.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.290.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_3_0
scr.291.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.292.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.293.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_4_0
scr.294.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.295.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.296.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_5_0
scr.297.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.298.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.299.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_6_0
scr.300.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.301.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.302.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_7_0
scr.303.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.304.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.305.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_8_0
scr.306.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.307.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.308.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_9_0
scr.309.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.310.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.311.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_10_0
scr.312.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.313.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.314.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_11_0
scr.315.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.316.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.317.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_12_0
scr.318.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.319.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.320.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_13_0
scr.321.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.322.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.323.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_14_0
scr.324.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.325.0 = 0x00000000; # SCE_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.326.0 = 0x00000000; # SCE_BR_SECURITY_BITMASK_15_0
scr.327.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.328.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.329.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_0_0
scr.330.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.331.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.332.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_1_0
scr.333.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.334.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.335.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_2_0
scr.336.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.337.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.338.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_3_0
scr.339.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.340.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.341.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_4_0
scr.342.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.343.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.344.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_5_0
scr.345.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.346.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.347.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_6_0
scr.348.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.349.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.350.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_7_0
scr.351.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.352.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.353.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_8_0
scr.354.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.355.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.356.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_9_0
scr.357.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.358.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.359.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_10_0
scr.360.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.361.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.362.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_11_0
scr.363.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.364.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.365.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_12_0
scr.366.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.367.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.368.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_13_0
scr.369.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.370.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.371.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_14_0
scr.372.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.373.0 = 0x00000000; # APE_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.374.0 = 0x00000000; # APE_BR_SECURITY_BITMASK_15_0
scr.375.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.376.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.377.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_0_0
scr.378.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.379.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.380.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_1_0
scr.381.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.382.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.383.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_2_0
scr.384.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.385.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.386.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_3_0
scr.387.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.388.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.389.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_4_0
scr.390.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.391.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.392.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_5_0
scr.393.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.394.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.395.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_6_0
scr.396.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.397.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.398.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_7_0
scr.399.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.400.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.401.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_8_0
scr.402.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.403.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.404.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_9_0
scr.405.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.406.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.407.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_10_0
scr.408.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.409.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.410.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_11_0
scr.411.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.412.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.413.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_12_0
scr.414.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.415.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.416.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_13_0
scr.417.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.418.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.419.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_14_0
scr.420.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.421.0 = 0x00000000; # PCIE_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.422.0 = 0x00000000; # PCIE_BR_SECURITY_BITMASK_15_0
scr.423.0 = 0x17000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.424.0 = 0x07FFFFFF; # GPU_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.425.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_0_0
scr.426.0 = 0x1B000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.427.0 = 0x07FFFFFF; # GPU_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.428.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_1_0
scr.429.0 = 0x1F000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.430.0 = 0x04FFFFFF; # GPU_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.431.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_2_0
scr.432.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.433.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.434.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_3_0
scr.435.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.436.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.437.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_4_0
scr.438.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.439.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.440.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_5_0
scr.441.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.442.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.443.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_6_0
scr.444.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.445.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.446.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_7_0
scr.447.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.448.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.449.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_8_0
scr.450.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.451.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.452.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_9_0
scr.453.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.454.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.455.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_10_0
scr.456.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.457.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.458.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_11_0
scr.459.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.460.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.461.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_12_0
scr.462.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.463.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.464.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_13_0
scr.465.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.466.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.467.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_14_0
scr.468.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.469.0 = 0x00000000; # GPU_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.470.0 = 0x00000000; # GPU_BR_SECURITY_BITMASK_15_0
scr.471.0 = 0x12000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.472.0 = 0x00FFFFFF; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.473.0 = 0x30000303; # SMMU0_BR_SECURITY_BITMASK_0_0
scr.474.0 = 0x02C00000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.475.0 = 0x0000FFFF; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.476.0 = 0x30000303; # SMMU0_BR_SECURITY_BITMASK_1_0
scr.477.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.478.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.479.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_2_0
scr.480.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.481.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.482.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_3_0
scr.483.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.484.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.485.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_4_0
scr.486.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.487.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.488.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_5_0
scr.489.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.490.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.491.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_6_0
scr.492.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.493.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.494.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_7_0
scr.495.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.496.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.497.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_8_0
scr.498.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.499.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.500.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_9_0
scr.501.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.502.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.503.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_10_0
scr.504.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.505.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.506.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_11_0
scr.507.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.508.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.509.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_12_0
scr.510.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.511.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.512.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_13_0
scr.513.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.514.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.515.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_14_0
scr.516.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.517.0 = 0x00000000; # SMMU0_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.518.0 = 0x00000000; # SMMU0_BR_SECURITY_BITMASK_15_0
scr.519.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.520.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.521.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_0_0
scr.522.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.523.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.524.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_1_0
scr.525.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.526.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.527.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_2_0
scr.528.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.529.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.530.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_3_0
scr.531.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.532.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.533.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_4_0
scr.534.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.535.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.536.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_5_0
scr.537.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.538.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.539.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_6_0
scr.540.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.541.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.542.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_7_0
scr.543.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.544.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.545.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_8_0
scr.546.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.547.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.548.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_9_0
scr.549.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.550.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.551.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_10_0
scr.552.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.553.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.554.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_11_0
scr.555.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.556.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.557.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_12_0
scr.558.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.559.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.560.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_13_0
scr.561.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.562.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.563.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_14_0
scr.564.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.565.0 = 0x00000000; # HOST1X_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.566.0 = 0x00000000; # HOST1X_BR_SECURITY_BITMASK_15_0
scr.567.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_0_0
scr.568.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_0_0
scr.569.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_0_0
scr.570.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_1_0
scr.571.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_1_0
scr.572.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_1_0
scr.573.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_2_0
scr.574.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_2_0
scr.575.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_2_0
scr.576.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_3_0
scr.577.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_3_0
scr.578.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_3_0
scr.579.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_4_0
scr.580.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_4_0
scr.581.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_4_0
scr.582.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_5_0
scr.583.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_5_0
scr.584.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_5_0
scr.585.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_6_0
scr.586.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_6_0
scr.587.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_6_0
scr.588.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_7_0
scr.589.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_7_0
scr.590.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_7_0
scr.591.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_8_0
scr.592.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_8_0
scr.593.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_8_0
scr.594.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_9_0
scr.595.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_9_0
scr.596.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_9_0
scr.597.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_10_0
scr.598.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_10_0
scr.599.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_10_0
scr.600.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_11_0
scr.601.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_11_0
scr.602.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_11_0
scr.603.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_12_0
scr.604.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_12_0
scr.605.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_12_0
scr.606.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_13_0
scr.607.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_13_0
scr.608.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_13_0
scr.609.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_14_0
scr.610.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_14_0
scr.611.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_14_0
scr.612.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG0_15_0
scr.613.0 = 0x00000000; # CCROC_BR_FIREWALL_ADDR_CONFIG1_15_0
scr.614.0 = 0x00000000; # CCROC_BR_SECURITY_BITMASK_15_0
scr.615.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_1_0
scr.616.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_1_0
scr.617.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_1_0
scr.618.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_2_0
scr.619.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_2_0
scr.620.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_2_0
scr.621.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_3_0
scr.622.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_3_0
scr.623.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_3_0
scr.624.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_4_0
scr.625.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_4_0
scr.626.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_4_0
scr.627.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_5_0
scr.628.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_5_0
scr.629.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_5_0
scr.630.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_6_0
scr.631.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_6_0
scr.632.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_6_0
scr.633.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_7_0
scr.634.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_7_0
scr.635.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_7_0
scr.636.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_8_0
scr.637.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_8_0
scr.638.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_8_0
scr.639.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_9_0
scr.640.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_9_0
scr.641.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_9_0
scr.642.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_10_0
scr.643.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_10_0
scr.644.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_10_0
scr.645.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_11_0
scr.646.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_11_0
scr.647.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_11_0
scr.648.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_12_0
scr.649.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_12_0
scr.650.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_12_0
scr.651.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_13_0
scr.652.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_13_0
scr.653.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_13_0
scr.654.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_14_0
scr.655.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_14_0
scr.656.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_14_0
scr.657.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG0_15_0
scr.658.0 = 0x00000000; # DMAAPB_1_FIREWALL_ADDR_CONFIG1_15_0
scr.659.0 = 0x00000000; # DMAAPB_1_SECURITY_BITMASK_15_0
scr.660.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_0_0
scr.661.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_0_0
scr.662.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_0_0
scr.663.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_1_0
scr.664.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_1_0
scr.665.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_1_0
scr.666.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_2_0
scr.667.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_2_0
scr.668.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_2_0
scr.669.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_3_0
scr.670.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_3_0
scr.671.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_3_0
scr.672.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_4_0
scr.673.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_4_0
scr.674.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_4_0
scr.675.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_5_0
scr.676.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_5_0
scr.677.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_5_0
scr.678.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_6_0
scr.679.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_6_0
scr.680.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_6_0
scr.681.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_7_0
scr.682.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_7_0
scr.683.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_7_0
scr.684.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_8_0
scr.685.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_8_0
scr.686.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_8_0
scr.687.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_9_0
scr.688.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_9_0
scr.689.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_9_0
scr.690.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_10_0
scr.691.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_10_0
scr.692.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_10_0
scr.693.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_11_0
scr.694.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_11_0
scr.695.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_11_0
scr.696.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_12_0
scr.697.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_12_0
scr.698.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_12_0
scr.699.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_13_0
scr.700.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_13_0
scr.701.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_13_0
scr.702.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_14_0
scr.703.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_14_0
scr.704.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_14_0
scr.705.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG0_15_0
scr.706.0 = 0x00000000; # DMAAPB_2_FIREWALL_ADDR_CONFIG1_15_0
scr.707.0 = 0x00000000; # DMAAPB_2_SECURITY_BITMASK_15_0
scr.708.0 = 0x02993700; # SAPB_3_FIREWALL_ADDR_CONFIG0_0_0
scr.709.0 = 0x000000FF; # SAPB_3_FIREWALL_ADDR_CONFIG1_0_0
scr.710.0 = 0x30000505; # SAPB_3_SECURITY_BITMASK_0_0
scr.711.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_1_0
scr.712.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_1_0
scr.713.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_1_0
scr.714.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_2_0
scr.715.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_2_0
scr.716.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_2_0
scr.717.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_3_0
scr.718.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_3_0
scr.719.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_3_0
scr.720.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_4_0
scr.721.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_4_0
scr.722.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_4_0
scr.723.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_5_0
scr.724.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_5_0
scr.725.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_5_0
scr.726.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_6_0
scr.727.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_6_0
scr.728.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_6_0
scr.729.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_7_0
scr.730.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_7_0
scr.731.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_7_0
scr.732.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_8_0
scr.733.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_8_0
scr.734.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_8_0
scr.735.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_9_0
scr.736.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_9_0
scr.737.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_9_0
scr.738.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_10_0
scr.739.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_10_0
scr.740.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_10_0
scr.741.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_11_0
scr.742.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_11_0
scr.743.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_11_0
scr.744.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_12_0
scr.745.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_12_0
scr.746.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_12_0
scr.747.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_13_0
scr.748.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_13_0
scr.749.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_13_0
scr.750.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_14_0
scr.751.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_14_0
scr.752.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_14_0
scr.753.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG0_15_0
scr.754.0 = 0x00000000; # SAPB_3_FIREWALL_ADDR_CONFIG1_15_0
scr.755.0 = 0x00000000; # SAPB_3_SECURITY_BITMASK_15_0
scr.756.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_0_0
scr.757.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_0_0
scr.758.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_0_0
scr.759.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_1_0
scr.760.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_1_0
scr.761.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_1_0
scr.762.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_2_0
scr.763.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_2_0
scr.764.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_2_0
scr.765.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_3_0
scr.766.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_3_0
scr.767.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_3_0
scr.768.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_4_0
scr.769.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_4_0
scr.770.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_4_0
scr.771.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_5_0
scr.772.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_5_0
scr.773.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_5_0
scr.774.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_6_0
scr.775.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_6_0
scr.776.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_6_0
scr.777.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_7_0
scr.778.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_7_0
scr.779.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_7_0
scr.780.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_8_0
scr.781.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_8_0
scr.782.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_8_0
scr.783.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_9_0
scr.784.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_9_0
scr.785.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_9_0
scr.786.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_10_0
scr.787.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_10_0
scr.788.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_10_0
scr.789.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_11_0
scr.790.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_11_0
scr.791.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_11_0
scr.792.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_12_0
scr.793.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_12_0
scr.794.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_12_0
scr.795.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_13_0
scr.796.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_13_0
scr.797.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_13_0
scr.798.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_14_0
scr.799.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_14_0
scr.800.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_14_0
scr.801.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG0_15_0
scr.802.0 = 0x00000000; # DMAAPB_4_FIREWALL_ADDR_CONFIG1_15_0
scr.803.0 = 0x00000000; # DMAAPB_4_SECURITY_BITMASK_15_0
scr.804.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_0_0
scr.805.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_0_0
scr.806.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_0_0
scr.807.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_1_0
scr.808.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_1_0
scr.809.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_1_0
scr.810.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_2_0
scr.811.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_2_0
scr.812.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_2_0
scr.813.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_3_0
scr.814.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_3_0
scr.815.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_3_0
scr.816.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_4_0
scr.817.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_4_0
scr.818.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_4_0
scr.819.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_5_0
scr.820.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_5_0
scr.821.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_5_0
scr.822.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_6_0
scr.823.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_6_0
scr.824.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_6_0
scr.825.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_7_0
scr.826.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_7_0
scr.827.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_7_0
scr.828.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_8_0
scr.829.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_8_0
scr.830.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_8_0
scr.831.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_9_0
scr.832.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_9_0
scr.833.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_9_0
scr.834.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_10_0
scr.835.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_10_0
scr.836.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_10_0
scr.837.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_11_0
scr.838.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_11_0
scr.839.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_11_0
scr.840.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_12_0
scr.841.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_12_0
scr.842.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_12_0
scr.843.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_13_0
scr.844.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_13_0
scr.845.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_13_0
scr.846.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_14_0
scr.847.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_14_0
scr.848.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_14_0
scr.849.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG0_15_0
scr.850.0 = 0x00000000; # DMAAPB_5_FIREWALL_ADDR_CONFIG1_15_0
scr.851.0 = 0x00000000; # DMAAPB_5_SECURITY_BITMASK_15_0
scr.852.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G3_0
scr.853.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G1_0
scr.854.0 = 0x00000080; # DMAAPB_1_NS_BLOCK1_G2_0
scr.855.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G5_0
scr.856.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G6_0
scr.857.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_TZ_0
scr.858.0 = 0xA8060000; # DMAAPB_5_NS_BLOCK3_G2_0
scr.859.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G5_0
scr.860.0 = 0x00000010; # DMAAPB_BPMP_NS_BLOCK2_G2_0
scr.861.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G3_0
scr.862.0 = 0x4E090000; # SAPB_3_NS_BLOCK10_G2_0
scr.863.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G7_0
scr.864.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G7_0
scr.865.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_TZ_0
scr.866.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G2_0
scr.867.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G4_0
scr.868.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_TZ_0
scr.869.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G1_0
scr.870.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G4_0
scr.871.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G7_0
scr.872.0 = 0x00000001; # DMAAPB_2_NS_BLOCK10_G2_0
scr.873.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G5_0
scr.874.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G3_0
scr.875.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G6_0
scr.876.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G4_0
scr.877.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G4_0
scr.878.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G2_0
scr.879.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G1_0
scr.880.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G3_0
scr.881.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G7_0
scr.882.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G1_0
scr.883.0 = 0x00000000; # SAPB_3_NS_BLOCK8_TZ_0
scr.884.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G7_0
scr.885.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G6_0
scr.886.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G4_0
scr.887.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G4_0
scr.888.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G5_0
scr.889.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G6_0
scr.890.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G5_0
scr.891.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G3_0
scr.892.0 = 0x00000008; # DMAAPB_5_NS_BLOCK1_G2_0
scr.893.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G2_0
scr.894.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G7_0
scr.895.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_TZ_0
scr.896.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G1_0
scr.897.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G2_0
scr.898.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_TZ_0
scr.899.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G1_0
scr.900.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G6_0
scr.901.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G7_0
scr.902.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G5_0
scr.903.0 = 0x00001000; # DMAAPB_2_NS_BLOCK8_G2_0
scr.904.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G5_0
scr.905.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G4_0
scr.906.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G4_0
scr.907.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G1_0
scr.908.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G2_0
scr.909.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G3_0
scr.910.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G1_0
scr.911.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G6_0
scr.912.0 = 0x00000000; # SAPB_3_NS_BLOCK6_TZ_0
scr.913.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G7_0
scr.914.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G3_0
scr.915.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G6_0
scr.916.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G3_0
scr.917.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G4_0
scr.918.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G3_0
scr.919.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G3_0
scr.920.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G1_0
scr.921.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_TZ_0
scr.922.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G5_0
scr.923.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_TZ_0
scr.924.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G2_0
scr.925.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G5_0
scr.926.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G1_0
scr.927.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G3_0
scr.928.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G6_0
scr.929.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G4_0
scr.930.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G7_0
scr.931.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G5_0
scr.932.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G3_0
scr.933.0 = 0x00020000; # DMAAPB_2_NS_BLOCK6_G2_0
scr.934.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G5_0
scr.935.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G4_0
scr.936.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G1_0
scr.937.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G2_0
scr.938.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G7_0
scr.939.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G1_0
scr.940.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G5_0
scr.941.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G5_0
scr.942.0 = 0x00000000; # SAPB_3_NS_BLOCK4_TZ_0
scr.943.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G6_0
scr.944.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G6_0
scr.945.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_TZ_0
scr.946.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G7_0
scr.947.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G4_0
scr.948.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G3_0
scr.949.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G3_0
scr.950.0 = 0x00000001; # SAPB_3_NS_BLOCK9_G2_0
scr.951.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G3_0
scr.952.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G1_0
scr.953.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G2_0
scr.954.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G7_0
scr.955.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G6_0
scr.956.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G6_0
scr.957.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G3_0
scr.958.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G5_0
scr.959.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G5_0
scr.960.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G2_0
scr.961.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_TZ_0
scr.962.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G3_0
scr.963.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G4_0
scr.964.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G1_0
scr.965.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_TZ_0
scr.966.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G2_0
scr.967.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G7_0
scr.968.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G1_0
scr.969.0 = 0x00000000; # SAPB_3_NS_BLOCK2_TZ_0
scr.970.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G4_0
scr.971.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G7_0
scr.972.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_TZ_0
scr.973.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G4_0
scr.974.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G5_0
scr.975.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G4_0
scr.976.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G1_0
scr.977.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_TZ_0
scr.978.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_TZ_0
scr.979.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G4_0
scr.980.0 = 0x00004004; # SAPB_3_NS_BLOCK7_G2_0
scr.981.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G6_0
scr.982.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G3_0
scr.983.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G1_0
scr.984.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G6_0
scr.985.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G1_0
scr.986.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G2_0
scr.987.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G4_0
scr.988.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G7_0
scr.989.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G5_0
scr.990.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G6_0
scr.991.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G4_0
scr.992.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G3_0
scr.993.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G6_0
scr.994.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G5_0
scr.995.0 = 0x16000080; # DMAAPB_2_NS_BLOCK2_G2_0
scr.996.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G3_0
scr.997.0 = 0x00005000; # DMAAPB_4_NS_BLOCK3_G2_0
scr.998.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G6_0
scr.999.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G6_0
scr.1000.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G7_0
scr.1001.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G7_0
scr.1002.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G5_0
scr.1003.0 = 0x00000000; # SAPB_3_NS_BLOCK0_TZ_0
scr.1004.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_TZ_0
scr.1005.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G4_0
scr.1006.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G4_0
scr.1007.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G3_0
scr.1008.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G4_0
scr.1009.0 = 0x00003104; # SAPB_3_NS_BLOCK5_G2_0
scr.1010.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G3_0
scr.1011.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G1_0
scr.1012.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_TZ_0
scr.1013.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G7_0
scr.1014.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G7_0
scr.1015.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G4_0
scr.1016.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G6_0
scr.1017.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G6_0
scr.1018.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G3_0
scr.1019.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G4_0
scr.1020.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G1_0
scr.1021.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G5_0
scr.1022.0 = 0x08000000; # DMAAPB_2_NS_BLOCK0_G2_0
scr.1023.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G3_0
scr.1024.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_TZ_0
scr.1025.0 = 0x00001000; # DMAAPB_4_NS_BLOCK1_G2_0
scr.1026.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G5_0
scr.1027.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G5_0
scr.1028.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G6_0
scr.1029.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_TZ_0
scr.1030.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G5_0
scr.1031.0 = 0x00000640; # DMAAPB_5_NS_BLOCK11_G2_0
scr.1032.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G5_0
scr.1033.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G3_0
scr.1034.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G7_0
scr.1035.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_TZ_0
scr.1036.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G4_0
scr.1037.0 = 0x00100400; # SAPB_3_NS_BLOCK3_G2_0
scr.1038.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G7_0
scr.1039.0 = 0x14800000; # DMAAPB_1_NS_BLOCK8_G2_0
scr.1040.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G3_0
scr.1041.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G5_0
scr.1042.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G6_0
scr.1043.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G1_0
scr.1044.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G7_0
scr.1045.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G5_0
scr.1046.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G7_0
scr.1047.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G4_0
scr.1048.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G6_0
scr.1049.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G3_0
scr.1050.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G1_0
scr.1051.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G4_0
scr.1052.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G3_0
scr.1053.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G7_0
scr.1054.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G7_0
scr.1055.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G6_0
scr.1056.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G5_0
scr.1057.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G5_0
scr.1058.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_TZ_0
scr.1059.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G4_0
scr.1060.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G5_0
scr.1061.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G3_0
scr.1062.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_TZ_0
scr.1063.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_TZ_0
scr.1064.0 = 0x00010000; # DMAAPB_AON_NS_BLOCK2_G4_0
scr.1065.0 = 0x00042061; # SAPB_3_NS_BLOCK1_G2_0
scr.1066.0 = 0x00000000; # SAPB_3_NS_BLOCK10_TZ_0
scr.1067.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G1_0
scr.1068.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G5_0
scr.1069.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G7_0
scr.1070.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_TZ_0
scr.1071.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G4_0
scr.1072.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G7_0
scr.1073.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G5_0
scr.1074.0 = 0x00180000; # DMAAPB_5_NS_BLOCK8_G2_0
scr.1075.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G6_0
scr.1076.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G3_0
scr.1077.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G1_0
scr.1078.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G4_0
scr.1079.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_TZ_0
scr.1080.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G3_0
scr.1081.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G1_0
scr.1082.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G6_0
scr.1083.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_TZ_0
scr.1084.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G6_0
scr.1085.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G7_0
scr.1086.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G1_0
scr.1087.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G6_0
scr.1088.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G3_0
scr.1089.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G6_0
scr.1090.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G1_0
scr.1091.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G4_0
scr.1092.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G5_0
scr.1093.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G3_0
scr.1094.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G3_0
scr.1095.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_TZ_0
scr.1096.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_TZ_0
scr.1097.0 = 0x00038940; # DMAAPB_AON_NS_BLOCK0_G4_0
scr.1098.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G6_0
scr.1099.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G7_0
scr.1100.0 = 0x00004808; # DMAAPB_1_NS_BLOCK4_G2_0
scr.1101.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G6_0
scr.1102.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G5_0
scr.1103.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_TZ_0
scr.1104.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G7_0
scr.1105.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G4_0
scr.1106.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G5_0
scr.1107.0 = 0x0008F800; # DMAAPB_5_NS_BLOCK6_G2_0
scr.1108.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G4_0
scr.1109.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G1_0
scr.1110.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G1_0
scr.1111.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G7_0
scr.1112.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_TZ_0
scr.1113.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G6_0
scr.1114.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G6_0
scr.1115.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_TZ_0
scr.1116.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G1_0
scr.1117.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G5_0
scr.1118.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G6_0
scr.1119.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G4_0
scr.1120.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G1_0
scr.1121.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G5_0
scr.1122.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G3_0
scr.1123.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G1_0
scr.1124.0 = 0x00800000; # DMAAPB_1_NS_BLOCK2_G2_0
scr.1125.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G6_0
scr.1126.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G5_0
scr.1127.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G6_0
scr.1128.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_TZ_0
scr.1129.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G3_0
scr.1130.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G7_0
scr.1131.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G4_0
scr.1132.0 = 0x40000220; # DMAAPB_5_NS_BLOCK4_G2_0
scr.1133.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G5_0
scr.1134.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G4_0
scr.1135.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G1_0
scr.1136.0 = 0x000008A2; # SAPB_3_NS_BLOCK11_G2_0
scr.1137.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G7_0
scr.1138.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_TZ_0
scr.1139.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G7_0
scr.1140.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G2_0
scr.1141.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G7_0
scr.1142.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_TZ_0
scr.1143.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G4_0
scr.1144.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G1_0
scr.1145.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G7_0
scr.1146.0 = 0x00000100; # DMAAPB_2_NS_BLOCK11_G2_0
scr.1147.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G5_0
scr.1148.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G6_0
scr.1149.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G4_0
scr.1150.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G4_0
scr.1151.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G7_0
scr.1152.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G5_0
scr.1153.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G3_0
scr.1154.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G1_0
scr.1155.0 = 0x00000000; # SAPB_3_NS_BLOCK9_TZ_0
scr.1156.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G7_0
scr.1157.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G6_0
scr.1158.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G5_0
scr.1159.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G6_0
scr.1160.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G3_0
scr.1161.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_TZ_0
scr.1162.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G5_0
scr.1163.0 = 0x000C0000; # DMAAPB_5_NS_BLOCK2_G2_0
scr.1164.0 = 0xC4A00000; # DMAAPB_BPMP_NS_BLOCK1_G2_0
scr.1165.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G7_0
scr.1166.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_TZ_0
scr.1167.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G7_0
scr.1168.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G2_0
scr.1169.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_TZ_0
scr.1170.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G1_0
scr.1171.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G6_0
scr.1172.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G7_0
scr.1173.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G5_0
scr.1174.0 = 0x80000000; # DMAAPB_2_NS_BLOCK9_G2_0
scr.1175.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G6_0
scr.1176.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G4_0
scr.1177.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G1_0
scr.1178.0 = 0x00000080; # DMAAPB_4_NS_BLOCK10_G2_0
scr.1179.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G3_0
scr.1180.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G7_0
scr.1181.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G1_0
scr.1182.0 = 0x00000000; # SAPB_3_NS_BLOCK7_TZ_0
scr.1183.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G6_0
scr.1184.0 = 0x00000000; # DMAAPB_4_NS_BLOCK9_G7_0
scr.1185.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G4_0
scr.1186.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G5_0
scr.1187.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G6_0
scr.1188.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G3_0
scr.1189.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_TZ_0
scr.1190.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G5_0
scr.1191.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G3_0
scr.1192.0 = 0x04000000; # DMAAPB_5_NS_BLOCK0_G2_0
scr.1193.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G3_0
scr.1194.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_TZ_0
scr.1195.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G1_0
scr.1196.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G5_0
scr.1197.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G2_0
scr.1198.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_TZ_0
scr.1199.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G3_0
scr.1200.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G6_0
scr.1201.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK4_G7_0
scr.1202.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G5_0
scr.1203.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G5_0
scr.1204.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G6_0
scr.1205.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G4_0
scr.1206.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G1_0
scr.1207.0 = 0x00000241; # DMAAPB_4_NS_BLOCK8_G2_0
scr.1208.0 = 0x00000000; # DMAAPB_2_NS_BLOCK6_G7_0
scr.1209.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G1_0
scr.1210.0 = 0x00000000; # SAPB_3_NS_BLOCK5_TZ_0
scr.1211.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G6_0
scr.1212.0 = 0x00000000; # DMAAPB_4_NS_BLOCK7_G7_0
scr.1213.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G4_0
scr.1214.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G6_0
scr.1215.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G3_0
scr.1216.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G3_0
scr.1217.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G3_0
scr.1218.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G1_0
scr.1219.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_TZ_0
scr.1220.0 = 0x00800000; # DMAAPB_AON_NS_BLOCK3_G2_0
scr.1221.0 = 0x00000000; # SAPB_3_NS_BLOCK9_G7_0
scr.1222.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_TZ_0
scr.1223.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G6_0
scr.1224.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G3_0
scr.1225.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK2_G7_0
scr.1226.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G5_0
scr.1227.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G2_0
scr.1228.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G3_0
scr.1229.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_TZ_0
scr.1230.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G4_0
scr.1231.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G1_0
scr.1232.0 = 0xA8000200; # DMAAPB_4_NS_BLOCK6_G2_0
scr.1233.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G1_0
scr.1234.0 = 0x00000000; # DMAAPB_2_NS_BLOCK4_G7_0
scr.1235.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G5_0
scr.1236.0 = 0x00000000; # SAPB_3_NS_BLOCK3_TZ_0
scr.1237.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G6_0
scr.1238.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_TZ_0
scr.1239.0 = 0x00000000; # DMAAPB_4_NS_BLOCK5_G7_0
scr.1240.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G4_0
scr.1241.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G6_0
scr.1242.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G4_0
scr.1243.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G3_0
scr.1244.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G4_0
scr.1245.0 = 0x00200408; # SAPB_3_NS_BLOCK8_G2_0
scr.1246.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G6_0
scr.1247.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G3_0
scr.1248.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G1_0
scr.1249.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G1_0
scr.1250.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G4_0
scr.1251.0 = 0x00000000; # SAPB_3_NS_BLOCK7_G7_0
scr.1252.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G6_0
scr.1253.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G6_0
scr.1254.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK0_G7_0
scr.1255.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G5_0
scr.1256.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G2_0
scr.1257.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G3_0
scr.1258.0 = 0x00000081; # DMAAPB_4_NS_BLOCK4_G2_0
scr.1259.0 = 0x00000000; # DMAAPB_2_NS_BLOCK2_G7_0
scr.1260.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G5_0
scr.1261.0 = 0x00000000; # SAPB_3_NS_BLOCK1_TZ_0
scr.1262.0 = 0x00000000; # DMAAPB_4_NS_BLOCK3_G7_0
scr.1263.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G4_0
scr.1264.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G4_0
scr.1265.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G1_0
scr.1266.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G1_0
scr.1267.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_TZ_0
scr.1268.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G4_0
scr.1269.0 = 0x003505F0; # SAPB_3_NS_BLOCK6_G2_0
scr.1270.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G3_0
scr.1271.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G1_0
scr.1272.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G1_0
scr.1273.0 = 0x00000000; # SAPB_3_NS_BLOCK5_G7_0
scr.1274.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G4_0
scr.1275.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G6_0
scr.1276.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G4_0
scr.1277.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G3_0
scr.1278.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G1_0
scr.1279.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G1_0
scr.1280.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G5_0
scr.1281.0 = 0x0003CF16; # DMAAPB_2_NS_BLOCK1_G2_0
scr.1282.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G3_0
scr.1283.0 = 0x80000160; # DMAAPB_1_NS_BLOCK10_G2_0
scr.1284.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G6_0
scr.1285.0 = 0x00000000; # DMAAPB_2_NS_BLOCK0_G7_0
scr.1286.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G5_0
scr.1287.0 = 0x00000000; # DMAAPB_4_NS_BLOCK1_G7_0
scr.1288.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_TZ_0
scr.1289.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G5_0
scr.1290.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G4_0
scr.1291.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G5_0
scr.1292.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G3_0
scr.1293.0 = 0x00000000; # DMAAPB_5_NS_BLOCK11_G7_0
scr.1294.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_TZ_0
scr.1295.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G4_0
scr.1296.0 = 0x093F8000; # SAPB_3_NS_BLOCK4_G2_0
scr.1297.0 = 0x00000004; # DMAAPB_1_NS_BLOCK9_G2_0
scr.1298.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G5_0
scr.1299.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G1_0
scr.1300.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G1_0
scr.1301.0 = 0x00000000; # SAPB_3_NS_BLOCK3_G7_0
scr.1302.0 = 0x00000000; # DMAAPB_1_NS_BLOCK8_G7_0
scr.1303.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G6_0
scr.1304.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G3_0
scr.1305.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G4_0
scr.1306.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G3_0
scr.1307.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G1_0
scr.1308.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G6_0
scr.1309.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G5_0
scr.1310.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G5_0
scr.1311.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_TZ_0
scr.1312.0 = 0x30000200; # DMAAPB_5_NS_BLOCK10_G2_0
scr.1313.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G2_0
scr.1314.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G5_0
scr.1315.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G3_0
scr.1316.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G1_0
scr.1317.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_TZ_0
scr.1318.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G4_0
scr.1319.0 = 0x6830F000; # SAPB_3_NS_BLOCK2_G2_0
scr.1320.0 = 0x00000550; # DMAAPB_1_NS_BLOCK7_G2_0
scr.1321.0 = 0x00000000; # SAPB_3_NS_BLOCK11_TZ_0
scr.1322.0 = 0x00000000; # DMAAPB_1_NS_BLOCK3_G1_0
scr.1323.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G5_0
scr.1324.0 = 0x00000000; # SAPB_3_NS_BLOCK1_G7_0
scr.1325.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_TZ_0
scr.1326.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G5_0
scr.1327.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G4_0
scr.1328.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G2_0
scr.1329.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G2_0
scr.1330.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G6_0
scr.1331.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G3_0
scr.1332.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G4_0
scr.1333.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G3_0
scr.1334.0 = 0x00000000; # DMAAPB_5_NS_BLOCK5_G1_0
scr.1335.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_TZ_0
scr.1336.0 = 0x00000000; # DMAAPB_5_NS_BLOCK8_G7_0
scr.1337.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G6_0
scr.1338.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G6_0
scr.1339.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G5_0
scr.1340.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G6_0
scr.1341.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G4_0
scr.1342.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G5_0
scr.1343.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G3_0
scr.1344.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G3_0
scr.1345.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_TZ_0
scr.1346.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G6_0
scr.1347.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_TZ_0
scr.1348.0 = 0x80C0000E; # SAPB_3_NS_BLOCK0_G2_0
scr.1349.0 = 0x00000000; # DMAAPB_1_NS_BLOCK5_G2_0
scr.1350.0 = 0x00000000; # DMAAPB_1_NS_BLOCK1_G1_0
scr.1351.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_TZ_0
scr.1352.0 = 0x00000000; # DMAAPB_1_NS_BLOCK4_G7_0
scr.1353.0 = 0x00000000; # DMAAPB_2_NS_BLOCK3_G4_0
scr.1354.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_G5_0
scr.1355.0 = 0x00000000; # DMAAPB_4_NS_BLOCK4_G4_0
scr.1356.0 = 0x00000000; # DMAAPB_5_NS_BLOCK3_G1_0
scr.1357.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK2_G1_0
scr.1358.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK10_G2_0
scr.1359.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_TZ_0
scr.1360.0 = 0x00000000; # SAPB_3_NS_BLOCK10_G1_0
scr.1361.0 = 0x00000000; # DMAAPB_5_NS_BLOCK6_G7_0
scr.1362.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_TZ_0
scr.1363.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK1_G6_0
scr.1364.0 = 0x00000000; # DMAAPB_5_NS_BLOCK2_G6_0
scr.1365.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK8_G1_0
scr.1366.0 = 0x00000000; # DMAAPB_5_NS_BLOCK10_G3_0
scr.1367.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK7_G3_0
scr.1368.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK7_G6_0
scr.1369.0 = 0x00000000; # DMAAPB_2_NS_BLOCK10_G1_0
scr.1370.0 = 0x00000000; # SAPB_3_NS_BLOCK6_G4_0
scr.1371.0 = 0x00000000; # DMAAPB_SCE_NS_BLOCK3_G2_0
scr.1372.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK3_G5_0
scr.1373.0 = 0x00000000; # SAPB_3_NS_BLOCK2_G3_0
scr.1374.0 = 0x00000000; # DMAAPB_1_NS_BLOCK7_G3_0
scr.1375.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_TZ_0
scr.1376.0 = 0x00000000; # DMAAPB_4_NS_BLOCK11_G1_0
scr.1377.0 = 0x00000147; # DMAAPB_1_NS_BLOCK3_G2_0
scr.1378.0 = 0x00000000; # DMAAPB_2_NS_BLOCK9_G6_0
scr.1379.0 = 0x00000000; # DMAAPB_4_NS_BLOCK10_G6_0
scr.1380.0 = 0x00000000; # DMAAPB_2_NS_BLOCK5_G5_0
scr.1381.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK8_G3_0
scr.1382.0 = 0x00000000; # DMAAPB_5_NS_BLOCK9_G3_0
scr.1383.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_TZ_0
scr.1384.0 = 0x00000000; # DMAAPB_1_NS_BLOCK2_G7_0
scr.1385.0 = 0x00000000; # DMAAPB_2_NS_BLOCK1_G4_0
scr.1386.0 = 0x00000000; # DMAAPB_1_NS_BLOCK10_G4_0
scr.1387.0 = 0x00000000; # DMAAPB_4_NS_BLOCK6_G5_0
scr.1388.0 = 0x00000E80; # DMAAPB_5_NS_BLOCK5_G2_0
scr.1389.0 = 0x00000000; # DMAAPB_5_NS_BLOCK1_G1_0
scr.1390.0 = 0x00000000; # DMAAPB_BPMP_NS_BLOCK0_G1_0
scr.1391.0 = 0x00000000; # DMAAPB_5_NS_BLOCK4_G7_0
scr.1392.0 = 0x00000000; # SAPB_3_NS_BLOCK11_G7_0
scr.1393.0 = 0x00000000; # DMAAPB_5_NS_BLOCK0_G6_0
scr.1394.0 = 0x00000000; # DMAAPB_4_NS_BLOCK8_TZ_0
scr.1395.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK6_G1_0
scr.1396.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK9_G7_0
scr.1397.0 = 0x00000000; # SAPB_3_NS_BLOCK8_G5_0
scr.1398.0 = 0x00000000; # DMAAPB_AON_NS_BLOCK5_G6_0
scr.1399.0 = 0x00000000; # SAPB_3_NS_BLOCK4_G4_0
scr.1400.0 = 0x00000000; # DMAAPB_2_NS_BLOCK8_G1_0
scr.1401.0 = 0x00000000; # DMAAPB_1_NS_BLOCK9_G4_0
scr.1402.0 = 0x00000000; # DMAAPB_2_NS_BLOCK11_G7_0
scr.1403.0 = 0x00000000; # SAPB_3_NS_BLOCK0_G3_0
scr.1404.0 = 0x38001212; # DMAAPB_AON_SCR_BR_SCR_0
scr.1405.0 = 0x38000101; # DMAAPB_AON_SCR_BR_INTR_SCR_0
scr.1406.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_0_0
scr.1407.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_1_0
scr.1408.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_2_0
scr.1409.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_3_0
scr.1410.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_4_0
scr.1411.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_5_0
scr.1412.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_6_0
scr.1413.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_7_0
scr.1414.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_8_0
scr.1415.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_9_0
scr.1416.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_10_0
scr.1417.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_11_0
scr.1418.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_12_0
scr.1419.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_13_0
scr.1420.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_14_0
scr.1421.0 = 0x38000000; # DMAAPB_AON_SCR_FIREWALL_SCR_15_0
scr.1422.0 = 0x38000000; # DMAAPB_AON_SCR_TZ_SCR_0
scr.1423.0 = 0x38000000; # DMAAPB_AON_SCR_G1_SCR_0
scr.1424.0 = 0x38000000; # DMAAPB_AON_SCR_G2_SCR_0
scr.1425.0 = 0x38000000; # DMAAPB_AON_SCR_G3_SCR_0
scr.1426.0 = 0x38000000; # DMAAPB_AON_SCR_G4_SCR_0
scr.1427.0 = 0x38000000; # DMAAPB_AON_SCR_G5_SCR_0
scr.1428.0 = 0x38000000; # DMAAPB_AON_SCR_G6_SCR_0
scr.1429.0 = 0x38000000; # DMAAPB_AON_SCR_G7_SCR_0
scr.1430.0 = 0x38001616; # AOPM_SCR_SCR_SHARED_0
scr.1431.0 = 0x38000404; # AOPM_SCR_SCR_PRIVATE_0
scr.1432.0 = 0x38001414; # AOVC_SCR_SCR_SHARED_0
scr.1433.0 = 0x38000404; # AOVC_SCR_SCR_PRIVATE_0
scr.1434.0 = 0x38000606; # AOTAG_SCR_AOTAG_SCR_0
scr.1435.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1436.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1437.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1438.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1439.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1440.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1441.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1442.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1443.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1444.0 = 0x38001010; # AON_AST_0.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1445.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1446.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1447.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1448.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1449.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1450.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1451.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1452.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1453.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1454.0 = 0x38001010; # AON_AST_1.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1455.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO0_0
scr.1456.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO1_0
scr.1457.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO2_0
scr.1458.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO3_0
scr.1459.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO4_0
scr.1460.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO5_0
scr.1461.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO6_0
scr.1462.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN_GPIO7_0
scr.1463.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN1_DOUT_0
scr.1464.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN0_DOUT_0
scr.1465.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN1_DIN_0
scr.1466.0 = 0x20000000; # PADCTL_AO_HV_SCR_SCR_CAN0_DIN_0
scr.1467.0 = 0x20000000; # PADCTL_AO_SCR_SCR_TOUCH_CLK_0
scr.1468.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART3_CTS_0
scr.1469.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART3_RTS_0
scr.1470.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART3_RX_0
scr.1471.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART3_TX_0
scr.1472.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GEN8_I2C_SDA_0
scr.1473.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GEN8_I2C_SCL_0
scr.1474.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART7_RX_0
scr.1475.0 = 0x20000000; # PADCTL_AO_SCR_SCR_UART7_TX_0
scr.1476.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN0_0
scr.1477.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN1_0
scr.1478.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN2_0
scr.1479.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN3_0
scr.1480.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN4_0
scr.1481.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN5_0
scr.1482.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN6_0
scr.1483.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN7_0
scr.1484.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN8_0
scr.1485.0 = 0x20000000; # PADCTL_AO_SCR_SCR_GPIO_SEN9_0
scr.1486.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_SW1_0
scr.1487.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_SW2_0
scr.1488.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_SW3_0
scr.1489.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_SW4_0
scr.1490.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_SHUTDOWN_0
scr.1491.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_PMU_INT_N_0
scr.1492.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_SAFE_STATE_0
scr.1493.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_VCOMP_ALERT_0
scr.1494.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_SOC_PWR_REQ_0
scr.1495.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_BATT_OC_0
scr.1496.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_CLK_32K_IN_0
scr.1497.0 = 0x38000606; # PADCTL_SYS_SCR_SCR_POWER_ON_0
scr.1498.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_PWR_I2C_SCL_0
scr.1499.0 = 0x38000406; # PADCTL_SYS_SCR_SCR_PWR_I2C_SDA_0
scr.1500.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS0_0
scr.1501.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS1_0
scr.1502.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS2_0
scr.1503.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS3_0
scr.1504.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS4_0
scr.1505.0 = 0x20000000; # PADCTL_SYS_SCR_SCR_GPIO_DIS5_0
scr.1506.1 = 0x38000202; # GPIO_FF_SCR_00_0
scr.1507.1 = 0x38000202; # GPIO_FF_SCR_01_0
scr.1508.1 = 0x38000202; # GPIO_FF_SCR_02_0
scr.1509.1 = 0x38000202; # GPIO_FF_SCR_03_0
scr.1510.1 = 0x38000202; # GPIO_FF_SCR_04_0
scr.1511.1 = 0x38000202; # GPIO_S_SCR_00_0
scr.1512.1 = 0x38000202; # GPIO_S_SCR_01_0
scr.1513.1 = 0x38000202; # GPIO_S_SCR_02_0
scr.1514.1 = 0x38000202; # GPIO_S_SCR_03_0
scr.1515.1 = 0x38000202; # GPIO_S_SCR_04_0
scr.1516.1 = 0x38000202; # GPIO_U_SCR_00_0
scr.1517.1 = 0x38000202; # GPIO_U_SCR_01_0
scr.1518.1 = 0x38000202; # GPIO_U_SCR_02_0
scr.1519.1 = 0x38000202; # GPIO_U_SCR_03_0
scr.1520.1 = 0x38000202; # GPIO_U_SCR_04_0
scr.1521.1 = 0x38000202; # GPIO_U_SCR_05_0
scr.1522.1 = 0x38000202; # GPIO_EE_SCR_00_0
scr.1523.1 = 0x38000202; # GPIO_EE_SCR_01_0
scr.1524.1 = 0x38000202; # GPIO_EE_SCR_02_0
scr.1525.1 = 0x38000202; # GPIO_V_SCR_00_0
scr.1526.1 = 0x38000202; # GPIO_V_SCR_01_0
scr.1527.1 = 0x38000202; # GPIO_V_SCR_02_0
scr.1528.1 = 0x38000202; # GPIO_V_SCR_03_0
scr.1529.1 = 0x38000202; # GPIO_V_SCR_04_0
scr.1530.1 = 0x38000202; # GPIO_V_SCR_05_0
scr.1531.1 = 0x38000202; # GPIO_V_SCR_06_0
scr.1532.1 = 0x38000202; # GPIO_V_SCR_07_0
scr.1533.1 = 0x38000202; # GPIO_W_SCR_00_0
scr.1534.1 = 0x38000202; # GPIO_W_SCR_01_0
scr.1535.1 = 0x38000202; # GPIO_W_SCR_02_0
scr.1536.1 = 0x38000202; # GPIO_W_SCR_03_0
scr.1537.1 = 0x38000202; # GPIO_W_SCR_04_0
scr.1538.1 = 0x38000202; # GPIO_W_SCR_05_0
scr.1539.1 = 0x38000202; # GPIO_W_SCR_06_0
scr.1540.1 = 0x38000202; # GPIO_W_SCR_07_0
scr.1541.1 = 0x38000202; # GPIO_AA_SCR_00_0
scr.1542.1 = 0x38000202; # GPIO_AA_SCR_01_0
scr.1543.1 = 0x38000202; # GPIO_AA_SCR_02_0
scr.1544.1 = 0x38000202; # GPIO_AA_SCR_03_0
scr.1545.1 = 0x38000202; # GPIO_AA_SCR_04_0
scr.1546.1 = 0x38000202; # GPIO_AA_SCR_05_0
scr.1547.1 = 0x38000202; # GPIO_AA_SCR_06_0
scr.1548.1 = 0x38000202; # GPIO_AA_SCR_07_0
scr.1549.1 = 0x38000202; # GPIO_Z_SCR_00_0
scr.1550.1 = 0x38000202; # GPIO_Z_SCR_01_0
scr.1551.1 = 0x38000202; # GPIO_Z_SCR_02_0
scr.1552.1 = 0x38000202; # GPIO_Z_SCR_03_0
scr.1553.1 = 0x38000202; # GPIO_AON_SCR_0
scr.1554.0 = 0x38000404; # PMC_IMPL_SCR_AMAP_SCR_0
scr.1555.0 = 0x38000404; # PMC_IMPL_SCR_AOVC_LOCK_SCR_0
scr.1556.0 = 0x38000404; # PMC_IMPL_SCR_BLINK_TIMER_SCR_0
scr.1557.0 = 0x38000507; # PMC_IMPL_SCR_CNTRL_SCR_0
scr.1558.0 = 0x38000404; # PMC_IMPL_SCR_CRYPTO_OP_SCR_0
scr.1559.0 = 0x38000404; # PMC_IMPL_SCR_DDR_CFG_SCR_0
scr.1560.0 = 0x38000404; # PMC_IMPL_SCR_DDR_CNTRL_SCR_0
scr.1561.0 = 0x38000606; # PMC_IMPL_SCR_DDR_PWR_SCR_0
scr.1562.0 = 0x38000404; # PMC_IMPL_SCR_DIRECT_THERMTRIP_CFG_SCR_0
scr.1563.0 = 0x38000404; # PMC_IMPL_SCR_DPD_ENABLE_SCR_0
scr.1564.0 = 0x38000404; # PMC_IMPL_SCR_DPD_PADS_ORIDE_SCR_0
scr.1565.0 = 0x38000404; # PMC_IMPL_SCR_DSI_SEL_DPD_SCR_0
scr.1566.0 = 0x38000404; # PMC_IMPL_SCR_EVENT_COUNTER_SCR_0
scr.1567.0 = 0x38000606; # PMC_IMPL_SCR_E_18V_PWR_SCR_0
scr.1568.0 = 0x38000606; # PMC_IMPL_SCR_E_33V_PWR_SCR_0
scr.1569.0 = 0x38000404; # PMC_IMPL_SCR_GPU_SCR_0
scr.1570.0 = 0x38000606; # PMC_IMPL_SCR_IODPD1_SCR_0
scr.1571.0 = 0x38000606; # PMC_IMPL_SCR_IODPD2_SCR_0
scr.1572.0 = 0x38000606; # PMC_IMPL_SCR_IODPD3_SCR_0
scr.1573.0 = 0x38000606; # PMC_IMPL_SCR_IODPD4_SCR_0
scr.1574.0 = 0x38000606; # PMC_IMPL_SCR_IODPD5_SCR_0
scr.1575.0 = 0x38000606; # PMC_IMPL_SCR_IODPD6_SCR_0
scr.1576.0 = 0x38000606; # PMC_IMPL_SCR_IODPD7_SCR_0
scr.1577.0 = 0x38000606; # PMC_IMPL_SCR_IODPD8_SCR_0
scr.1578.0 = 0x38000606; # PMC_IMPL_SCR_NO_IOPOWER_SCR_0
scr.1579.0 = 0x38000404; # PMC_IMPL_SCR_PLL_SCR_0
scr.1580.0 = 0x38000404; # PMC_IMPL_SCR_PWRGOOD_TIMER_SCR_0
scr.1581.0 = 0x38000606; # PMC_IMPL_SCR_SATA_PWRGT_SCR_0
scr.1582.0 = 0x38000404; # PMC_IMPL_SCR_SC78_SCR_0
scr.1583.0 = 0x38000404; # PMC_IMPL_SCR_SEL_DPD_TIM_SCR_0
scr.1584.0 = 0x38000404; # PMC_IMPL_SCR_STICKY_SCR_0
scr.1585.0 = 0x38000404; # PMC_IMPL_SCR_SC7_DEBUG_SCR_0
scr.1586.0 = 0x38000404; # PMC_IMPL_SCR_VDDP_SEL_SCR_0
scr.1587.0 = 0x38000404; # PMC_IMPL_SCR_VFMON_CTRL_SCR_0
scr.1588.0 = 0x38000404; # PMC_IMPL_SCR_VFMON_ST_SCR_0
scr.1589.0 = 0x38000404; # PMC_IMPL_SCR_PG_COM_SCR_0
scr.1590.0 = 0x38000404; # PMC_IMPL_SCR_PG_AUD_SCR_0
scr.1591.0 = 0x38000404; # PMC_IMPL_SCR_PG_DFD_SCR_0
scr.1592.0 = 0x38000404; # PMC_IMPL_SCR_PG_DISP_SCR_0
scr.1593.0 = 0x38000404; # PMC_IMPL_SCR_PG_DISPB_SCR_0
scr.1594.0 = 0x38000404; # PMC_IMPL_SCR_PG_DISPC_SCR_0
scr.1595.0 = 0x38000404; # PMC_IMPL_SCR_PG_ISPA_SCR_0
scr.1596.0 = 0x38000404; # PMC_IMPL_SCR_PG_NVDEC_SCR_0
scr.1597.0 = 0x38000404; # PMC_IMPL_SCR_PG_NVJPG_SCR_0
scr.1598.0 = 0x38000404; # PMC_IMPL_SCR_PG_MPE_SCR_0
scr.1599.0 = 0x38000404; # PMC_IMPL_SCR_PG_PCX_SCR_0
scr.1600.0 = 0x38000404; # PMC_IMPL_SCR_PG_SAX_SCR_0
scr.1601.0 = 0x38000404; # PMC_IMPL_SCR_PG_VE_SCR_0
scr.1602.0 = 0x38000404; # PMC_IMPL_SCR_PG_VIC_SCR_0
scr.1603.0 = 0x38000406; # PMC_IMPL_SCR_PG_XUSBA_SCR_0
scr.1604.0 = 0x38000406; # PMC_IMPL_SCR_PG_XUSBB_SCR_0
scr.1605.0 = 0x38000406; # PMC_IMPL_SCR_PG_XUSBC_SCR_0
scr.1606.0 = 0x38000404; # PMC_IMPL_SCR_PG_AONPG_SCR_0
scr.1607.0 = 0x38000404; # PMC_IMPL_SCR_PG_SCRATCH_SCR_0
scr.1608.0 = 0x38000404; # PMC_IMPL_SCR_PG_CAR_SCR_0
scr.1609.0 = 0x38000404; # PMC_IMPL_SCR_PG_EMCA_SCR_0
scr.1610.0 = 0x38000404; # PMC_IMPL_SCR_PG_EMCB_SCR_0
scr.1611.0 = 0x38000404; # PMC_IMPL_SCR_PG_HOST_SCR_0
scr.1612.0 = 0x38000404; # PMC_IMPL_SCR_PG_MCA_SCR_0
scr.1613.0 = 0x38000404; # PMC_IMPL_SCR_PG_MCB_SCR_0
scr.1614.0 = 0x38000404; # PMC_IMPL_SCR_PG_MCHA_SCR_0
scr.1615.0 = 0x38000404; # PMC_IMPL_SCR_PG_MCHB_SCR_0
scr.1616.0 = 0x38000404; # PMC_IMPL_SCR_PG_MCHBB_SCR_0
scr.1617.0 = 0x38000404; # PMC_IMPL_SCR_PG_NIC_SCR_0
scr.1618.0 = 0x38000404; # PMC_IMPL_SCR_PG_SEC_SCR_0
scr.1619.0 = 0x38000404; # PMC_IMPL_SCR_PG_UFS_SCR_0
scr.1620.0 = 0x38000404; # PMC_IMPL_SCR_PG_BPMP_SCR_0
scr.1621.0 = 0x38000606; # PMC_IMPL_SCR_PG_SCE_SCR_0
scr.1622.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM0_SCR_0
scr.1623.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM1_SCR_0
scr.1624.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM2_SCR_0
scr.1625.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM3_SCR_0
scr.1626.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM4_SCR_0
scr.1627.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM5_SCR_0
scr.1628.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM6_SCR_0
scr.1629.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_TCM7_SCR_0
scr.1630.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_CACHE_SCR_0
scr.1631.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_CAN0_SCR_0
scr.1632.0 = 0x38001414; # PMC_IMPL_SCR_PG_AOPG_CAN1_SCR_0
scr.1633.0 = 0x20000000; # SCRATCH_SCR_RSV0_SCR_0
scr.1634.0 = 0x20000000; # SCRATCH_SCR_RSV1_SCR_0
scr.1635.0 = 0x20000000; # SCRATCH_SCR_RSV2_SCR_0
scr.1636.0 = 0x20000000; # SCRATCH_SCR_RSV3_SCR_0
scr.1637.0 = 0x20000000; # SCRATCH_SCR_RSV4_SCR_0
scr.1638.0 = 0x20000000; # SCRATCH_SCR_RSV5_SCR_0
scr.1639.0 = 0x20000000; # SCRATCH_SCR_RSV6_SCR_0
scr.1640.0 = 0x20000000; # SCRATCH_SCR_RSV7_SCR_0
scr.1641.0 = 0x20000000; # SCRATCH_SCR_RSV8_SCR_0
scr.1642.0 = 0x20000000; # SCRATCH_SCR_RSV9_SCR_0
scr.1643.0 = 0x20000000; # SCRATCH_SCR_RSV10_SCR_0
scr.1644.0 = 0x20000000; # SCRATCH_SCR_RSV11_SCR_0
scr.1645.0 = 0x20000000; # SCRATCH_SCR_RSV12_SCR_0
scr.1646.0 = 0x20000000; # SCRATCH_SCR_RSV13_SCR_0
scr.1647.0 = 0x20000000; # SCRATCH_SCR_RSV14_SCR_0
scr.1648.0 = 0x20000000; # SCRATCH_SCR_RSV15_SCR_0
scr.1649.0 = 0x20000000; # SCRATCH_SCR_RSV16_SCR_0
scr.1650.0 = 0x20000000; # SCRATCH_SCR_RSV17_SCR_0
scr.1651.0 = 0x20000000; # SCRATCH_SCR_RSV18_SCR_0
scr.1652.0 = 0x20000000; # SCRATCH_SCR_RSV19_SCR_0
scr.1653.0 = 0x20000000; # SCRATCH_SCR_RSV20_SCR_0
scr.1654.0 = 0x20000000; # SCRATCH_SCR_RSV21_SCR_0
scr.1655.0 = 0x20000000; # SCRATCH_SCR_RSV22_SCR_0
scr.1656.0 = 0x20000000; # SCRATCH_SCR_RSV23_SCR_0
scr.1657.0 = 0x20000000; # SCRATCH_SCR_RSV24_SCR_0
scr.1658.0 = 0x20000000; # SCRATCH_SCR_RSV25_SCR_0
scr.1659.0 = 0x20000000; # SCRATCH_SCR_RSV26_SCR_0
scr.1660.0 = 0x20000000; # SCRATCH_SCR_RSV27_SCR_0
scr.1661.0 = 0x20000000; # SCRATCH_SCR_RSV28_SCR_0
scr.1662.0 = 0x20000000; # SCRATCH_SCR_RSV29_SCR_0
scr.1663.0 = 0x20000000; # SCRATCH_SCR_RSV30_SCR_0
scr.1664.0 = 0x20000000; # SCRATCH_SCR_RSV31_SCR_0
scr.1665.0 = 0x20000000; # SCRATCH_SCR_RSV32_SCR_0
scr.1666.0 = 0x20000000; # SCRATCH_SCR_RSV33_SCR_0
scr.1667.0 = 0x20000000; # SCRATCH_SCR_RSV34_SCR_0
scr.1668.0 = 0x20000000; # SCRATCH_SCR_RSV35_SCR_0
scr.1669.0 = 0x20000000; # SCRATCH_SCR_RSV36_SCR_0
scr.1670.0 = 0x20000000; # SCRATCH_SCR_RSV37_SCR_0
scr.1671.0 = 0x20000000; # SCRATCH_SCR_RSV38_SCR_0
scr.1672.0 = 0x20000000; # SCRATCH_SCR_RSV39_SCR_0
scr.1673.0 = 0x20000000; # SCRATCH_SCR_RSV40_SCR_0
scr.1674.0 = 0x20000000; # SCRATCH_SCR_RSV41_SCR_0
scr.1675.0 = 0x20000000; # SCRATCH_SCR_RSV42_SCR_0
scr.1676.0 = 0x20000000; # SCRATCH_SCR_RSV43_SCR_0
scr.1677.0 = 0x20000000; # SCRATCH_SCR_RSV44_SCR_0
scr.1678.0 = 0x20000000; # SCRATCH_SCR_RSV45_SCR_0
scr.1679.0 = 0x20000000; # SCRATCH_SCR_RSV46_SCR_0
scr.1680.0 = 0x20000000; # SCRATCH_SCR_RSV47_SCR_0
scr.1681.0 = 0x20000000; # SCRATCH_SCR_RSV48_SCR_0
scr.1682.0 = 0x20000000; # SCRATCH_SCR_RSV49_SCR_0
scr.1683.0 = 0x20000000; # SCRATCH_SCR_RSV50_SCR_0
scr.1684.0 = 0x20000000; # SCRATCH_SCR_RSV51_SCR_0
scr.1685.0 = 0x20000000; # SCRATCH_SCR_RSV52_SCR_0
scr.1686.0 = 0x20000000; # SCRATCH_SCR_RSV53_SCR_0
scr.1687.0 = 0x20000000; # SCRATCH_SCR_RSV54_SCR_0
scr.1688.0 = 0x20000000; # SCRATCH_SCR_RSV55_SCR_0
scr.1689.0 = 0x20000000; # SCRATCH_SCR_RSV56_SCR_0
scr.1690.0 = 0x38000404; # SCRATCH_SCR_RSV57_SCR_0
scr.1691.0 = 0x38000404; # SCRATCH_SCR_RSV58_SCR_0
scr.1692.0 = 0x38000404; # SCRATCH_SCR_RSV59_SCR_0
scr.1693.0 = 0x38000404; # SCRATCH_SCR_RSV60_SCR_0
scr.1694.0 = 0x38000404; # SCRATCH_SCR_RSV61_SCR_0
scr.1695.0 = 0x38000404; # SCRATCH_SCR_RSV62_SCR_0
scr.1696.0 = 0x20000000; # SCRATCH_SCR_RSV63_SCR_0
scr.1697.0 = 0x20000000; # SCRATCH_SCR_RSV64_SCR_0
scr.1698.0 = 0x20000000; # SCRATCH_SCR_RSV65_SCR_0
scr.1699.0 = 0x20000000; # SCRATCH_SCR_RSV66_SCR_0
scr.1700.0 = 0x20000000; # SCRATCH_SCR_RSV67_SCR_0
scr.1701.0 = 0x20000000; # SCRATCH_SCR_RSV68_SCR_0
scr.1702.0 = 0x20000000; # SCRATCH_SCR_RSV69_SCR_0
scr.1703.0 = 0x20000000; # SCRATCH_SCR_RSV70_SCR_0
scr.1704.0 = 0x20000000; # SCRATCH_SCR_RSV71_SCR_0
scr.1705.0 = 0x20000000; # SCRATCH_SCR_RSV72_SCR_0
scr.1706.0 = 0x20000000; # SCRATCH_SCR_RSV73_SCR_0
scr.1707.0 = 0x20000000; # SCRATCH_SCR_RSV74_SCR_0
scr.1708.0 = 0x20000000; # SCRATCH_SCR_RSV75_SCR_0
scr.1709.0 = 0x20000000; # SCRATCH_SCR_RSV76_SCR_0
scr.1710.0 = 0x20000000; # SCRATCH_SCR_RSV77_SCR_0
scr.1711.0 = 0x20000000; # SCRATCH_SCR_RSV78_SCR_0
scr.1712.0 = 0x20000000; # SCRATCH_SCR_RSV79_SCR_0
scr.1713.0 = 0x20000000; # SCRATCH_SCR_RSV80_SCR_0
scr.1714.0 = 0x20000000; # SCRATCH_SCR_RSV81_SCR_0
scr.1715.0 = 0x20000000; # SCRATCH_SCR_RSV82_SCR_0
scr.1716.0 = 0x20000000; # SCRATCH_SCR_RSV83_SCR_0
scr.1717.0 = 0x20000000; # SCRATCH_SCR_RSV84_SCR_0
scr.1718.0 = 0x20000000; # SCRATCH_SCR_RSV85_SCR_0
scr.1719.0 = 0x20000000; # SCRATCH_SCR_RSV86_SCR_0
scr.1720.0 = 0x20000000; # SCRATCH_SCR_RSV87_SCR_0
scr.1721.0 = 0x20000000; # SCRATCH_SCR_RSV88_SCR_0
scr.1722.0 = 0x20000000; # SCRATCH_SCR_RSV89_SCR_0
scr.1723.0 = 0x20000000; # SCRATCH_SCR_RSV90_SCR_0
scr.1724.0 = 0x20000000; # SCRATCH_SCR_RSV91_SCR_0
scr.1725.0 = 0x20000000; # SCRATCH_SCR_RSV92_SCR_0
scr.1726.0 = 0x20000000; # SCRATCH_SCR_RSV93_SCR_0
scr.1727.0 = 0x20000000; # SCRATCH_SCR_RSV94_SCR_0
scr.1728.0 = 0x20000000; # SCRATCH_SCR_RSV95_SCR_0
scr.1729.0 = 0x20000000; # SCRATCH_SCR_MTS_SCR_0
scr.1730.0 = 0x20000000; # SCRATCH_SCR_EMC_SCR_0
scr.1731.0 = 0x20000000; # SCRATCH_SCR_BL_SCR_0 
scr.1732.0 = 0x38001616; # WAKE_SCR_SW_CNTRL_SCR_0
scr.1733.0 = 0x38001616; # WAKE_SCR_TIER0_ROUTING_SCR_0
scr.1734.0 = 0x38000606; # WAKE_SCR_TIER1_ROUTING_SCR_0
scr.1735.0 = 0x38000606; # WAKE_SCR_TIER2_ROUTING_SCR_0
scr.1736.0 = 0x38000606; # WAKE_SCR_COAL_SCR_0
scr.1737.0 = 0x38000606; # WAKE_SCR_TSC_CNTRL_SCR_0
scr.1738.0 = 0x38000606; # WAKE_SCR_GLB_CNTRL_SCR_0
scr.1739.0 = 0x38000606; # WAKE_SCR_TIER_INT_CTRL_SCR_0
scr.1740.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_0
scr.1741.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_1
scr.1742.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_2
scr.1743.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_3
scr.1744.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_4
scr.1745.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_5
scr.1746.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_6
scr.1747.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_7
scr.1748.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_8
scr.1749.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_9
scr.1750.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_10
scr.1751.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_11
scr.1752.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_12
scr.1753.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_13
scr.1754.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_14
scr.1755.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_15
scr.1756.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_16
scr.1757.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_17
scr.1758.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_18
scr.1759.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_19
scr.1760.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_20
scr.1761.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_21
scr.1762.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_22
scr.1763.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_23
scr.1764.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_24
scr.1765.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_25
scr.1766.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_26
scr.1767.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_27
scr.1768.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_28
scr.1769.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_29
scr.1770.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_30
scr.1771.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_31
scr.1772.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_32
scr.1773.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_33
scr.1774.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_34
scr.1775.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_35
scr.1776.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_36
scr.1777.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_37
scr.1778.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_38
scr.1779.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_39
scr.1780.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_40
scr.1781.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_41
scr.1782.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_42
scr.1783.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_43
scr.1784.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_44
scr.1785.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_45
scr.1786.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_46
scr.1787.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_47
scr.1788.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_48
scr.1789.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_49
scr.1790.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_50
scr.1791.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_51
scr.1792.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_52
scr.1793.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_53
scr.1794.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_54
scr.1795.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_55
scr.1796.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_56
scr.1797.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_57
scr.1798.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_58
scr.1799.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_59
scr.1800.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_60
scr.1801.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_61
scr.1802.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_62
scr.1803.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_63
scr.1804.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_64
scr.1805.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_65
scr.1806.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_66
scr.1807.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_67
scr.1808.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_68
scr.1809.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_69
scr.1810.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_70
scr.1811.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_71
scr.1812.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_72
scr.1813.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_73
scr.1814.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_74
scr.1815.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_75
scr.1816.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_76
scr.1817.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_77
scr.1818.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_78
scr.1819.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_79
scr.1820.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_80
scr.1821.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_81
scr.1822.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_82
scr.1823.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_83
scr.1824.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_84
scr.1825.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_85
scr.1826.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_86
scr.1827.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_87
scr.1828.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_88
scr.1829.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_89
scr.1830.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_90
scr.1831.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_91
scr.1832.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_92
scr.1833.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_93
scr.1834.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_94
scr.1835.0 = 0x38000606; # WAKE_SCR_EVENT_CNTRL_SCR_95
scr.1836.0 = 0x38000313; # RTC2_SCR_RTCSCR_0
scr.1837.0 = 0x20000000; # RTC2_SCR_AOWDTSCR_0
scr.1838.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_TKESCR_0
scr.1839.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_TMRSCR0_0
scr.1840.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_TMRSCR1_0
scr.1841.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_TMRSCR2_0
scr.1842.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_TMRSCR3_0
scr.1843.0 = 0x1C001010; # AON_TKE.TKE_AON_SCR_WDTSCR0_0
scr.1844.0 = 0x380001FF; # TSC_SCR_TSCSCR_0
scr.1845.0 = 0x380001FF; # USEC_CNTR_SCR_USECSCR_0
scr.1846.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_SHARED_0
scr.1847.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_PRIVATE_0
scr.1848.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_AON_I2C_SLOW_0
scr.1849.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_CAN_0
scr.1850.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_DMIC5_0
scr.1851.0 = 0x38000404; # CLK_RST_CONTROLLER_AON_SCR_GPIO_0
scr.1852.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_HSP_0
scr.1853.0 = 0x38000404; # CLK_RST_CONTROLLER_AON_SCR_I2C10_0
scr.1854.0 = 0x38001616; # CLK_RST_CONTROLLER_AON_SCR_I2C2_0
scr.1855.0 = 0x38001616; # CLK_RST_CONTROLLER_AON_SCR_I2C8_0
scr.1856.0 = 0x38000606; # CLK_RST_CONTROLLER_AON_SCR_MSS_ENCRYPT_0
scr.1857.0 = 0x380004FF; # CLK_RST_CONTROLLER_AON_SCR_OSC_0
scr.1858.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_PLLAON_0
scr.1859.0 = 0x38000404; # CLK_RST_CONTROLLER_AON_SCR_PWM4_0
scr.1860.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_SPI2_0
scr.1861.0 = 0x38000505; # CLK_RST_CONTROLLER_AON_SCR_TSC_0
scr.1862.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_UARTC_0
scr.1863.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_UARTG_0
scr.1864.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_UART_MIPI_CAL_0
scr.1865.0 = 0x38000404; # CLK_RST_CONTROLLER_AON_SCR_UFS_0
scr.1866.0 = 0x38001414; # CLK_RST_CONTROLLER_AON_SCR_TOUCH_0
scr.1867.0 = 0x38000606; # DMAAPB_BPMP_SCR_BR_SCR_0
scr.1868.0 = 0x38000505; # DMAAPB_BPMP_SCR_BR_INTR_SCR_0
scr.1869.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_0_0
scr.1870.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_1_0
scr.1871.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_2_0
scr.1872.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_3_0
scr.1873.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_4_0
scr.1874.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_5_0
scr.1875.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_6_0
scr.1876.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_7_0
scr.1877.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_8_0
scr.1878.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_9_0
scr.1879.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_10_0
scr.1880.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_11_0
scr.1881.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_12_0
scr.1882.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_13_0
scr.1883.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_14_0
scr.1884.0 = 0x38000000; # DMAAPB_BPMP_SCR_FIREWALL_SCR_15_0
scr.1885.0 = 0x38000000; # DMAAPB_BPMP_SCR_TZ_SCR_0
scr.1886.0 = 0x38000000; # DMAAPB_BPMP_SCR_G1_SCR_0
scr.1887.0 = 0x38000000; # DMAAPB_BPMP_SCR_G2_SCR_0
scr.1888.0 = 0x38000000; # DMAAPB_BPMP_SCR_G3_SCR_0
scr.1889.0 = 0x38000000; # DMAAPB_BPMP_SCR_G4_SCR_0
scr.1890.0 = 0x38000000; # DMAAPB_BPMP_SCR_G5_SCR_0
scr.1891.0 = 0x38000000; # DMAAPB_BPMP_SCR_G6_SCR_0
scr.1892.0 = 0x38000000; # DMAAPB_BPMP_SCR_G7_SCR_0
scr.1893.0 = 0x38000404; # BPMPPM_SCR_SCR_SHARED_0
scr.1894.0 = 0x38000404; # BPMPPM_SCR_SCR_PRIVATE_0
scr.1895.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1896.0 = 0x38000606; # BPMP_AST_0.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1897.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1898.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1899.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1900.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1901.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1902.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1903.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1904.0 = 0x38000404; # BPMP_AST_0.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1905.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1906.0 = 0x38000606; # BPMP_AST_1.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1907.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1908.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1909.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1910.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1911.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1912.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1913.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1914.0 = 0x38000404; # BPMP_AST_1.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1915.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_CH0_0
scr.1916.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_CH1_0
scr.1917.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_CH2_0
scr.1918.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_CH3_0
scr.1919.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_TZ_0
scr.1920.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_DMA_RO_0
scr.1921.0 = 0x38000404; # GPCDMA_BPMP_SCR_SCR_HYPER_0
scr.1922.0 = 0x38000404; # BPMP_GTE.GTE_APS_SCR_TESCR_0
scr.1923.0 = 0x38000404; # BPMP_GTE.GTE_APS_SCR_TEDSCR_0
scr.1924.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1925.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1926.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1927.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1928.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1929.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1930.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1931.0 = 0x20000000; # BPMP_HSP_SM.HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1932.0 = 0x20000000; # BPMP_HSP_SS.HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1933.0 = 0x20000000; # BPMP_HSP_SS.HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1934.0 = 0x20000000; # BPMP_HSP_SS.HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1935.0 = 0x20000000; # BPMP_HSP_SS.HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1936.0 = 0x38000404; # BPMP_HSP_COMMON.HSP_INT_SCR_SCR_C0_REG_0
scr.1937.0 = 0x38000404; # TKE_BPMP_SCR_TKESCR_0
scr.1938.0 = 0x38000404; # TKE_BPMP_SCR_TMRSCR0_0
scr.1939.0 = 0x38000404; # TKE_BPMP_SCR_TMRSCR1_0
scr.1940.0 = 0x38000404; # TKE_BPMP_SCR_TMRSCR2_0
scr.1941.0 = 0x38000404; # TKE_BPMP_SCR_TMRSCR3_0
scr.1942.0 = 0x38000606; # TKE_BPMP_SCR_WDTSCR0_0
scr.1943.0 = 0x38004446; # BPMPCVC_SCR_SCR_SHARED_0
scr.1944.0 = 0x38004446; # BPMPCVC_SCR_SCR_PRIVATE_0_0
scr.1945.0 = 0x38004446; # BPMPCVC_SCR_SCR_PRIVATE_1_0
scr.1946.0 = 0x38000406; # BPMPCVC_SCR_SCR_PRIVATE_2_0
scr.1947.0 = 0x38000406; # BPMPCVC_SCR_SCR_PRIVATE_3_0
scr.1948.0 = 0x38000406; # BPMPCVC_SCR_SCR_PRIVATE_4_0
scr.1949.0 = 0x38000406; # BPMPCVC_SCR_SCR_PRIVATE_5_0
scr.1950.0 = 0x38000606; # CLK_RST_CONTROLLER_BPMP_SCR_SHARED_0
scr.1951.0 = 0x38000404; # CLK_RST_CONTROLLER_BPMP_SCR_PRIVATE_0
scr.1952.0 = 0x38000404; # CLK_RST_CONTROLLER_BPMP_SCR_THERM_0
scr.1953.0 = 0x38000404; # CLK_RST_CONTROLLER_BPMP_SCR_DVFS_0
scr.1954.0 = 0x38000404; # CLK_RST_CONTROLLER_BPMP_SCR_SIMON_0
scr.1955.0 = 0x38004646; # SOC_THERM_SCR_SCR_SHARED_0
scr.1956.0 = 0x38000404; # SOC_THERM_SCR_SCR_PRIVATE_0
scr.1957.0 = 0x38002626; # DMAAPB_SCE_SCR_BR_SCR_0
scr.1958.0 = 0x38002323; # DMAAPB_SCE_SCR_BR_INTR_SCR_0
scr.1959.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_0_0
scr.1960.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_1_0
scr.1961.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_2_0
scr.1962.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_3_0
scr.1963.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_4_0
scr.1964.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_5_0
scr.1965.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_6_0
scr.1966.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_7_0
scr.1967.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_8_0
scr.1968.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_9_0
scr.1969.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_10_0
scr.1970.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_11_0
scr.1971.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_12_0
scr.1972.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_13_0
scr.1973.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_14_0
scr.1974.0 = 0x38000000; # DMAAPB_SCE_SCR_FIREWALL_SCR_15_0
scr.1975.0 = 0x38000000; # DMAAPB_SCE_SCR_TZ_SCR_0
scr.1976.0 = 0x38000000; # DMAAPB_SCE_SCR_G1_SCR_0
scr.1977.0 = 0x38000000; # DMAAPB_SCE_SCR_G2_SCR_0
scr.1978.0 = 0x38000000; # DMAAPB_SCE_SCR_G3_SCR_0
scr.1979.0 = 0x38000000; # DMAAPB_SCE_SCR_G4_SCR_0
scr.1980.0 = 0x38000000; # DMAAPB_SCE_SCR_G5_SCR_0
scr.1981.0 = 0x38000000; # DMAAPB_SCE_SCR_G6_SCR_0
scr.1982.0 = 0x38000000; # DMAAPB_SCE_SCR_G7_SCR_0
scr.1983.0 = 0x38002626; # SCEPM_SCR_SCR_SHARED_0
scr.1984.0 = 0x38000606; # SCEPM_SCR_SCR_PRIVATE_0
scr.1985.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1986.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1987.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1988.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1989.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1990.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1991.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1992.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1993.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1994.0 = 0x38002626; # SCE_AST_0.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1995.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1996.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1997.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1998.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1999.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.2000.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.2001.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.2002.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.2003.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.2004.0 = 0x38002626; # SCE_AST_1.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.2005.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH0_0
scr.2006.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH1_0
scr.2007.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH2_0
scr.2008.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH3_0
scr.2009.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH4_0
scr.2010.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH5_0
scr.2011.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH6_0
scr.2012.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_CH7_0
scr.2013.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_TZ_0
scr.2014.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_DMA_RO_0
scr.2015.0 = 0x38002020; # GPCDMA_SCE_SCR_SCR_HYPER_0
scr.2016.0 = 0x38002020; # SCE_GTE.GTE_APS_SCR_TESCR_0
scr.2017.0 = 0x38002020; # SCE_GTE.GTE_APS_SCR_TEDSCR_0
scr.2018.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.2019.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.2020.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.2021.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.2022.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.2023.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.2024.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.2025.0 = 0x20000000; # SCE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.2026.0 = 0x20000000; # SCE_HSP_SS.HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.2027.0 = 0x20000000; # SCE_HSP_SS.HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.2028.0 = 0x20000000; # SCE_HSP_SS.HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.2029.0 = 0x20000000; # SCE_HSP_SS.HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.2030.0 = 0x38002222; # SCE_HSP_COMMON.HSP_INT_SCR_SCR_C0_REG_0
scr.2031.0 = 0x38002020; # TKE_SCE_SCR_TKESCR_0
scr.2032.0 = 0x38002020; # TKE_SCE_SCR_TMRSCR0_0
scr.2033.0 = 0x38002020; # TKE_SCE_SCR_TMRSCR1_0
scr.2034.0 = 0x38002020; # TKE_SCE_SCR_TMRSCR2_0
scr.2035.0 = 0x38002020; # TKE_SCE_SCR_TMRSCR3_0
scr.2036.0 = 0x38002222; # TKE_SCE_SCR_WDTSCR0_0
scr.2037.0 = 0x38002424; # CLK_RST_CONTROLLER_SCE_SCR_SHARED_0
scr.2038.0 = 0x38000404; # CLK_RST_CONTROLLER_SCE_SCR_PRIVATE_0
scr.2039.0 = 0x38000404; # CLK_RST_CONTROLLER_SCE_SCR_DVFS_0
scr.2040.0 = 0x38000202; # DMAAPB_1_SCR_BR_SCR_0
scr.2041.0 = 0x38000202; # DMAAPB_2_SCR_BR_SCR_0
scr.2042.0 = 0x38000202; # SAPB_3_SCR_BR_SCR_0
scr.2043.0 = 0x38000202; # DMAAPB_4_SCR_BR_SCR_0
scr.2044.0 = 0x38000202; # DMAAPB_5_SCR_BR_SCR_0
scr.2045.0 = 0x38000101; # DMAAPB_1_SCR_BR_INTR_SCR_0
scr.2046.0 = 0x38000101; # DMAAPB_2_SCR_BR_INTR_SCR_0
scr.2047.0 = 0x38000101; # SAPB_3_SCR_BR_INTR_SCR_0
scr.2048.0 = 0x38000101; # DMAAPB_4_SCR_BR_INTR_SCR_0
scr.2049.0 = 0x38000101; # DMAAPB_5_SCR_BR_INTR_SCR_0
scr.2050.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_0_0
scr.2051.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_0_0
scr.2052.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_0_0
scr.2053.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_0_0
scr.2054.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_0_0
scr.2055.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_1_0
scr.2056.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_1_0
scr.2057.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_1_0
scr.2058.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_1_0
scr.2059.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_1_0
scr.2060.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_2_0
scr.2061.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_2_0
scr.2062.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_2_0
scr.2063.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_2_0
scr.2064.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_2_0
scr.2065.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_3_0
scr.2066.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_3_0
scr.2067.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_3_0
scr.2068.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_3_0
scr.2069.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_3_0
scr.2070.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_4_0
scr.2071.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_4_0
scr.2072.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_4_0
scr.2073.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_4_0
scr.2074.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_4_0
scr.2075.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_5_0
scr.2076.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_5_0
scr.2077.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_5_0
scr.2078.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_5_0
scr.2079.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_5_0
scr.2080.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_6_0
scr.2081.0 = 0x00000000; # DMAAPB_2_SCR_FIREWALL_SCR_6_0
scr.2082.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_6_0
scr.2083.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_6_0
scr.2084.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_6_0
scr.2085.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_7_0
scr.2086.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_7_0
scr.2087.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_7_0
scr.2088.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_7_0
scr.2089.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_7_0
scr.2090.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_8_0
scr.2091.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_8_0
scr.2092.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_8_0
scr.2093.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_8_0
scr.2094.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_8_0
scr.2095.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_9_0
scr.2096.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_9_0
scr.2097.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_9_0
scr.2098.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_9_0
scr.2099.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_9_0
scr.2100.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_10_0
scr.2101.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_10_0
scr.2102.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_10_0
scr.2103.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_10_0
scr.2104.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_10_0
scr.2105.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_11_0
scr.2106.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_11_0
scr.2107.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_11_0
scr.2108.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_11_0
scr.2109.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_11_0
scr.2110.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_12_0
scr.2111.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_12_0
scr.2112.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_12_0
scr.2113.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_12_0
scr.2114.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_12_0
scr.2115.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_13_0
scr.2116.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_13_0
scr.2117.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_13_0
scr.2118.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_13_0
scr.2119.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_13_0
scr.2120.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_14_0
scr.2121.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_14_0
scr.2122.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_14_0
scr.2123.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_14_0
scr.2124.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_14_0
scr.2125.0 = 0x38000000; # DMAAPB_1_SCR_FIREWALL_SCR_15_0
scr.2126.0 = 0x38000000; # DMAAPB_2_SCR_FIREWALL_SCR_15_0
scr.2127.0 = 0x38000000; # SAPB_3_SCR_FIREWALL_SCR_15_0
scr.2128.0 = 0x38000000; # DMAAPB_4_SCR_FIREWALL_SCR_15_0
scr.2129.0 = 0x38000000; # DMAAPB_5_SCR_FIREWALL_SCR_15_0
scr.2130.0 = 0x38000000; # DMAAPB_1_SCR_TZ_SCR_0
scr.2131.0 = 0x38000000; # DMAAPB_2_SCR_TZ_SCR_0
scr.2132.0 = 0x38000000; # SAPB_3_SCR_TZ_SCR_0
scr.2133.0 = 0x38000000; # DMAAPB_4_SCR_TZ_SCR_0
scr.2134.0 = 0x38000000; # DMAAPB_5_SCR_TZ_SCR_0
scr.2135.0 = 0x38000000; # DMAAPB_1_SCR_G1_SCR_0
scr.2136.0 = 0x38000000; # DMAAPB_2_SCR_G1_SCR_0
scr.2137.0 = 0x38000000; # SAPB_3_SCR_G1_SCR_0
scr.2138.0 = 0x38000000; # DMAAPB_4_SCR_G1_SCR_0
scr.2139.0 = 0x38000000; # DMAAPB_5_SCR_G1_SCR_0
scr.2140.0 = 0x38000000; # DMAAPB_1_SCR_G2_SCR_0
scr.2141.0 = 0x38000000; # DMAAPB_2_SCR_G2_SCR_0
scr.2142.0 = 0x38000000; # SAPB_3_SCR_G2_SCR_0
scr.2143.0 = 0x38000000; # DMAAPB_4_SCR_G2_SCR_0
scr.2144.0 = 0x38000000; # DMAAPB_5_SCR_G2_SCR_0
scr.2145.0 = 0x38000000; # DMAAPB_1_SCR_G3_SCR_0
scr.2146.0 = 0x38000000; # DMAAPB_2_SCR_G3_SCR_0
scr.2147.0 = 0x38000000; # SAPB_3_SCR_G3_SCR_0
scr.2148.0 = 0x38000000; # DMAAPB_4_SCR_G3_SCR_0
scr.2149.0 = 0x38000000; # DMAAPB_5_SCR_G3_SCR_0
scr.2150.0 = 0x38000000; # DMAAPB_1_SCR_G4_SCR_0
scr.2151.0 = 0x38000000; # DMAAPB_2_SCR_G4_SCR_0
scr.2152.0 = 0x38000000; # SAPB_3_SCR_G4_SCR_0
scr.2153.0 = 0x38000000; # DMAAPB_4_SCR_G4_SCR_0
scr.2154.0 = 0x38000000; # DMAAPB_5_SCR_G4_SCR_0
scr.2155.0 = 0x38000000; # DMAAPB_1_SCR_G5_SCR_0
scr.2156.0 = 0x38000000; # DMAAPB_2_SCR_G5_SCR_0
scr.2157.0 = 0x38000000; # SAPB_3_SCR_G5_SCR_0
scr.2158.0 = 0x38000000; # DMAAPB_4_SCR_G5_SCR_0
scr.2159.0 = 0x38000000; # DMAAPB_5_SCR_G5_SCR_0
scr.2160.0 = 0x38000000; # DMAAPB_1_SCR_G6_SCR_0
scr.2161.0 = 0x38000000; # DMAAPB_2_SCR_G6_SCR_0
scr.2162.0 = 0x38000000; # SAPB_3_SCR_G6_SCR_0
scr.2163.0 = 0x38000000; # DMAAPB_4_SCR_G6_SCR_0
scr.2164.0 = 0x38000000; # DMAAPB_5_SCR_G6_SCR_0
scr.2165.0 = 0x38000000; # DMAAPB_1_SCR_G7_SCR_0
scr.2166.0 = 0x38000000; # DMAAPB_2_SCR_G7_SCR_0
scr.2167.0 = 0x38000000; # SAPB_3_SCR_G7_SCR_0
scr.2168.0 = 0x38000000; # DMAAPB_4_SCR_G7_SCR_0
scr.2169.0 = 0x38000000; # DMAAPB_5_SCR_G7_SCR_0
scr.2170.0 = 0x38000202; # HOST1X_BR_SCR_BR_SCR_0
scr.2171.0 = 0x38000202; # SCE_BR_SCR_BR_SCR_0
scr.2172.0 = 0x38000202; # AON_BR_SCR_BR_SCR_0
scr.2173.0 = 0x38000202; # BPMP_BR_SCR_BR_SCR_0
scr.2174.0 = 0x38000202; # CCROC_BR_SCR_BR_SCR_0
scr.2175.0 = 0x38000202; # SMMU0_BR_SCR_BR_SCR_0
scr.2176.0 = 0x38000202; # PCIE_BR_SCR_BR_SCR_0
scr.2177.0 = 0x38000202; # GPU_BR_SCR_BR_SCR_0
scr.2178.0 = 0x38000202; # APE_BR_SCR_BR_SCR_0
scr.2179.0 = 0x38000202; # AONRMU_BR_SCR_BR_SCR_0
scr.2180.0 = 0x38000101; # HOST1X_BR_SCR_BR_INTR_SCR_0
scr.2181.0 = 0x38000101; # SCE_BR_SCR_BR_INTR_SCR_0
scr.2182.0 = 0x38000101; # AON_BR_SCR_BR_INTR_SCR_0
scr.2183.0 = 0x38000101; # BPMP_BR_SCR_BR_INTR_SCR_0
scr.2184.0 = 0x38000101; # CCROC_BR_SCR_BR_INTR_SCR_0
scr.2185.0 = 0x38000101; # SMMU0_BR_SCR_BR_INTR_SCR_0
scr.2186.0 = 0x38000101; # PCIE_BR_SCR_BR_INTR_SCR_0
scr.2187.0 = 0x38000101; # GPU_BR_SCR_BR_INTR_SCR_0
scr.2188.0 = 0x38000101; # APE_BR_SCR_BR_INTR_SCR_0
scr.2189.0 = 0x38000101; # AONRMU_BR_SCR_BR_INTR_SCR_0
scr.2190.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_0_0
scr.2191.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_0_0
scr.2192.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_0_0
scr.2193.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_0_0
scr.2194.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_0_0
scr.2195.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_0_0
scr.2196.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_0_0
scr.2197.0 = 0x38000404; # GPU_BR_SCR_FIREWALL_SCR_0_0
scr.2198.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_0_0
scr.2199.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_1_0
scr.2200.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_1_0
scr.2201.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_1_0
scr.2202.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_1_0
scr.2203.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_1_0
scr.2204.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_1_0
scr.2205.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_1_0
scr.2206.0 = 0x38000404; # GPU_BR_SCR_FIREWALL_SCR_1_0
scr.2207.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_1_0
scr.2208.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_1_0
scr.2209.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_2_0
scr.2210.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_2_0
scr.2211.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_2_0
scr.2212.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_2_0
scr.2213.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_2_0
scr.2214.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_2_0
scr.2215.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_2_0
scr.2216.0 = 0x38000404; # GPU_BR_SCR_FIREWALL_SCR_2_0
scr.2217.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_2_0
scr.2218.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_2_0
scr.2219.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_3_0
scr.2220.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_3_0
scr.2221.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_3_0
scr.2222.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_3_0
scr.2223.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_3_0
scr.2224.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_3_0
scr.2225.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_3_0
scr.2226.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_3_0
scr.2227.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_3_0
scr.2228.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_3_0
scr.2229.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_4_0
scr.2230.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_4_0
scr.2231.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_4_0
scr.2232.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_4_0
scr.2233.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_4_0
scr.2234.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_4_0
scr.2235.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_4_0
scr.2236.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_4_0
scr.2237.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_4_0
scr.2238.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_4_0
scr.2239.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_5_0
scr.2240.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_5_0
scr.2241.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_5_0
scr.2242.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_5_0
scr.2243.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_5_0
scr.2244.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_5_0
scr.2245.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_5_0
scr.2246.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_5_0
scr.2247.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_5_0
scr.2248.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_5_0
scr.2249.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_6_0
scr.2250.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_6_0
scr.2251.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_6_0
scr.2252.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_6_0
scr.2253.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_6_0
scr.2254.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_6_0
scr.2255.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_6_0
scr.2256.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_6_0
scr.2257.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_6_0
scr.2258.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_6_0
scr.2259.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_7_0
scr.2260.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_7_0
scr.2261.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_7_0
scr.2262.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_7_0
scr.2263.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_7_0
scr.2264.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_7_0
scr.2265.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_7_0
scr.2266.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_7_0
scr.2267.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_7_0
scr.2268.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_7_0
scr.2269.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_8_0
scr.2270.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_8_0
scr.2271.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_8_0
scr.2272.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_8_0
scr.2273.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_8_0
scr.2274.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_8_0
scr.2275.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_8_0
scr.2276.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_8_0
scr.2277.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_8_0
scr.2278.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_8_0
scr.2279.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_9_0
scr.2280.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_9_0
scr.2281.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_9_0
scr.2282.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_9_0
scr.2283.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_9_0
scr.2284.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_9_0
scr.2285.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_9_0
scr.2286.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_9_0
scr.2287.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_9_0
scr.2288.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_9_0
scr.2289.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_10_0
scr.2290.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_10_0
scr.2291.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_10_0
scr.2292.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_10_0
scr.2293.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_10_0
scr.2294.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_10_0
scr.2295.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_10_0
scr.2296.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_10_0
scr.2297.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_10_0
scr.2298.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_10_0
scr.2299.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_11_0
scr.2300.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_11_0
scr.2301.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_11_0
scr.2302.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_11_0
scr.2303.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_11_0
scr.2304.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_11_0
scr.2305.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_11_0
scr.2306.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_11_0
scr.2307.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_11_0
scr.2308.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_11_0
scr.2309.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_12_0
scr.2310.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_12_0
scr.2311.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_12_0
scr.2312.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_12_0
scr.2313.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_12_0
scr.2314.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_12_0
scr.2315.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_12_0
scr.2316.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_12_0
scr.2317.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_12_0
scr.2318.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_12_0
scr.2319.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_13_0
scr.2320.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_13_0
scr.2321.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_13_0
scr.2322.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_13_0
scr.2323.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_13_0
scr.2324.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_13_0
scr.2325.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_13_0
scr.2326.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_13_0
scr.2327.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_13_0
scr.2328.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_13_0
scr.2329.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_14_0
scr.2330.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_14_0
scr.2331.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_14_0
scr.2332.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_14_0
scr.2333.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_14_0
scr.2334.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_14_0
scr.2335.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_14_0
scr.2336.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_14_0
scr.2337.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_14_0
scr.2338.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_14_0
scr.2339.0 = 0x38000000; # HOST1X_BR_SCR_FIREWALL_SCR_15_0
scr.2340.0 = 0x38000000; # SCE_BR_SCR_FIREWALL_SCR_15_0
scr.2341.0 = 0x38000000; # AON_BR_SCR_FIREWALL_SCR_15_0
scr.2342.0 = 0x38000000; # BPMP_BR_SCR_FIREWALL_SCR_15_0
scr.2343.0 = 0x38000000; # CCROC_BR_SCR_FIREWALL_SCR_15_0
scr.2344.0 = 0x38000000; # SMMU0_BR_SCR_FIREWALL_SCR_15_0
scr.2345.0 = 0x38000000; # PCIE_BR_SCR_FIREWALL_SCR_15_0
scr.2346.0 = 0x38000000; # GPU_BR_SCR_FIREWALL_SCR_15_0
scr.2347.0 = 0x38000000; # APE_BR_SCR_FIREWALL_SCR_15_0
scr.2348.0 = 0x38000000; # AONRMU_BR_SCR_FIREWALL_SCR_15_0
scr.2349.0 = 0x38000000; # HOST1X_BR_SCR_TZ_SCR_0
scr.2350.0 = 0x38000000; # SCE_BR_SCR_TZ_SCR_0
scr.2351.0 = 0x38000000; # AON_BR_SCR_TZ_SCR_0
scr.2352.0 = 0x38000000; # BPMP_BR_SCR_TZ_SCR_0
scr.2353.0 = 0x38000000; # CCROC_BR_SCR_TZ_SCR_0
scr.2354.0 = 0x38000000; # SMMU0_BR_SCR_TZ_SCR_0
scr.2355.0 = 0x38000000; # PCIE_BR_SCR_TZ_SCR_0
scr.2356.0 = 0x38000000; # GPU_BR_SCR_TZ_SCR_0
scr.2357.0 = 0x38000000; # APE_BR_SCR_TZ_SCR_0
scr.2358.0 = 0x38000000; # AONRMU_BR_SCR_TZ_SCR_0
scr.2359.0 = 0x38000000; # HOST1X_BR_SCR_G1_SCR_0
scr.2360.0 = 0x38000000; # SCE_BR_SCR_G1_SCR_0
scr.2361.0 = 0x38000000; # AON_BR_SCR_G1_SCR_0
scr.2362.0 = 0x38000000; # BPMP_BR_SCR_G1_SCR_0
scr.2363.0 = 0x38000000; # CCROC_BR_SCR_G1_SCR_0
scr.2364.0 = 0x38000000; # SMMU0_BR_SCR_G1_SCR_0
scr.2365.0 = 0x38000000; # PCIE_BR_SCR_G1_SCR_0
scr.2366.0 = 0x38000000; # GPU_BR_SCR_G1_SCR_0
scr.2367.0 = 0x38000000; # APE_BR_SCR_G1_SCR_0
scr.2368.0 = 0x38000000; # AONRMU_BR_SCR_G1_SCR_0
scr.2369.0 = 0x38000000; # HOST1X_BR_SCR_G2_SCR_0
scr.2370.0 = 0x38000000; # SCE_BR_SCR_G2_SCR_0
scr.2371.0 = 0x38000000; # AON_BR_SCR_G2_SCR_0
scr.2372.0 = 0x38000000; # BPMP_BR_SCR_G2_SCR_0
scr.2373.0 = 0x38000000; # CCROC_BR_SCR_G2_SCR_0
scr.2374.0 = 0x38000000; # SMMU0_BR_SCR_G2_SCR_0
scr.2375.0 = 0x38000000; # PCIE_BR_SCR_G2_SCR_0
scr.2376.0 = 0x38000000; # GPU_BR_SCR_G2_SCR_0
scr.2377.0 = 0x38000000; # APE_BR_SCR_G2_SCR_0
scr.2378.0 = 0x38000000; # AONRMU_BR_SCR_G2_SCR_0
scr.2379.0 = 0x38000000; # HOST1X_BR_SCR_G3_SCR_0
scr.2380.0 = 0x38000000; # SCE_BR_SCR_G3_SCR_0
scr.2381.0 = 0x38000000; # AON_BR_SCR_G3_SCR_0
scr.2382.0 = 0x38000000; # BPMP_BR_SCR_G3_SCR_0
scr.2383.0 = 0x38000000; # CCROC_BR_SCR_G3_SCR_0
scr.2384.0 = 0x38000000; # SMMU0_BR_SCR_G3_SCR_0
scr.2385.0 = 0x38000000; # PCIE_BR_SCR_G3_SCR_0
scr.2386.0 = 0x38000000; # GPU_BR_SCR_G3_SCR_0
scr.2387.0 = 0x38000000; # APE_BR_SCR_G3_SCR_0
scr.2388.0 = 0x38000000; # AONRMU_BR_SCR_G3_SCR_0
scr.2389.0 = 0x38000000; # HOST1X_BR_SCR_G4_SCR_0
scr.2390.0 = 0x38000000; # SCE_BR_SCR_G4_SCR_0
scr.2391.0 = 0x38000000; # AON_BR_SCR_G4_SCR_0
scr.2392.0 = 0x38000000; # BPMP_BR_SCR_G4_SCR_0
scr.2393.0 = 0x38000000; # CCROC_BR_SCR_G4_SCR_0
scr.2394.0 = 0x38000000; # SMMU0_BR_SCR_G4_SCR_0
scr.2395.0 = 0x38000000; # PCIE_BR_SCR_G4_SCR_0
scr.2396.0 = 0x38000000; # GPU_BR_SCR_G4_SCR_0
scr.2397.0 = 0x38000000; # APE_BR_SCR_G4_SCR_0
scr.2398.0 = 0x38000000; # AONRMU_BR_SCR_G4_SCR_0
scr.2399.0 = 0x38000000; # HOST1X_BR_SCR_G5_SCR_0
scr.2400.0 = 0x38000000; # SCE_BR_SCR_G5_SCR_0
scr.2401.0 = 0x38000000; # AON_BR_SCR_G5_SCR_0
scr.2402.0 = 0x38000000; # BPMP_BR_SCR_G5_SCR_0
scr.2403.0 = 0x38000000; # CCROC_BR_SCR_G5_SCR_0
scr.2404.0 = 0x38000000; # SMMU0_BR_SCR_G5_SCR_0
scr.2405.0 = 0x38000000; # PCIE_BR_SCR_G5_SCR_0
scr.2406.0 = 0x38000000; # GPU_BR_SCR_G5_SCR_0
scr.2407.0 = 0x38000000; # APE_BR_SCR_G5_SCR_0
scr.2408.0 = 0x38000000; # AONRMU_BR_SCR_G5_SCR_0
scr.2409.0 = 0x38000000; # HOST1X_BR_SCR_G6_SCR_0
scr.2410.0 = 0x38000000; # SCE_BR_SCR_G6_SCR_0
scr.2411.0 = 0x38000000; # AON_BR_SCR_G6_SCR_0
scr.2412.0 = 0x38000000; # BPMP_BR_SCR_G6_SCR_0
scr.2413.0 = 0x38000000; # CCROC_BR_SCR_G6_SCR_0
scr.2414.0 = 0x38000000; # SMMU0_BR_SCR_G6_SCR_0
scr.2415.0 = 0x38000000; # PCIE_BR_SCR_G6_SCR_0
scr.2416.0 = 0x38000000; # GPU_BR_SCR_G6_SCR_0
scr.2417.0 = 0x38000000; # APE_BR_SCR_G6_SCR_0
scr.2418.0 = 0x38000000; # AONRMU_BR_SCR_G6_SCR_0
scr.2419.0 = 0x38000000; # HOST1X_BR_SCR_G7_SCR_0
scr.2420.0 = 0x38000000; # SCE_BR_SCR_G7_SCR_0
scr.2421.0 = 0x38000000; # AON_BR_SCR_G7_SCR_0
scr.2422.0 = 0x38000000; # BPMP_BR_SCR_G7_SCR_0
scr.2423.0 = 0x38000000; # CCROC_BR_SCR_G7_SCR_0
scr.2424.0 = 0x38000000; # SMMU0_BR_SCR_G7_SCR_0
scr.2425.0 = 0x38000000; # PCIE_BR_SCR_G7_SCR_0
scr.2426.0 = 0x38000000; # GPU_BR_SCR_G7_SCR_0
scr.2427.0 = 0x38000000; # APE_BR_SCR_G7_SCR_0
scr.2428.0 = 0x38000000; # AONRMU_BR_SCR_G7_SCR_0
scr.2429.0 = 0x20000000; # TKE_TOP_SCR_TKESCR_0
scr.2430.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR0_0
scr.2431.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR1_0
scr.2432.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR2_0
scr.2433.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR3_0
scr.2434.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR4_0
scr.2435.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR5_0
scr.2436.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR6_0
scr.2437.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR7_0
scr.2438.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR8_0
scr.2439.0 = 0x20000000; # TKE_TOP_SCR_TMRSCR9_0
scr.2440.0 = 0x20000000; # TKE_TOP_SCR_WDTSCR0_0
scr.2441.0 = 0x20000000; # TKE_TOP_SCR_WDTSCR1_0
scr.2442.0 = 0x20000000; # TKE_TOP_SCR_WDTSCR2_0
scr.2443.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.2444.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.2445.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.2446.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.2447.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.2448.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.2449.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.2450.0 = 0x20000000; # TOP0_HSP_SM.HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.2451.0 = 0x20000000; # TOP0_HSP_SS.HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.2452.0 = 0x20000000; # TOP0_HSP_SS.HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.2453.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_0_REG_0
scr.2454.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_1_REG_0
scr.2455.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_2_REG_0
scr.2456.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_3_REG_0
scr.2457.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_4_REG_0
scr.2458.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_5_REG_0
scr.2459.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_6_REG_0
scr.2460.0 = 0x20000000; # TOP0_HSP_DB.HSP_DBELL_SCR_DB_7_REG_0
scr.2461.0 = 0x20000000; # TOP0_HSP_COMMON.HSP_INT_SCR_SCR_C0_REG_0
scr.2462.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.2463.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.2464.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.2465.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.2466.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.2467.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.2468.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.2469.0 = 0x20000000; # TOP1_HSP_SM.HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.2470.0 = 0x20000000; # TOP1_HSP_SS.HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.2471.0 = 0x20000000; # TOP1_HSP_SS.HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.2472.0 = 0x20000000; # TOP1_HSP_SS.HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.2473.0 = 0x20000000; # TOP1_HSP_SS.HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.2474.0 = 0x20000000; # TOP1_HSP_COMMON.HSP_INT_SCR_SCR_C0_REG_0
scr.2475.0 = 0x20000000; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRD_0
scr.2476.0 = 0x20000000; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRE_0
scr.2477.0 = 0x20000000; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRD_0
scr.2478.0 = 0x20000000; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRE_0
scr.2479.0 = 0x20000000; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRD_0
scr.2480.0 = 0x20000000; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRE_0
scr.2481.0 = 0x20000000; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRD_0
scr.2482.0 = 0x20000000; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRE_0
scr.2483.0 = 0x20000000; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRD_0
scr.2484.0 = 0x20000000; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRE_0
scr.2485.0 = 0x20000000; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRD_0
scr.2486.0 = 0x20000000; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRE_0
scr.2487.0 = 0x20000000; # INTR_CTLR_COMMON_SCR_SCR_COMMON_0
scr.2488.0 = 0x20000000; # GTE_INTR_CTLR_SCR_TESCR_0
scr.2489.0 = 0x20000000; # GTE_INTR_CTLR_SCR_TEDSCR_0
scr.2490.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC1_CLK_0
scr.2491.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC1_DAT_0
scr.2492.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC2_DAT_0
scr.2493.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC2_CLK_0
scr.2494.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC4_DAT_0
scr.2495.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DMIC4_CLK_0
scr.2496.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_FS_0
scr.2497.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DIN_0
scr.2498.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DOUT_0
scr.2499.0 = 0x20000000; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_SCLK_0
scr.2500.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_GPIO_AUD3_0
scr.2501.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_GPIO_AUD2_0
scr.2502.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_GPIO_AUD1_0
scr.2503.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_GPIO_AUD0_0
scr.2504.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_AUD_MCLK_0
scr.2505.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_DAP1_FS_0
scr.2506.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_DAP1_DIN_0
scr.2507.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_DAP1_DOUT_0
scr.2508.0 = 0x20000000; # PADCTL_AUDIO_SCR_SCR_DAP1_SCLK_0
scr.2509.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_EXTPERIPH2_CLK_0
scr.2510.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_EXTPERIPH1_CLK_0
scr.2511.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_CAM_I2C_SDA_0
scr.2512.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_CAM_I2C_SCL_0
scr.2513.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM1_0
scr.2514.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM2_0
scr.2515.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM3_0
scr.2516.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM4_0
scr.2517.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM5_0
scr.2518.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM6_0
scr.2519.0 = 0x20000000; # PADCTL_CAM_SCR_SCR_GPIO_CAM7_0
scr.2520.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_DAP2_DIN_0
scr.2521.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_DAP2_DOUT_0
scr.2522.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_DAP2_FS_0
scr.2523.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_DAP2_SCLK_0
scr.2524.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_UART4_CTS_0
scr.2525.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_UART4_RTS_0
scr.2526.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_UART4_RX_0
scr.2527.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_UART4_TX_0
scr.2528.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GPIO_WAN4_0
scr.2529.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GPIO_WAN3_0
scr.2530.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GPIO_WAN2_0
scr.2531.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GPIO_WAN1_0
scr.2532.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SCL_0
scr.2533.0 = 0x20000000; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SDA_0
scr.2534.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_UART1_CTS_0
scr.2535.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_UART1_RTS_0
scr.2536.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_UART1_RX_0
scr.2537.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_UART1_TX_0
scr.2538.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT3_0
scr.2539.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT2_0
scr.2540.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT1_0
scr.2541.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_IN_0
scr.2542.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_CLK_0
scr.2543.0 = 0x20000000; # PADCTL_DEBUG_SCR_SCR_DIRECTDC_COMP_0
scr.2544.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ0_0
scr.2545.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ1_0
scr.2546.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ2_0
scr.2547.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ3_0
scr.2548.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ4_0
scr.2549.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ5_0
scr.2550.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ6_0
scr.2551.0 = 0x20000000; # PADCTL_DMIC_HV_SCR_SCR_GPIO_PQ7_0
scr.2552.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_GPIO_EDP2_0
scr.2553.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_GPIO_EDP3_0
scr.2554.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_GPIO_EDP0_0
scr.2555.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_GPIO_EDP1_0
scr.2556.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_DP_AUX_CH0_HPD_0
scr.2557.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_DP_AUX_CH1_HPD_0
scr.2558.0 = 0x20000000; # PADCTL_EDP_SCR_SCR_HDMI_CEC_0
scr.2559.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_CLKREQ_N_0
scr.2560.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_WAKE_N_0
scr.2561.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_CLKREQ_N_0
scr.2562.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_RST_N_0
scr.2563.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_CLKREQ_N_0
scr.2564.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_RST_N_0
scr.2565.0 = 0x20000000; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_RST_N_0
scr.2566.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CLK_0
scr.2567.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CMD_0
scr.2568.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_COMP_0
scr.2569.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT3_0
scr.2570.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT2_0
scr.2571.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT1_0
scr.2572.0 = 0x20000000; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT0_0
scr.2573.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TD3_0
scr.2574.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TD2_0
scr.2575.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TD1_0
scr.2576.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TD0_0
scr.2577.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RD3_0
scr.2578.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RD2_0
scr.2579.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RD1_0
scr.2580.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_MDIO_0
scr.2581.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RD0_0
scr.2582.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_MDC_0
scr.2583.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_COMP_0
scr.2584.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TXC_0
scr.2585.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RXC_0
scr.2586.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_TX_CTL_0
scr.2587.0 = 0x20000000; # PADCTL_SDMMC2_HV_SCR_SCR_EQOS_RX_CTL_0
scr.2588.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CLK_0
scr.2589.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CMD_0
scr.2590.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_COMP_0
scr.2591.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT3_0
scr.2592.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT2_0
scr.2593.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT1_0
scr.2594.0 = 0x20000000; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT0_0
scr.2595.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_COMP_0
scr.2596.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_CLK_0
scr.2597.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_CMD_0
scr.2598.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DQS_0
scr.2599.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT7_0
scr.2600.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT6_0
scr.2601.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT5_0
scr.2602.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT4_0
scr.2603.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT3_0
scr.2604.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT2_0
scr.2605.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT1_0
scr.2606.0 = 0x20000000; # PADCTL_SDMMC4_SCR_SCR_SDMMC4_DAT0_0
scr.2607.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_IO3_0
scr.2608.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_IO2_0
scr.2609.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_IO1_0
scr.2610.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_IO0_0
scr.2611.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_SCK_0
scr.2612.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_CS_N_0
scr.2613.0 = 0x20000000; # PADCTL_SPI_SCR_SCR_QSPI_COMP_0
scr.2614.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_WAN8_0
scr.2615.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_WAN7_0
scr.2616.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_WAN6_0
scr.2617.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_WAN5_0
scr.2618.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART2_TX_0
scr.2619.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART2_RX_0
scr.2620.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART2_RTS_0
scr.2621.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART2_CTS_0
scr.2622.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART5_RX_0
scr.2623.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART5_TX_0
scr.2624.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART5_RTS_0
scr.2625.0 = 0x20000000; # PADCTL_UART_SCR_SCR_UART5_CTS_0
scr.2626.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM1_0
scr.2627.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM2_0
scr.2628.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM3_0
scr.2629.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM4_0
scr.2630.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM5_0
scr.2631.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM6_0
scr.2632.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPIO_MDM7_0
scr.2633.0 = 0x20000000; # PADCTL_UART_SCR_SCR_BCPU_PWR_REQ_0
scr.2634.0 = 0x20000000; # PADCTL_UART_SCR_SCR_MCPU_PWR_REQ_0
scr.2635.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GPU_PWR_REQ_0
scr.2636.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GEN7_I2C_SCL_0
scr.2637.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GEN7_I2C_SDA_0
scr.2638.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GEN9_I2C_SDA_0
scr.2639.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GEN9_I2C_SCL_0
scr.2640.0 = 0x20000000; # PADCTL_UART_SCR_SCR_USB_VBUS_EN0_0
scr.2641.0 = 0x20000000; # PADCTL_UART_SCR_SCR_USB_VBUS_EN1_0
scr.2642.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GP_PWM7_0
scr.2643.0 = 0x20000000; # PADCTL_UART_SCR_SCR_GP_PWM6_0
scr.2644.0 = 0x20000000; # PADCTL_UFS_SCR_SCR_UFS0_RST_0
scr.2645.0 = 0x20000000; # PADCTL_UFS_SCR_SCR_UFS0_REF_CLK_0
scr.2646.1 = 0x38000606; # GPIO_N_SCR_00_0
scr.2647.1 = 0x38000606; # GPIO_N_SCR_01_0
scr.2648.1 = 0x38000606; # GPIO_N_SCR_02_0
scr.2649.1 = 0x38000606; # GPIO_N_SCR_03_0
scr.2650.1 = 0x38000606; # GPIO_N_SCR_04_0
scr.2651.1 = 0x38000606; # GPIO_N_SCR_05_0
scr.2652.1 = 0x38000606; # GPIO_N_SCR_06_0
scr.2653.1 = 0x38000606; # GPIO_O_SCR_00_0
scr.2654.1 = 0x38000606; # GPIO_O_SCR_01_0
scr.2655.1 = 0x38000606; # GPIO_O_SCR_02_0
scr.2656.1 = 0x38000606; # GPIO_O_SCR_03_0
scr.2657.1 = 0x38000606; # GPIO_Q_SCR_00_0
scr.2658.1 = 0x38000606; # GPIO_Q_SCR_01_0
scr.2659.1 = 0x38000606; # GPIO_Q_SCR_02_0
scr.2660.1 = 0x38000606; # GPIO_Q_SCR_03_0
scr.2661.1 = 0x38000606; # GPIO_Q_SCR_04_0
scr.2662.1 = 0x38000606; # GPIO_Q_SCR_05_0
scr.2663.1 = 0x38000606; # GPIO_T_SCR_00_0
scr.2664.1 = 0x38000606; # GPIO_T_SCR_01_0
scr.2665.1 = 0x38000606; # GPIO_T_SCR_02_0
scr.2666.1 = 0x38000606; # GPIO_T_SCR_03_0
scr.2667.1 = 0x38000606; # GPIO_I_SCR_00_0
scr.2668.1 = 0x38000606; # GPIO_I_SCR_01_0
scr.2669.1 = 0x38000606; # GPIO_I_SCR_02_0
scr.2670.1 = 0x38000606; # GPIO_I_SCR_03_0
scr.2671.1 = 0x38000606; # GPIO_I_SCR_04_0
scr.2672.1 = 0x38000606; # GPIO_I_SCR_05_0
scr.2673.1 = 0x38000606; # GPIO_I_SCR_06_0
scr.2674.1 = 0x38000606; # GPIO_I_SCR_07_0
scr.2675.1 = 0x38000606; # GPIO_R_SCR_00_0
scr.2676.1 = 0x38000606; # GPIO_R_SCR_01_0
scr.2677.1 = 0x38000606; # GPIO_R_SCR_02_0
scr.2678.1 = 0x38000606; # GPIO_R_SCR_03_0
scr.2679.1 = 0x38000606; # GPIO_R_SCR_04_0
scr.2680.1 = 0x38000606; # GPIO_R_SCR_05_0
scr.2681.1 = 0x38000606; # GPIO_CTL0_VM_SCR_0
scr.2682.1 = 0x38000606; # GPIO_CTL0_INTERRUPT_STATUS_VM_SCR_0
scr.2683.1 = 0x38000606; # GPIO_CTL0_SCR_0
scr.2684.1 = 0x38000606; # GPIO_H_SCR_00_0
scr.2685.1 = 0x38000606; # GPIO_H_SCR_01_0
scr.2686.1 = 0x38000606; # GPIO_H_SCR_02_0
scr.2687.1 = 0x38000606; # GPIO_H_SCR_03_0
scr.2688.1 = 0x38000606; # GPIO_H_SCR_04_0
scr.2689.1 = 0x38000606; # GPIO_H_SCR_05_0
scr.2690.1 = 0x38000606; # GPIO_H_SCR_06_0
scr.2691.1 = 0x38000606; # GPIO_L_SCR_00_0
scr.2692.1 = 0x38000606; # GPIO_L_SCR_00_0
scr.2693.1 = 0x38000606; # GPIO_L_SCR_01_0
scr.2694.1 = 0x38000606; # GPIO_L_SCR_02_0
scr.2695.1 = 0x38000606; # GPIO_L_SCR_03_0
scr.2696.1 = 0x38000606; # GPIO_L_SCR_04_0
scr.2697.1 = 0x38000606; # GPIO_L_SCR_05_0
scr.2698.1 = 0x38000606; # GPIO_L_SCR_06_0
scr.2699.1 = 0x38000606; # GPIO_L_SCR_07_0
scr.2700.1 = 0x38000606; # GPIO_X_SCR_00_0
scr.2701.1 = 0x38000606; # GPIO_X_SCR_01_0
scr.2702.1 = 0x38000606; # GPIO_X_SCR_02_0
scr.2703.1 = 0x38000606; # GPIO_X_SCR_03_0
scr.2704.1 = 0x38000606; # GPIO_X_SCR_04_0
scr.2705.1 = 0x38000606; # GPIO_X_SCR_05_0
scr.2706.1 = 0x38000606; # GPIO_X_SCR_06_0
scr.2707.1 = 0x38000606; # GPIO_X_SCR_07_0
scr.2708.1 = 0x38000606; # GPIO_Y_SCR_00_0
scr.2709.1 = 0x38000606; # GPIO_Y_SCR_01_0
scr.2710.1 = 0x38000606; # GPIO_Y_SCR_02_0
scr.2711.1 = 0x38000606; # GPIO_Y_SCR_03_0
scr.2712.1 = 0x38000606; # GPIO_Y_SCR_04_0
scr.2713.1 = 0x38000606; # GPIO_Y_SCR_05_0
scr.2714.1 = 0x38000606; # GPIO_Y_SCR_06_0
scr.2715.1 = 0x38000606; # GPIO_CTL1_VM_SCR_0
scr.2716.1 = 0x38000606; # GPIO_CTL1_INTERRUPT_STATUS_VM_SCR_0
scr.2717.1 = 0x38000606; # GPIO_CTL1_SCR_0
scr.2718.1 = 0x38000606; # GPIO_A_SCR_00_0
scr.2719.1 = 0x38000606; # GPIO_A_SCR_01_0
scr.2720.1 = 0x38000606; # GPIO_A_SCR_02_0
scr.2721.1 = 0x38000606; # GPIO_A_SCR_03_0
scr.2722.1 = 0x38000606; # GPIO_A_SCR_04_0
scr.2723.1 = 0x38000606; # GPIO_A_SCR_05_0
scr.2724.1 = 0x38000606; # GPIO_A_SCR_06_0
scr.2725.1 = 0x38000606; # GPIO_E_SCR_00_0
scr.2726.1 = 0x38000606; # GPIO_E_SCR_01_0
scr.2727.1 = 0x38000606; # GPIO_E_SCR_02_0
scr.2728.1 = 0x38000606; # GPIO_E_SCR_03_0
scr.2729.1 = 0x38000606; # GPIO_E_SCR_04_0
scr.2730.1 = 0x38000606; # GPIO_E_SCR_05_0
scr.2731.1 = 0x38000606; # GPIO_E_SCR_06_0
scr.2732.1 = 0x38000606; # GPIO_E_SCR_07_0
scr.2733.1 = 0x38000606; # GPIO_F_SCR_00_0
scr.2734.1 = 0x38000606; # GPIO_F_SCR_01_0
scr.2735.1 = 0x38000606; # GPIO_F_SCR_02_0
scr.2736.1 = 0x38000606; # GPIO_F_SCR_03_0
scr.2737.1 = 0x38000606; # GPIO_F_SCR_04_0
scr.2738.1 = 0x38000606; # GPIO_F_SCR_05_0
scr.2739.1 = 0x38000606; # GPIO_BB_SCR_00_0
scr.2740.1 = 0x38000606; # GPIO_BB_SCR_01_0
scr.2741.1 = 0x38000606; # GPIO_CTL2_VM_SCR_0
scr.2742.1 = 0x38000606; # GPIO_CTL2_INTERRUPT_STATUS_VM_SCR_0
scr.2743.1 = 0x38000606; # GPIO_CTL2_SCR_0
scr.2744.1 = 0x38000606; # GPIO_B_SCR_00_0
scr.2745.1 = 0x38000606; # GPIO_B_SCR_01_0
scr.2746.1 = 0x38000606; # GPIO_B_SCR_02_0
scr.2747.1 = 0x38000606; # GPIO_B_SCR_03_0
scr.2748.1 = 0x38000606; # GPIO_B_SCR_04_0
scr.2749.1 = 0x38000606; # GPIO_B_SCR_05_0
scr.2750.1 = 0x38000606; # GPIO_B_SCR_06_0
scr.2751.1 = 0x38000606; # GPIO_C_SCR_00_0
scr.2752.1 = 0x38000606; # GPIO_C_SCR_01_0
scr.2753.1 = 0x38000606; # GPIO_C_SCR_02_0
scr.2754.1 = 0x38000606; # GPIO_C_SCR_03_0
scr.2755.1 = 0x38000606; # GPIO_C_SCR_04_0
scr.2756.1 = 0x38000606; # GPIO_C_SCR_05_0
scr.2757.1 = 0x38000606; # GPIO_C_SCR_06_0
scr.2758.1 = 0x38000606; # GPIO_D_SCR_00_0
scr.2759.1 = 0x38000606; # GPIO_D_SCR_01_0
scr.2760.1 = 0x38000606; # GPIO_D_SCR_02_0
scr.2761.1 = 0x38000606; # GPIO_D_SCR_03_0
scr.2762.1 = 0x38000606; # GPIO_D_SCR_04_0
scr.2763.1 = 0x38000606; # GPIO_D_SCR_05_0
scr.2764.1 = 0x38000606; # GPIO_CTL3_VM_SCR_0
scr.2765.1 = 0x38000606; # GPIO_CTL3_INTERRUPT_STATUS_VM_SCR_0
scr.2766.1 = 0x38000606; # GPIO_CTL3_SCR_0
scr.2767.1 = 0x38000606; # GPIO_P_SCR_00_0
scr.2768.1 = 0x38000606; # GPIO_P_SCR_01_0
scr.2769.1 = 0x38000606; # GPIO_P_SCR_02_0
scr.2770.1 = 0x38000606; # GPIO_P_SCR_03_0
scr.2771.1 = 0x38000606; # GPIO_P_SCR_04_0
scr.2772.1 = 0x38000606; # GPIO_P_SCR_05_0
scr.2773.1 = 0x38000606; # GPIO_P_SCR_06_0
scr.2774.1 = 0x38000606; # GPIO_G_SCR_00_0
scr.2775.1 = 0x38000606; # GPIO_G_SCR_01_0
scr.2776.1 = 0x38000606; # GPIO_G_SCR_02_0
scr.2777.1 = 0x38000606; # GPIO_G_SCR_03_0
scr.2778.1 = 0x38000606; # GPIO_G_SCR_04_0
scr.2779.1 = 0x38000606; # GPIO_G_SCR_05_0
scr.2780.1 = 0x38000606; # GPIO_CTL4_VM_SCR_0
scr.2781.1 = 0x38000606; # GPIO_CTL4_INTERRUPT_STATUS_VM_SCR_0
scr.2782.1 = 0x38000606; # GPIO_CTL4_SCR_0
scr.2783.1 = 0x38000606; # GPIO_J_SCR_00_0
scr.2784.1 = 0x38000606; # GPIO_J_SCR_01_0
scr.2785.1 = 0x38000606; # GPIO_J_SCR_02_0
scr.2786.1 = 0x38000606; # GPIO_J_SCR_03_0
scr.2787.1 = 0x38000606; # GPIO_J_SCR_04_0
scr.2788.1 = 0x38000606; # GPIO_J_SCR_05_0
scr.2789.1 = 0x38000606; # GPIO_J_SCR_06_0
scr.2790.1 = 0x38000606; # GPIO_J_SCR_07_0
scr.2791.1 = 0x38000606; # GPIO_K_SCR_00_0
scr.2792.1 = 0x38000606; # GPIO_CC_SCR_00_0
scr.2793.1 = 0x38000606; # GPIO_CC_SCR_01_0
scr.2794.1 = 0x38000606; # GPIO_CC_SCR_02_0
scr.2795.1 = 0x38000606; # GPIO_CC_SCR_03_0
scr.2796.1 = 0x38000606; # GPIO_M_SCR_00_0
scr.2797.1 = 0x38000606; # GPIO_M_SCR_01_0
scr.2798.1 = 0x38000606; # GPIO_M_SCR_02_0
scr.2799.1 = 0x38000606; # GPIO_M_SCR_03_0
scr.2800.1 = 0x38000606; # GPIO_M_SCR_04_0
scr.2801.1 = 0x38000606; # GPIO_M_SCR_05_0
scr.2802.1 = 0x38000606; # GPIO_CTL5_VM_SCR_0
scr.2803.1 = 0x38000606; # GPIO_CTL5_INTERRUPT_STATUS_VM_SCR_0
scr.2804.1 = 0x38000606; # GPIO_CTL5_SCR_0
scr.2805.0 = 0x19000606; # GPCDMA_SCR_SCR_CH0_0
scr.2806.0 = 0x19000606; # GPCDMA_SCR_SCR_CH1_0
scr.2807.0 = 0x19000606; # GPCDMA_SCR_SCR_CH2_0
scr.2808.0 = 0x19000606; # GPCDMA_SCR_SCR_CH3_0
scr.2809.0 = 0x19000606; # GPCDMA_SCR_SCR_CH4_0
scr.2810.0 = 0x19000606; # GPCDMA_SCR_SCR_CH5_0
scr.2811.0 = 0x19000606; # GPCDMA_SCR_SCR_CH6_0
scr.2812.0 = 0x19000606; # GPCDMA_SCR_SCR_CH7_0
scr.2813.0 = 0x19000606; # GPCDMA_SCR_SCR_CH8_0
scr.2814.0 = 0x19000606; # GPCDMA_SCR_SCR_CH9_0
scr.2815.0 = 0x19000606; # GPCDMA_SCR_SCR_CH10_0
scr.2816.0 = 0x19000606; # GPCDMA_SCR_SCR_CH11_0
scr.2817.0 = 0x19000606; # GPCDMA_SCR_SCR_CH12_0
scr.2818.0 = 0x19000606; # GPCDMA_SCR_SCR_CH13_0
scr.2819.0 = 0x19000606; # GPCDMA_SCR_SCR_CH14_0
scr.2820.0 = 0x19000606; # GPCDMA_SCR_SCR_CH15_0
scr.2821.0 = 0x19000606; # GPCDMA_SCR_SCR_CH16_0
scr.2822.0 = 0x19000606; # GPCDMA_SCR_SCR_CH17_0
scr.2823.0 = 0x19000606; # GPCDMA_SCR_SCR_CH18_0
scr.2824.0 = 0x19000606; # GPCDMA_SCR_SCR_CH19_0
scr.2825.0 = 0x19000606; # GPCDMA_SCR_SCR_CH20_0
scr.2826.0 = 0x19000606; # GPCDMA_SCR_SCR_CH21_0
scr.2827.0 = 0x19000606; # GPCDMA_SCR_SCR_CH22_0
scr.2828.0 = 0x19000606; # GPCDMA_SCR_SCR_CH23_0
scr.2829.0 = 0x19000606; # GPCDMA_SCR_SCR_CH24_0
scr.2830.0 = 0x19000606; # GPCDMA_SCR_SCR_CH25_0
scr.2831.0 = 0x19000606; # GPCDMA_SCR_SCR_CH26_0
scr.2832.0 = 0x19000606; # GPCDMA_SCR_SCR_CH27_0
scr.2833.0 = 0x19000606; # GPCDMA_SCR_SCR_CH28_0
scr.2834.0 = 0x19000606; # GPCDMA_SCR_SCR_CH29_0
scr.2835.0 = 0x19000606; # GPCDMA_SCR_SCR_CH30_0
scr.2836.0 = 0x19000606; # GPCDMA_SCR_SCR_CH31_0
scr.2837.0 = 0x19000606; # GPCDMA_SCR_SCR_DMA_RO_0
scr.2838.0 = 0x19000606; # GPCDMA_SCR_SCR_HYPER_0
scr.2839.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.2840.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.2841.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.2842.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.2843.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.2844.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.2845.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.2846.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.2847.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.2848.0 = 0x20000000; # APE_ACAST.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.2849.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.2850.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.2851.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.2852.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.2853.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.2854.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.2855.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.2856.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.2857.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.2858.0 = 0x20000000; # APE_ADAST.APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.2859.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.2860.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.2861.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.2862.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.2863.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.2864.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.2865.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.2866.0 = 0x20000000; # APE_HSP_SM.HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.2867.0 = 0x20000000; # APE_HSP_SS.HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.2868.0 = 0x20000000; # APE_HSP_SS.HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.2869.0 = 0x20000000; # APE_HSP_SS.HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.2870.0 = 0x20000000; # APE_HSP_SS.HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.2871.0 = 0x20000000; # APE_HSP_COMMON.HSP_INT_SCR_SCR_C0_REG_0
scr.2872.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_TKESCR_0
scr.2873.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_TMRSCR0_0
scr.2874.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_TMRSCR1_0
scr.2875.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_TMRSCR2_0
scr.2876.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_TMRSCR3_0
scr.2877.0 = 0x20000000; # APE_TKE.TKE_AON_SCR_WDTSCR0_0
