ExportOption Verilog : /verilog
ateMaxNoCLatency 100
customerCells.DataInfoConverterCell.synthesis.descriptionPath None
customerCells.DataInfoConverterCell.simulation.descriptionPath None
customerCells.otherCustomerCells.descriptionPath None
customerCells.FirewallCoreCell.synthesis.descriptionPath None
customerCells.FirewallCoreCell.simulation.descriptionPath None
customerCells.GaterCell.synthesis.descriptionPath None
customerCells.GaterCell.cellName GaterCell_RstAsync
customerCells.GaterCell.simulation.descriptionPath None
customerCells.PlaceHolderCell.synthesis.descriptionPath None
customerCells.PlaceHolderCell.simulation.descriptionPath None
customerCells.ClockManagerCell.synthesis.descriptionPath None
customerCells.ClockManagerCell.simulation.descriptionPath None
customerCells.SynchronizerCell_4DFFs.synthesis.descriptionPath None
customerCells.SynchronizerCell_4DFFs.cellName SynchronizerCell_4DFFs_RstAsync
customerCells.SynchronizerCell_4DFFs.simulation.descriptionPath None
customerCells.SynchronizerCell.synthesis.descriptionPath None
customerCells.SynchronizerCell.cellName SynchronizerCell_RstAsync
customerCells.SynchronizerCell.simulation.descriptionPath None
customerCells.SynchronizerCell_3DFFs.synthesis.descriptionPath None
customerCells.SynchronizerCell_3DFFs.cellName SynchronizerCell_3DFFs_RstAsync
customerCells.SynchronizerCell_3DFFs.simulation.descriptionPath None
customerCells.RegFileHmCell.synthesis.descriptionPath None
customerCells.RegFileHmCell.simulation.descriptionPath None
fileHeaderComments.FlexNoCversion 1
fileHeaderComments.ExportDate 1
fileHeaderComments.PDDfile 1
fileHeaderComments.Structure 1
fileHeaderComments.ExportOption Name
files OnePerUserModule
instrumentation.AIP_bindings 0
powerIntent None
resetPolicy.resetDFFPin Asynchronous
resetPolicy.resetRegisters All
simulator.useSeparateCompilation 0
simulator.mode 64bit
simulator VCS
synthesisTool None
timeScale 1ps/1ps
topLevelName rsnoc
uvmTopTestBenchNoX 0
vmmCreateDramBlackBox 0
withoutSeparateExport 0


ClockManager_interconnect_synch_regime_Cm266 : ClockManagerCell
coreName ClockManager_interconnect_synch_regime_Cm266
generateDividedClocks 0
clockPort.name interconnect_synch_regime_Cm266
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio 2
number.signals 0


ClockManager_fpga_regime_s0_Cm : ClockManagerCell
coreName ClockManager_fpga_regime_s0_Cm
generateDividedClocks 0
clockPort.name fpga_regime_s0_Cm
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio None
number.signals 0


ClockManager_fpga_regime_m1_Cm : ClockManagerCell
coreName ClockManager_fpga_regime_m1_Cm
generateDividedClocks 0
clockPort.name fpga_regime_m1_Cm
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio None
number.signals 0


ClockManager_interconnect_synch_regime_Cm533 : ClockManagerCell
coreName ClockManager_interconnect_synch_regime_Cm533
generateDividedClocks 0
clockPort.name interconnect_synch_regime_Cm533
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio None
number.signals 0


ClockManager_fpga_regime_m0_Cm : ClockManagerCell
coreName ClockManager_fpga_regime_m0_Cm
generateDividedClocks 0
clockPort.name fpga_regime_m0_Cm
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio None
number.signals 0


ClockManager_interconnect_synch_regime_Cm133 : ClockManagerCell
coreName ClockManager_interconnect_synch_regime_Cm133
generateDividedClocks 0
clockPort.name interconnect_synch_regime_Cm133
clockPort.retentionReset 0
clockPort.testMode 1
asyncResetN 0
asyncRetentionResetN 0
number.clockNets 1
clockNet.0.name root
clockNet.0.ratio 4
number.signals 0


