Kanak Agarwal , Kevin Nowka , Harmander Deogun , Dennis Sylvester, Power Gating with Multiple Sleep Modes, Proceedings of the 7th International Symposium on Quality Electronic Design, p.633-637, March 27-29, 2006[doi>10.1109/ISQED.2006.102]
N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 33--42.
A. Alhussien, C. Wang, and N. Bagherzadeh. 2010. A scalable delay insensitive asynchronous NoC with adaptive routing. In Proceedings of the 17<sup>th</sup> IEEE International Conference on Telecommunications (ICT'10). 995--1002.
Arnab Banerjee , Robert Mullins , Simon Moore, A Power and Energy Exploration of Network-on-Chip Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.163-172, May 07-09, 2007[doi>10.1109/NOCS.2007.6]
Andrea Bartolini , Matteo Cacciari , Andrea Tilli , Luca Benini , Matthias Gries, A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785553]
E. BeignÃ© , F. Clermidy , S. Miermont , P. Vivet, Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.129-138, April 07-10, 2008
E. Beigne , P. Vivet, Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture, Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, p.172, March 13-15, 2006[doi>10.1109/ASYNC.2006.16]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Leticia Bolzani , Andrea Calimera , Alberto Macii , Enrico Macii , Massimo Poncino, Enabling concurrent clock and power gating in an industrial design flow, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
J. C. Butcher. 2003. Numerical Methods for Ordinary Differential Equations. Wiley.
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware power gating for concurrent leakage and aging optimization, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594264]
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware sleep transistor design for reliable power-gating, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531618]
Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]
Ajanta Chakraborty , Mark R. Greenstreet, Efficient Self-Timed Interfaces for Crossing Clock Domains, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.78, May 12-15, 2003
Xi Chen , Zheng Xu , Hyungjun Kim , Paul V. Gratz , Jiang Hu , Michael Kishinevsky , Umit Ogras , Raid Ayoub, Dynamic voltage and frequency scaling for shared resources in multicore processor designs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488874]
M. H. Chowdhury, J. Gjanci, and P. Khaled. 2008. Innovative power gating for leakage reduction. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1568--1571.
Simone Corbetta , Davide Zoni , William Fornaciari, A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.51-56, August 19-21, 2012[doi>10.1109/ISVLSI.2012.22]
Reetuparna Das , Satish Narayanasamy , Sudhir K. Satpathy , Ronald G. Dreslinski, Catnap: energy proportional multiple network-on-chip, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485950]
T. Ducroux, G. Haugou, V. Risson, and P. Vivet. 2013. Fast and accurate power annotated simulation: Application to a many-core architecture. In Proceedings of the 23<sup>rd</sup> International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'13). 191--198.
A. Elshazly, R. Inti, M. Talegaonkar, and P. K. Hanumolu. 2012. A 1.5GHz 1.35mW 112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity. In Proceedings of the Symposium on VLSI Circuits (VLSIC'12). 188--189.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Ming-yu Hsieh , Arun Rodrigues , Rolf Riesen , Kevin Thompson , William Song, A framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration, ACM SIGMETRICS Performance Evaluation Review, v.38 n.4, March 2011[doi>10.1145/1964218.1964229]
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Andrew B. Kahng , Bill Lin , Siddhartha Nath, Explicit modeling of control and data for improved NoC router estimation, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228430]
Hugo Lebreton , Pascal Vivet, Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.463-466, April 07-09, 2008[doi>10.1109/ISVLSI.2008.71]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.1, p.1-29, April 2013[doi>10.1145/2445572.2445577]
Sheng Li , Ke Chen , Jung Ho Ahn , Jay B. Brockman , Norman P. Jouppi, CACTI-P: architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Linear Technology. 2013. Ltc3589 datasheet. http://cds.linear.com/docs/en/datasheet/3589ff.pdf.
Mieszko Lis , Pengju Ren , Myong Hyon Cho , Keun Sup Shim , Christopher W. Fletcher , Omer Khan , Srinivas Devadas, Scalable, accurate multicore simulation in the 1000-core era, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.175-185, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762734]
Changbo Long , Lei He, Distributed sleep transistor network for power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.937-946, September 2004[doi>10.1109/TVLSI.2004.832939]
A. J. Martin and M. Nystrom. 2006. Asynchronous techniques for system-on-chip design. Proc. IEEE 94, 6, 1089--1120.
Ivan Miro Panades , Alain Greiner, Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.83-94, May 07-09, 2007[doi>10.1109/NOCS.2007.14]
Asit K. Mishra , Aditya Yanamandra , Reetuparna Das , Soumya Eachempati , Ravi Iyer , N. Vijaykrishnan , Chita R. Das, RAFT: A router architecture with frequency tuning for on-chip networks, Journal of Parallel and Distributed Computing, v.71 n.5, p.625-640, May, 2011[doi>10.1016/j.jpdc.2010.09.005]
Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278509]
S. Prabhu, B. Grot, P. Gratz, and J. Hu. 2009. Ocin_tsim-DVFS aware simulator for NoCs. http://homepages.inf.ed.ac.uk/bgrot/pubs/TSIM_SAW09.pdf.
J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. 2005. SESC simulator. http://sesc.sourceforge.net.
Luis F. G. Sarmenta , Gill A. Pratt , Stephen A. Ward, Rational clocking [digital systems design], Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.271-278, October 02-04, 1995
K. Shi and D. Howard. 2006. Sleep transistor design and implementation - Simple concepts yet challenges to be optimum. In Proceedings of the International Symposium on VLSI Design, Automation, and Test (VDAT'06). 1--4.
V. Soteriou, N. Eisley, H. Wang, B. Li, and L.-S. Peh. 2006. Polaris: A system-level roadmap for on-chip interconnection networks. In Proceedings of the International Conference on Computer Design (ICCD'06). 134--141.
J. Srinivasan. 2011. An overview of static power dissipation. http://wenku.baidu.com/view/6215a71455270722192ef711.html.
F. Terraneo, D. Zoni, and W. Fornaciari. 2013. A cycle accurate simulation framework for asynchronous NoC design. In Proceedings of the International Symposium on System-on-Chip (SOC'13).
Yvain Thonnart , Pascal Vivet , Fabien Clermidy, A fully-asynchronous low-power framework for GALS NoC integration, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
Davide Zoni , Simone Corbetta , William Fornaciari, HANDS: heterogeneous architectures and networks-on-chip design and simulation, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333721]
D. Zoni and W. Fornaciari. 2015. Sources of the simulation flow. http://hipeaclab.deib.polimi.it.
D. Zoni and W. Fornaciari. 2012. A sensor-less NBTI mitigation methodology for NoC architectures. In Proceedings of the IEEE International SOC Conference (SOCC'12). 340--345.
Davide Zoni , William Fornaciari, Sensor-wise methodology to face NBTI stress of NoC buffers, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
