

================================================================
== Vitis HLS Report for 'SABR'
================================================================
* Date:           Thu Jan  9 21:43:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  9.052 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   494961|   494961|  4.480 ms|  4.480 ms|  494962|  494962|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%T_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %T" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 91 'read' 'T_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 92 [31/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 92 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 93 [30/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 93 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 94 [29/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 94 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 95 [28/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 95 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 96 [27/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 96 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.77>
ST_7 : Operation 97 [26/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 97 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.77>
ST_8 : Operation 98 [25/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 98 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 99 [24/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 99 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.77>
ST_10 : Operation 100 [23/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 100 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.77>
ST_11 : Operation 101 [22/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 101 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.77>
ST_12 : Operation 102 [21/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 102 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.77>
ST_13 : Operation 103 [20/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 103 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.77>
ST_14 : Operation 104 [19/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 104 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.77>
ST_15 : Operation 105 [18/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 105 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.77>
ST_16 : Operation 106 [17/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 106 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.77>
ST_17 : Operation 107 [16/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 107 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.77>
ST_18 : Operation 108 [15/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 108 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.77>
ST_19 : Operation 109 [14/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 109 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 110 [1/1] (1.00ns)   --->   "%rho_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %rho" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 110 'read' 'rho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 111 [13/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 111 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.77>
ST_21 : Operation 112 [12/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 112 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [6/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 113 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.77>
ST_22 : Operation 114 [11/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 114 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [5/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 115 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.77>
ST_23 : Operation 116 [10/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 116 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [4/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 117 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.77>
ST_24 : Operation 118 [9/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 118 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [3/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 119 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.77>
ST_25 : Operation 120 [8/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 120 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 121 [2/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 121 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.77>
ST_26 : Operation 122 [7/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 122 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/6] (6.55ns)   --->   "%mul = dmul i64 %rho_read, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 123 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.90>
ST_27 : Operation 124 [6/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 124 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [6/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.90>
ST_28 : Operation 126 [5/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 126 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 127 [5/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 127 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.90>
ST_29 : Operation 128 [4/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 128 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [4/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 129 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.90>
ST_30 : Operation 130 [3/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 130 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 131 [3/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.90>
ST_31 : Operation 132 [2/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 132 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 133 [2/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 133 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.90>
ST_32 : Operation 134 [1/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 134 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 135 [1/6] (6.90ns)   --->   "%sub = dsub i64 1, i64 %mul" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 135 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.36>
ST_33 : Operation 136 [57/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 136 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 137 [57/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 137 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.36>
ST_34 : Operation 138 [56/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 138 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 139 [56/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 139 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.36>
ST_35 : Operation 140 [55/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 140 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 141 [55/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 141 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.36>
ST_36 : Operation 142 [54/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 142 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 143 [54/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 143 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.36>
ST_37 : Operation 144 [53/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 144 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 145 [53/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 145 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.36>
ST_38 : Operation 146 [52/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 146 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 147 [52/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 147 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.36>
ST_39 : Operation 148 [51/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 148 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 149 [51/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 149 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.36>
ST_40 : Operation 150 [50/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 150 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 151 [50/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 151 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.36>
ST_41 : Operation 152 [49/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 152 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 153 [49/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 153 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.36>
ST_42 : Operation 154 [48/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 154 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 155 [48/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 155 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.36>
ST_43 : Operation 156 [47/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 156 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 157 [47/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 157 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.36>
ST_44 : Operation 158 [46/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 158 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 159 [46/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 159 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.36>
ST_45 : Operation 160 [45/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 160 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 161 [45/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 161 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.36>
ST_46 : Operation 162 [44/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 162 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 163 [44/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 163 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.36>
ST_47 : Operation 164 [43/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 165 [43/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 165 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.36>
ST_48 : Operation 166 [42/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 167 [42/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 167 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.36>
ST_49 : Operation 168 [41/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 168 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 169 [41/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 169 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.36>
ST_50 : Operation 170 [40/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 170 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 171 [40/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 171 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 172 [39/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 172 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 173 [39/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 173 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.36>
ST_52 : Operation 174 [38/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 174 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 175 [38/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 175 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.36>
ST_53 : Operation 176 [37/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 177 [37/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 177 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.36>
ST_54 : Operation 178 [36/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 178 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 179 [36/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 179 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.36>
ST_55 : Operation 180 [35/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 180 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 181 [35/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 181 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.36>
ST_56 : Operation 182 [34/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 182 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 183 [34/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 183 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.36>
ST_57 : Operation 184 [33/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 184 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 185 [33/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 185 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.36>
ST_58 : Operation 186 [32/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 186 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 187 [32/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 187 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.36>
ST_59 : Operation 188 [31/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 188 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 189 [31/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 189 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.36>
ST_60 : Operation 190 [30/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 190 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 191 [30/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 191 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.36>
ST_61 : Operation 192 [29/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 192 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 193 [29/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 193 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.36>
ST_62 : Operation 194 [28/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 194 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 195 [28/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 195 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.36>
ST_63 : Operation 196 [27/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 196 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 197 [27/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 197 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.36>
ST_64 : Operation 198 [26/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 198 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 199 [26/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 199 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.36>
ST_65 : Operation 200 [25/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 200 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 201 [25/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 201 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.36>
ST_66 : Operation 202 [24/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 202 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 203 [24/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 203 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.36>
ST_67 : Operation 204 [23/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 204 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 205 [23/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 205 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.36>
ST_68 : Operation 206 [22/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 207 [22/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 207 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.36>
ST_69 : Operation 208 [21/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 208 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 209 [21/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 209 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.36>
ST_70 : Operation 210 [1/1] (1.00ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %alpha" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 210 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_70 : Operation 211 [20/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 211 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 212 [20/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 212 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.55>
ST_71 : Operation 213 [19/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 213 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 214 [19/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 214 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 215 [6/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 215 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.55>
ST_72 : Operation 216 [18/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 216 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 217 [18/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 217 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 218 [5/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 218 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.55>
ST_73 : Operation 219 [17/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 219 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 220 [17/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 220 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 221 [4/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 221 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.55>
ST_74 : Operation 222 [16/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 222 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 223 [16/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 223 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 224 [3/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 224 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.55>
ST_75 : Operation 225 [15/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 225 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 226 [15/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 226 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 227 [2/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 227 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.55>
ST_76 : Operation 228 [1/1] (1.00ns)   --->   "%r_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %r" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 228 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 229 [14/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 229 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 230 [14/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 230 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 231 [1/6] (6.55ns)   --->   "%mul2 = dmul i64 %alpha_read, i64 -0.5" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 231 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.55>
ST_77 : Operation 232 [13/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 232 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 233 [13/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 233 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 234 [6/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 234 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 235 [6/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 235 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.55>
ST_78 : Operation 236 [12/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 236 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 237 [12/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 237 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 238 [5/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 238 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 239 [5/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 239 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.55>
ST_79 : Operation 240 [11/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 240 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 241 [11/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 241 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 242 [4/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 242 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 243 [4/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 243 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.55>
ST_80 : Operation 244 [10/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 244 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 245 [10/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 245 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 246 [3/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 246 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 247 [3/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 247 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.55>
ST_81 : Operation 248 [9/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 248 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 249 [9/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 249 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 250 [2/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 250 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 251 [2/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 251 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.55>
ST_82 : Operation 252 [8/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 252 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 253 [8/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 253 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 254 [1/6] (6.55ns)   --->   "%mul1 = dmul i64 %deltat, i64 %r_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 254 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 255 [1/6] (6.55ns)   --->   "%mul3 = dmul i64 %mul2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 255 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.90>
ST_83 : Operation 256 [7/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 256 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 257 [7/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 257 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 258 [6/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 258 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 259 [6/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 259 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.90>
ST_84 : Operation 260 [6/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 260 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 261 [6/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 261 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 262 [5/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 262 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 263 [5/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 263 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.90>
ST_85 : Operation 264 [5/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 264 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 265 [5/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 265 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 266 [4/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 266 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 267 [4/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 267 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.90>
ST_86 : Operation 268 [4/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 268 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 269 [4/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 269 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 270 [3/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 270 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 271 [3/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 271 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.90>
ST_87 : Operation 272 [1/1] (1.00ns)   --->   "%random_increments_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %random_increments" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 272 'read' 'random_increments_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 273 [1/1] (1.00ns)   --->   "%sigma_init_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %sigma_init" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 273 'read' 'sigma_init_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 274 [1/1] (1.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %S0" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 274 'read' 'S0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 275 [1/1] (1.00ns)   --->   "%V_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %V" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 275 'read' 'V_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 276 [1/1] (1.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 276 'read' 'S_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_87 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %S_read, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:12]   --->   Operation 277 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %V_read, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:12]   --->   Operation 278 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 279 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %S0_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 279 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 280 [1/1] (0.00ns)   --->   "%empty_322 = bitcast i64 %sigma_init_read" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 280 'bitcast' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 281 [2/2] (2.79ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_12_1, i256 %gmem, i64 %empty_322, i64 %empty, i59 %trunc_ln, i59 %trunc_ln12_1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 281 'call' 'call_ln10' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Generic Core
ST_87 : Operation 282 [3/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 282 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 283 [3/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 283 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 284 [2/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 284 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 285 [2/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 285 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.90>
ST_88 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_12_1, i256 %gmem, i64 %empty_322, i64 %empty, i59 %trunc_ln, i59 %trunc_ln12_1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 286 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_88 : Operation 287 [2/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 287 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 288 [2/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 288 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 289 [1/6] (6.90ns)   --->   "%add = dadd i64 %mul1, i64 1" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:11]   --->   Operation 289 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 290 [1/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 290 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.36>
ST_89 : Operation 291 [1/1] (1.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %beta" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 291 'read' 'beta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_89 : Operation 292 [1/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:21]   --->   Operation 292 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 293 [1/57] (4.36ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %sub" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:22]   --->   Operation 293 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 294 [2/2] (0.00ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_17_2, i256 %gmem, i64 %S_read, i64 %V_read, i64 %random_increments_read, i64 %tmp, i64 %rho_read, i64 %tmp_s, i64 %add, i64 %beta_read, i64 %alpha_read, i64 %mul4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 294 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 89> <Delay = 2.91>
ST_90 : Operation 295 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:9]   --->   Operation 295 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:9]   --->   Operation 296 'specinterface' 'specinterface_ln9' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_19, i32 0, i32 0, void @empty_20, i32 64, i32 0, void @empty, void @empty_0, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %V, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_16, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %V, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 303 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S0"   --->   Operation 303 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 306 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r"   --->   Operation 306 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sigma_init"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma_init, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma_init, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %alpha"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %beta"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rho"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rho, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rho, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %T"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_14, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_21, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_18, i32 4294967295, i32 0, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_2, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 327 [1/2] (2.91ns)   --->   "%call_ln10 = call void @SABR_Pipeline_VITIS_LOOP_17_2, i256 %gmem, i64 %S_read, i64 %V_read, i64 %random_increments_read, i64 %tmp, i64 %rho_read, i64 %tmp_s, i64 %add, i64 %beta_read, i64 %alpha_read, i64 %mul4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:10]   --->   Operation 327 'call' 'call_ln10' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [C:/Users/steve/thesis-monte-carlo/SABR/test.c:29]   --->   Operation 328 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	wire read operation ('T_read', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) on port 'T' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [57]  (1.000 ns)

 <State 2>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 3>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 4>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 5>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 6>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 7>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 8>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 9>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 10>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 11>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 12>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 13>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 14>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 15>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 16>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 17>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 18>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 19>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 20>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 21>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 22>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 23>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 24>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 25>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 26>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [71]  (6.770 ns)

 <State 27>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 28>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 29>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 30>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 31>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 32>: 6.907ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [74]  (6.907 ns)

 <State 33>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 34>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 35>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 36>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 37>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 38>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 39>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 40>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 41>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 42>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 43>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 44>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 45>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 46>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 47>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 48>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 49>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 50>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 51>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 52>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 53>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 54>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 55>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 56>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 57>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 58>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 59>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 60>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 61>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 62>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 63>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 64>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 65>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 66>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 67>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 68>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 69>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 70>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 71>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 72>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 73>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 74>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 75>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 76>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) [78]  (6.554 ns)

 <State 77>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 78>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 79>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 80>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 81>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 82>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [76]  (6.554 ns)

 <State 83>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 84>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 85>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 86>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 87>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 88>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test.c:11) [77]  (6.907 ns)

 <State 89>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/SABR/test.c:21) [72]  (4.365 ns)

 <State 90>: 2.913ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln10', C:/Users/steve/thesis-monte-carlo/SABR/test.c:10) to 'SABR_Pipeline_VITIS_LOOP_17_2' [81]  (2.913 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
