

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Mon Sep 15 18:59:06 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln8_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln8"   --->   Operation 11 'read' 'trunc_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln64_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %trunc_ln64_1"   --->   Operation 12 'read' 'trunc_ln64_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln64_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln64"   --->   Operation 14 'read' 'sext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln64_cast = sext i62 %sext_ln64_read"   --->   Operation 15 'sext' 'sext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dense_ptr_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [src/spmm_device_fpga.cpp:66]   --->   Operation 27 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %j_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 28 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %K_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 29 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln64 = add i31 %j_1, i31 1" [src/spmm_device_fpga.cpp:64]   --->   Operation 30 'add' 'add_ln64' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc42.loopexit.exitStub, void %for.inc37.split" [src/spmm_device_fpga.cpp:64]   --->   Operation 31 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 32 'trunc' 'trunc_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:66]   --->   Operation 33 'trunc' 'trunc_ln66' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%add_ln66 = add i20 %trunc_ln64, i20 %trunc_ln64_1_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 34 'add' 'add_ln66' <Predicate = (icmp_ln64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln66, i32 3, i32 19" [src/spmm_device_fpga.cpp:66]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln66_1 = add i3 %trunc_ln66, i3 %trunc_ln8_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 36 'add' 'add_ln66_1' <Predicate = (icmp_ln64)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.34ns)   --->   "%switch_ln66 = switch i3 %add_ln66_1, void %arrayidx369.case.7, i3 0, void %arrayidx369.case.0, i3 1, void %arrayidx369.case.1, i3 2, void %arrayidx369.case.2, i3 3, void %arrayidx369.case.3, i3 4, void %arrayidx369.case.4, i3 5, void %arrayidx369.case.5, i3 6, void %arrayidx369.case.6" [src/spmm_device_fpga.cpp:66]   --->   Operation 37 'switch' 'switch_ln66' <Predicate = (icmp_ln64)> <Delay = 0.34>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln64 = store i31 %add_ln64, i31 %j" [src/spmm_device_fpga.cpp:64]   --->   Operation 38 'store' 'store_ln64' <Predicate = (icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc37" [src/spmm_device_fpga.cpp:64]   --->   Operation 39 'br' 'br_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln64_cast" [src/spmm_device_fpga.cpp:64]   --->   Operation 40 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 41 'read' 'gmem1_addr_read' <Predicate = (icmp_ln64)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 42 [4/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 42 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 43 [3/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 43 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 44 [2/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 44 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 45 [1/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:66]   --->   Operation 45 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:65]   --->   Operation 46 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/spmm_device_fpga.cpp:64]   --->   Operation 47 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i17 %lshr_ln" [src/spmm_device_fpga.cpp:66]   --->   Operation 48 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%dense_ptr_0_addr = getelementptr i32 %dense_ptr_0, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 49 'getelementptr' 'dense_ptr_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%dense_ptr_1_addr = getelementptr i32 %dense_ptr_1, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 50 'getelementptr' 'dense_ptr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%dense_ptr_2_addr = getelementptr i32 %dense_ptr_2, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 51 'getelementptr' 'dense_ptr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%dense_ptr_3_addr = getelementptr i32 %dense_ptr_3, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 52 'getelementptr' 'dense_ptr_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%dense_ptr_4_addr = getelementptr i32 %dense_ptr_4, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 53 'getelementptr' 'dense_ptr_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%dense_ptr_5_addr = getelementptr i32 %dense_ptr_5, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 54 'getelementptr' 'dense_ptr_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%dense_ptr_6_addr = getelementptr i32 %dense_ptr_6, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 55 'getelementptr' 'dense_ptr_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%dense_ptr_7_addr = getelementptr i32 %dense_ptr_7, i64 0, i64 %zext_ln66" [src/spmm_device_fpga.cpp:66]   --->   Operation 56 'getelementptr' 'dense_ptr_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_6_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 57 'store' 'store_ln66' <Predicate = (add_ln66_1 == 6)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 58 'br' 'br_ln66' <Predicate = (add_ln66_1 == 6)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_5_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 59 'store' 'store_ln66' <Predicate = (add_ln66_1 == 5)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 60 'br' 'br_ln66' <Predicate = (add_ln66_1 == 5)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_4_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 61 'store' 'store_ln66' <Predicate = (add_ln66_1 == 4)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 62 'br' 'br_ln66' <Predicate = (add_ln66_1 == 4)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_3_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 63 'store' 'store_ln66' <Predicate = (add_ln66_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 64 'br' 'br_ln66' <Predicate = (add_ln66_1 == 3)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_2_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 65 'store' 'store_ln66' <Predicate = (add_ln66_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 66 'br' 'br_ln66' <Predicate = (add_ln66_1 == 2)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_1_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 67 'store' 'store_ln66' <Predicate = (add_ln66_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 68 'br' 'br_ln66' <Predicate = (add_ln66_1 == 1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_0_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 69 'store' 'store_ln66' <Predicate = (add_ln66_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 70 'br' 'br_ln66' <Predicate = (add_ln66_1 == 0)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.24ns)   --->   "%store_ln66 = store i32 %conv, i17 %dense_ptr_7_addr" [src/spmm_device_fpga.cpp:66]   --->   Operation 71 'store' 'store_ln66' <Predicate = (add_ln66_1 == 7)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:66]   --->   Operation 72 'br' 'br_ln66' <Predicate = (add_ln66_1 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_ptr_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ dense_ptr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ trunc_ln64_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca       ) [ 01000000]
trunc_ln8_read    (read         ) [ 00000000]
trunc_ln64_1_read (read         ) [ 00000000]
K_read            (read         ) [ 00000000]
sext_ln64_read    (read         ) [ 00000000]
sext_ln64_cast    (sext         ) [ 01100000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specmemcore_ln0   (specmemcore  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
store_ln0         (store        ) [ 00000000]
br_ln0            (br           ) [ 00000000]
j_1               (load         ) [ 00000000]
zext_ln64         (zext         ) [ 00000000]
icmp_ln64         (icmp         ) [ 01111110]
add_ln64          (add          ) [ 00000000]
br_ln64           (br           ) [ 00000000]
trunc_ln64        (trunc        ) [ 00000000]
trunc_ln66        (trunc        ) [ 00000000]
add_ln66          (add          ) [ 00000000]
lshr_ln           (partselect   ) [ 01111111]
add_ln66_1        (add          ) [ 01111111]
switch_ln66       (switch       ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
gmem1_addr        (getelementptr) [ 00000000]
gmem1_addr_read   (read         ) [ 01011110]
conv              (uitofp       ) [ 01000001]
specpipeline_ln65 (specpipeline ) [ 00000000]
specloopname_ln64 (specloopname ) [ 00000000]
zext_ln66         (zext         ) [ 00000000]
dense_ptr_0_addr  (getelementptr) [ 00000000]
dense_ptr_1_addr  (getelementptr) [ 00000000]
dense_ptr_2_addr  (getelementptr) [ 00000000]
dense_ptr_3_addr  (getelementptr) [ 00000000]
dense_ptr_4_addr  (getelementptr) [ 00000000]
dense_ptr_5_addr  (getelementptr) [ 00000000]
dense_ptr_6_addr  (getelementptr) [ 00000000]
dense_ptr_7_addr  (getelementptr) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
store_ln66        (store        ) [ 00000000]
br_ln66           (br           ) [ 00000000]
ret_ln0           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln64">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_ptr_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_ptr_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_ptr_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_ptr_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_ptr_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_ptr_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_ptr_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_ptr_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trunc_ln64_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trunc_ln8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln8_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln8_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln64_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="20" slack="0"/>
<pin id="106" dir="0" index="1" bw="20" slack="0"/>
<pin id="107" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln64_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="K_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln64_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="0"/>
<pin id="119" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln64_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="gmem1_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_ptr_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="17" slack="0"/>
<pin id="131" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_0_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_ptr_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="17" slack="0"/>
<pin id="138" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_1_addr/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dense_ptr_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="17" slack="0"/>
<pin id="145" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_2_addr/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_ptr_3_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="17" slack="0"/>
<pin id="152" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_3_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="dense_ptr_4_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="17" slack="0"/>
<pin id="159" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_4_addr/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dense_ptr_5_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_5_addr/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="dense_ptr_6_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="17" slack="0"/>
<pin id="173" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_6_addr/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dense_ptr_7_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="17" slack="0"/>
<pin id="180" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_7_addr/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln66_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="17" slack="1"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln66_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="198" dir="0" index="4" bw="17" slack="1"/>
<pin id="199" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="201" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln66_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="17" slack="1"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln66_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="17" slack="1"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="221" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln66_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="17" slack="1"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln66_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="17" slack="1"/>
<pin id="239" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln66_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="248" dir="0" index="4" bw="17" slack="1"/>
<pin id="249" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln66_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="0"/>
<pin id="258" dir="0" index="4" bw="17" slack="1"/>
<pin id="259" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln64_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="62" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="31" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_1_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln64_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln64_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln64_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln64_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln66_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln66_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="20" slack="0"/>
<pin id="304" dir="0" index="1" bw="20" slack="0"/>
<pin id="305" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="lshr_ln_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="0" index="1" bw="20" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln66_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln64_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="0" index="1" bw="31" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem1_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="62" slack="1"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln66_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="6"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="j_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="31" slack="0"/>
<pin id="348" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="353" class="1005" name="sext_ln64_cast_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64_cast "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln64_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="362" class="1005" name="lshr_ln_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="6"/>
<pin id="364" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln66_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="6"/>
<pin id="369" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="gmem1_addr_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="conv_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="92" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="92" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="92" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="169" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="202"><net_src comp="162" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="212"><net_src comp="155" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="222"><net_src comp="148" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="232"><net_src comp="141" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="242"><net_src comp="134" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="252"><net_src comp="127" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="262"><net_src comp="176" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="269"><net_src comp="116" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="110" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="275" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="275" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="275" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="104" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="322"><net_src comp="298" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="98" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="288" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="329" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="349"><net_src comp="94" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="356"><net_src comp="266" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="361"><net_src comp="282" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="308" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="370"><net_src comp="318" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="122" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="379"><net_src comp="263" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="253" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_ptr_7 | {7 }
	Port: dense_ptr_6 | {7 }
	Port: dense_ptr_5 | {7 }
	Port: dense_ptr_4 | {7 }
	Port: dense_ptr_3 | {7 }
	Port: dense_ptr_2 | {7 }
	Port: dense_ptr_1 | {7 }
	Port: dense_ptr_0 | {7 }
 - Input state : 
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4 : gmem1 | {2 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4 : sext_ln64 | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4 : K | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4 : trunc_ln64_1 | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4 : trunc_ln8 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		zext_ln64 : 2
		icmp_ln64 : 3
		add_ln64 : 2
		br_ln64 : 4
		trunc_ln64 : 2
		trunc_ln66 : 2
		add_ln66 : 3
		lshr_ln : 4
		add_ln66_1 : 3
		switch_ln66 : 4
		store_ln64 : 3
	State 2
		gmem1_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		dense_ptr_0_addr : 1
		dense_ptr_1_addr : 1
		dense_ptr_2_addr : 1
		dense_ptr_3_addr : 1
		dense_ptr_4_addr : 1
		dense_ptr_5_addr : 1
		dense_ptr_6_addr : 1
		dense_ptr_7_addr : 1
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2
		store_ln66 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln64_fu_288        |    0    |    38   |
|    add   |        add_ln66_fu_302        |    0    |    27   |
|          |       add_ln66_1_fu_318       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln64_fu_282       |    0    |    20   |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln8_read_read_fu_98   |    0    |    0    |
|          | trunc_ln64_1_read_read_fu_104 |    0    |    0    |
|   read   |       K_read_read_fu_110      |    0    |    0    |
|          |   sext_ln64_read_read_fu_116  |    0    |    0    |
|          |  gmem1_addr_read_read_fu_122  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  uitofp  |           grp_fu_263          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln64_cast_fu_266     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln64_fu_278       |    0    |    0    |
|          |        zext_ln66_fu_335       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln64_fu_294       |    0    |    0    |
|          |       trunc_ln66_fu_298       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         lshr_ln_fu_308        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    95   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln66_1_reg_367  |    3   |
|      conv_reg_376     |   32   |
|gmem1_addr_read_reg_371|   32   |
|   icmp_ln64_reg_358   |    1   |
|       j_reg_346       |   31   |
|    lshr_ln_reg_362    |   17   |
| sext_ln64_cast_reg_353|   64   |
+-----------------------+--------+
|         Total         |   180  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   180  |    -   |
+-----------+--------+--------+
|   Total   |   180  |   95   |
+-----------+--------+--------+
