INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_2_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.036ns (26.575%)  route 5.625ns (73.425%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X6Y121         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_2_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_2_q_reg/Q
                         net (fo=24, routed)          0.461     1.223    lsq1/handshake_lsq_lsq1_core/ldq_alloc_2_q
    SLICE_X7Y122         LUT4 (Prop_lut4_I0_O)        0.043     1.266 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.266    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.503 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.503    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.552 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.007     1.558    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.711 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[1]
                         net (fo=10, routed)          0.596     2.307    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_6
    SLICE_X5Y121         LUT3 (Prop_lut3_I0_O)        0.119     2.426 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          1.108     3.533    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X25Y99         LUT6 (Prop_lut6_I5_O)        0.043     3.576 r  lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_2/O
                         net (fo=2, routed)           0.304     3.880    lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_2_n_0
    SLICE_X24Y99         LUT5 (Prop_lut5_I3_O)        0.043     3.923 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_2/O
                         net (fo=7, routed)           0.785     4.708    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_2_n_0
    SLICE_X11Y107        LUT4 (Prop_lut4_I0_O)        0.043     4.751 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_11/O
                         net (fo=1, routed)           0.308     5.059    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_11_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.043     5.102 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5/O
                         net (fo=3, routed)           0.231     5.333    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I4_O)        0.043     5.376 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.221     5.597    load1/data_tehb/control/excRt_c5_reg[0]
    SLICE_X4Y108         LUT3 (Prop_lut3_I1_O)        0.043     5.640 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.640    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.827 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.827    addf0/operator/ltOp_carry__2_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.954 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.408     6.362    addf0/operator/CO[0]
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.137     6.499 r  addf0/operator/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.499    addf0/operator/p_1_in[2]
    SLICE_X3Y110         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.160     6.659 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.659    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.804 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=5, routed)           0.516     7.320    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[3]
    SLICE_X2Y108         LUT5 (Prop_lut5_I2_O)        0.120     7.440 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.325     7.765    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]_0
    SLICE_X2Y106         LUT3 (Prop_lut3_I1_O)        0.047     7.812 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, routed)           0.357     8.169    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X3Y104         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1533, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X3Y104         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.379     9.268    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  1.099    




