# Day 24 â€“ Serial-In Parallel-Out (SIPO) Register

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-24_SIPO_Register  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This module implements a **Serial-In Parallel-Out (SIPO) shift register**, where a 1-bit input is shifted into a 4-bit register on each clock cycle.

ğŸŸ¢ `data_in` is sampled on the rising edge of `clk`  
ğŸ” Output `data_out` holds the last 4 serial bits in parallel form  
ğŸ” SIPO is widely used in UART, SPI, shift buffers

---

## ğŸ§ª Simulation

Simulation confirms correct shift behavior using Vivado waveform.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
