// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "01/03/2017 21:30:44"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AudioPlayer (
	led1,
	RESET,
	CLK_225792,
	CLK_24576,
	next,
	clock,
	reg_add,
	data,
	led2,
	led3,
	led4,
	CLK_OUT);
output 	led1;
input 	RESET;
input 	CLK_225792;
input 	CLK_24576;
input 	next;
input 	clock;
input 	reg_add;
input 	[7:0] data;
output 	led2;
output 	led3;
output 	led4;
output 	CLK_OUT;

// Design Ports Information
// led1	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// next	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// led2	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led3	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led4	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// CLK_OUT	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[0]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clock	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// reg_add	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[1]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CLK_225792	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CLK_24576	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[2]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[4]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[3]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[5]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[6]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// data[7]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AudioPlayer_v.sdo");
// synopsys translate_on

wire \next~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \RESET~input_o ;
wire \CLK_24576~input_o ;
wire \inst7|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \clock~input_o ;
wire \data[0]~input_o ;
wire \inst4|data_out[0]~0_combout ;
wire \reg_add~input_o ;
wire \CLK_225792~input_o ;
wire \CLK_225792~inputclkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst5|Selector0~23_combout ;
wire \data[1]~input_o ;
wire \inst4|data_out[1]~1_combout ;
wire \inst5|Selector0~24_combout ;
wire \data[2]~input_o ;
wire \inst4|data_out[2]~2_combout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst5|Selector0~21_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst1|clk_out~0_combout ;
wire \inst1|clk_out~q ;
wire \inst12|clk_out~0_combout ;
wire \inst12|clk_out~q ;
wire \inst5|Selector0~20_combout ;
wire \inst5|Selector0~22_combout ;
wire \inst5|Selector0~25_combout ;
wire \data[4]~input_o ;
wire \inst4|data_out[4]~3_combout ;
wire \data[5]~input_o ;
wire \inst4|data_out[5]~5_combout ;
wire \data[3]~input_o ;
wire \inst4|data_out[3]~4_combout ;
wire \inst5|Selector0~31_combout ;
wire \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst5|Selector0~16_combout ;
wire \inst5|Selector0~17_combout ;
wire \inst10|clk_out~0_combout ;
wire \inst10|clk_out~q ;
wire \inst5|Selector0~14_combout ;
wire \inst11|count[0]~0_combout ;
wire \inst11|clk_out~0_combout ;
wire \inst11|clk_out~q ;
wire \inst6|count[0]~0_combout ;
wire \inst6|clk_out~0_combout ;
wire \inst6|clk_out~q ;
wire \inst5|Selector0~13_combout ;
wire \inst5|Selector0~15_combout ;
wire \inst5|Selector0~18_combout ;
wire \inst5|Selector0~30_combout ;
wire \inst5|Selector0~9_combout ;
wire \inst5|Selector0~10_combout ;
wire \inst14|clk_out~0_combout ;
wire \inst14|clk_out~q ;
wire \inst5|Selector0~7_combout ;
wire \inst3|count[0]~0_combout ;
wire \inst3|clk_out~0_combout ;
wire \inst3|clk_out~q ;
wire \inst13|count[0]~0_combout ;
wire \inst13|clk_out~0_combout ;
wire \inst13|clk_out~q ;
wire \inst5|Selector0~6_combout ;
wire \inst5|Selector0~8_combout ;
wire \inst5|Selector0~11_combout ;
wire \inst5|Selector0~29_combout ;
wire \inst5|Selector0~19_combout ;
wire \data[6]~input_o ;
wire \inst4|data_out[6]~6_combout ;
wire \inst5|Selector0~26_combout ;
wire \data[7]~input_o ;
wire \inst4|data_out[7]~7_combout ;
wire \inst5|Selector0~27_combout ;
wire \inst5|Selector0~12_combout ;
wire \inst5|Selector0~28_combout ;
wire \inst5|Selector0~combout ;
wire \inst5|clk_out~combout ;
wire \inst5|clk_out~clkctrl_outclk ;
wire \inst2|Add1~0_combout ;
wire \inst2|i~0_combout ;
wire \inst2|Add1~1 ;
wire \inst2|Add1~2_combout ;
wire \inst2|Add1~3 ;
wire \inst2|Add1~4_combout ;
wire \inst2|Add1~5 ;
wire \inst2|Add1~6_combout ;
wire \inst2|Add1~7 ;
wire \inst2|Add1~8_combout ;
wire \inst2|Add1~9 ;
wire \inst2|Add1~10_combout ;
wire \inst2|Add1~11 ;
wire \inst2|Add1~12_combout ;
wire \inst2|Add1~13 ;
wire \inst2|Add1~14_combout ;
wire \inst2|i~8_combout ;
wire \inst2|Add1~15 ;
wire \inst2|Add1~16_combout ;
wire \inst2|Add1~17 ;
wire \inst2|Add1~18_combout ;
wire \inst2|i~7_combout ;
wire \inst2|Add1~19 ;
wire \inst2|Add1~20_combout ;
wire \inst2|i~6_combout ;
wire \inst2|Add1~21 ;
wire \inst2|Add1~22_combout ;
wire \inst2|Add1~23 ;
wire \inst2|Add1~24_combout ;
wire \inst2|i~5_combout ;
wire \inst2|Add1~25 ;
wire \inst2|Add1~26_combout ;
wire \inst2|Add1~27 ;
wire \inst2|Add1~28_combout ;
wire \inst2|Add1~29 ;
wire \inst2|Add1~30_combout ;
wire \inst2|i~4_combout ;
wire \inst2|Add1~31 ;
wire \inst2|Add1~32_combout ;
wire \inst2|Add1~33 ;
wire \inst2|Add1~34_combout ;
wire \inst2|Add1~35 ;
wire \inst2|Add1~36_combout ;
wire \inst2|Add1~37 ;
wire \inst2|Add1~38_combout ;
wire \inst2|i~3_combout ;
wire \inst2|Add1~39 ;
wire \inst2|Add1~40_combout ;
wire \inst2|i~2_combout ;
wire \inst2|Add1~41 ;
wire \inst2|Add1~42_combout ;
wire \inst2|Add1~43 ;
wire \inst2|Add1~44_combout ;
wire \inst2|Add1~45 ;
wire \inst2|Add1~46_combout ;
wire \inst2|i~1_combout ;
wire \inst2|Add1~47 ;
wire \inst2|Add1~48_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|Add1~49 ;
wire \inst2|Add1~50_combout ;
wire \inst2|Add1~51 ;
wire \inst2|Add1~52_combout ;
wire \inst2|Add1~53 ;
wire \inst2|Add1~54_combout ;
wire \inst2|Add1~55 ;
wire \inst2|Add1~56_combout ;
wire \inst2|Add1~57 ;
wire \inst2|Add1~58_combout ;
wire \inst2|Add1~59 ;
wire \inst2|Add1~60_combout ;
wire \inst2|Add1~61 ;
wire \inst2|Add1~62_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Equal0~3_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Equal0~4_combout ;
wire \inst2|Equal0~8_combout ;
wire \inst2|Equal0~9_combout ;
wire \inst2|Equal0~5_combout ;
wire \inst2|Equal0~6_combout ;
wire \inst2|Equal0~7_combout ;
wire \inst2|Equal0~10_combout ;
wire \inst2|leda[0]~4_combout ;
wire \inst2|leda[1]~3_combout ;
wire \inst2|leda[2]~2_combout ;
wire \inst2|leda[3]~0_combout ;
wire \inst2|leda[3]~1_combout ;
wire [1:0] \inst11|count ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [1:0] \inst6|count ;
wire [31:0] \inst2|i ;
wire [4:0] \inst7|altpll_component|auto_generated|wire_pll1_clk ;
wire [1:0] \inst13|count ;
wire [3:0] \inst2|leda ;
wire [7:0] \inst4|data_out ;
wire [1:0] \inst3|count ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \inst7|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst7|altpll_component|auto_generated|wire_pll1_clk [0] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [1] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [2] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [3] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst7|altpll_component|auto_generated|wire_pll1_clk [4] = \inst7|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \led1~output (
	.i(\inst2|leda [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \led2~output (
	.i(\inst2|leda [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \led3~output (
	.i(\inst2|leda [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led3),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \led4~output (
	.i(\inst2|leda [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led4),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \CLK_OUT~output (
	.i(\inst5|clk_out~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_OUT),
	.obar());
// synopsys translate_off
defparam \CLK_OUT~output .bus_hold = "false";
defparam \CLK_OUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK_24576~input (
	.i(CLK_24576),
	.ibar(gnd),
	.o(\CLK_24576~input_o ));
// synopsys translate_off
defparam \CLK_24576~input .bus_hold = "false";
defparam \CLK_24576~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst7|altpll_component|auto_generated|pll1 (
	.areset(\RESET~input_o ),
	.pfdena(vcc),
	.fbin(\inst7|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_24576~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst7|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst7|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst7|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst7|altpll_component|auto_generated|pll1 .c0_high = 48;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_low = 48;
defparam \inst7|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_high = 32;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_low = 32;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c2_high = 36;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_low = 36;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c3_high = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_low = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \inst7|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst7|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_divide_by = 4;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_divide_by = 3;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_divide_by = 8;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_multiply_by = 3;
defparam \inst7|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_divide_by = 2;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst7|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst7|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 40690;
defparam \inst7|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .m = 24;
defparam \inst7|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst7|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst7|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst7|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst7|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst7|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst7|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst7|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst7|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 211;
defparam \inst7|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \inst4|data_out[0]~0 (
// Equation(s):
// \inst4|data_out[0]~0_combout  = !\data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[0]~0 .lut_mask = 16'h00FF;
defparam \inst4|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \reg_add~input (
	.i(reg_add),
	.ibar(gnd),
	.o(\reg_add~input_o ));
// synopsys translate_off
defparam \reg_add~input .bus_hold = "false";
defparam \reg_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \inst4|data_out[0] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[0]~0_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[0] .is_wysiwyg = "true";
defparam \inst4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK_225792~input (
	.i(CLK_225792),
	.ibar(gnd),
	.o(\CLK_225792~input_o ));
// synopsys translate_off
defparam \CLK_225792~input .bus_hold = "false";
defparam \CLK_225792~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK_225792~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_225792~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_225792~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_225792~inputclkctrl .clock_type = "global clock";
defparam \CLK_225792~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(\RESET~input_o ),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_225792~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 27;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 27;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 54;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 54;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 36;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 36;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 8;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 4;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 44288;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst|altpll_component|auto_generated|pll1 .m = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 205;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \inst5|Selector0~23 (
// Equation(s):
// \inst5|Selector0~23_combout  = (\inst4|data_out [0] & ((GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))) # (!\inst4|data_out [0] & (GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk )))

	.dataa(\inst7|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.datab(gnd),
	.datac(\inst4|data_out [0]),
	.datad(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|Selector0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~23 .lut_mask = 16'hFA0A;
defparam \inst5|Selector0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N24
cycloneive_lcell_comb \inst4|data_out[1]~1 (
// Equation(s):
// \inst4|data_out[1]~1_combout  = !\data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[1]~1 .lut_mask = 16'h00FF;
defparam \inst4|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N3
dffeas \inst4|data_out[1] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[1]~1_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[1] .is_wysiwyg = "true";
defparam \inst4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \inst5|Selector0~24 (
// Equation(s):
// \inst5|Selector0~24_combout  = (\inst5|Selector0~23_combout  & \inst4|data_out [1])

	.dataa(\inst5|Selector0~23_combout ),
	.datab(gnd),
	.datac(\inst4|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Selector0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~24 .lut_mask = 16'hA0A0;
defparam \inst5|Selector0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N24
cycloneive_lcell_comb \inst4|data_out[2]~2 (
// Equation(s):
// \inst4|data_out[2]~2_combout  = !\data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[2]~2 .lut_mask = 16'h00FF;
defparam \inst4|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \inst4|data_out[2] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[2]~2_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[2] .is_wysiwyg = "true";
defparam \inst4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneive_lcell_comb \inst5|Selector0~21 (
// Equation(s):
// \inst5|Selector0~21_combout  = (\inst4|data_out [0] & (!GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))) # (!\inst4|data_out [0] & ((!GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ))))

	.dataa(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datab(gnd),
	.datac(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~21 .lut_mask = 16'h550F;
defparam \inst5|Selector0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \inst1|clk_out~0 (
// Equation(s):
// \inst1|clk_out~0_combout  = !\inst1|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst1|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \inst1|clk_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst1|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|clk_out .is_wysiwyg = "true";
defparam \inst1|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \inst12|clk_out~0 (
// Equation(s):
// \inst12|clk_out~0_combout  = !\inst12|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst12|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N27
dffeas \inst12|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|clk_out .is_wysiwyg = "true";
defparam \inst12|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \inst5|Selector0~20 (
// Equation(s):
// \inst5|Selector0~20_combout  = (\inst4|data_out [0] & (!\inst1|clk_out~q )) # (!\inst4|data_out [0] & ((!\inst12|clk_out~q )))

	.dataa(\inst1|clk_out~q ),
	.datab(gnd),
	.datac(\inst12|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~20 .lut_mask = 16'h550F;
defparam \inst5|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \inst5|Selector0~22 (
// Equation(s):
// \inst5|Selector0~22_combout  = (\inst4|data_out [1] & ((\inst5|Selector0~20_combout ))) # (!\inst4|data_out [1] & (\inst5|Selector0~21_combout ))

	.dataa(gnd),
	.datab(\inst5|Selector0~21_combout ),
	.datac(\inst4|data_out [1]),
	.datad(\inst5|Selector0~20_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~22 .lut_mask = 16'hFC0C;
defparam \inst5|Selector0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N22
cycloneive_lcell_comb \inst5|Selector0~25 (
// Equation(s):
// \inst5|Selector0~25_combout  = (\inst4|data_out [2] & ((!\inst5|Selector0~22_combout ))) # (!\inst4|data_out [2] & (\inst5|Selector0~24_combout ))

	.dataa(gnd),
	.datab(\inst5|Selector0~24_combout ),
	.datac(\inst4|data_out [2]),
	.datad(\inst5|Selector0~22_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~25 .lut_mask = 16'h0CFC;
defparam \inst5|Selector0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \inst4|data_out[4]~3 (
// Equation(s):
// \inst4|data_out[4]~3_combout  = !\data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[4]~3 .lut_mask = 16'h00FF;
defparam \inst4|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \inst4|data_out[4] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[4]~3_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[4] .is_wysiwyg = "true";
defparam \inst4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \inst4|data_out[5]~5 (
// Equation(s):
// \inst4|data_out[5]~5_combout  = !\data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[5]~5 .lut_mask = 16'h0F0F;
defparam \inst4|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \inst4|data_out[5] (
	.clk(\clock~input_o ),
	.d(\inst4|data_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[5] .is_wysiwyg = "true";
defparam \inst4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \inst4|data_out[3]~4 (
// Equation(s):
// \inst4|data_out[3]~4_combout  = !\data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\data[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|data_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[3]~4 .lut_mask = 16'h0F0F;
defparam \inst4|data_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \inst4|data_out[3] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[3]~4_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[3] .is_wysiwyg = "true";
defparam \inst4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \inst5|Selector0~31 (
// Equation(s):
// \inst5|Selector0~31_combout  = (\inst5|Selector0~25_combout  & (\inst4|data_out [4] & (\inst4|data_out [5] & \inst4|data_out [3])))

	.dataa(\inst5|Selector0~25_combout ),
	.datab(\inst4|data_out [4]),
	.datac(\inst4|data_out [5]),
	.datad(\inst4|data_out [3]),
	.cin(gnd),
	.combout(\inst5|Selector0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~31 .lut_mask = 16'h8000;
defparam \inst5|Selector0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \inst5|Selector0~16 (
// Equation(s):
// \inst5|Selector0~16_combout  = (\inst4|data_out [0] & ((GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk )))) # (!\inst4|data_out [0] & (GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk )))

	.dataa(gnd),
	.datab(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.datac(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~16 .lut_mask = 16'hF0CC;
defparam \inst5|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \inst5|Selector0~17 (
// Equation(s):
// \inst5|Selector0~17_combout  = (\inst5|Selector0~16_combout  & \inst4|data_out [1])

	.dataa(\inst5|Selector0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst5|Selector0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~17 .lut_mask = 16'hAA00;
defparam \inst5|Selector0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \inst10|clk_out~0 (
// Equation(s):
// \inst10|clk_out~0_combout  = !\inst10|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst10|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N27
dffeas \inst10|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst10|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|clk_out .is_wysiwyg = "true";
defparam \inst10|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \inst5|Selector0~14 (
// Equation(s):
// \inst5|Selector0~14_combout  = (\inst4|data_out [0] & ((!\inst10|clk_out~q ))) # (!\inst4|data_out [0] & (!GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))

	.dataa(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datab(gnd),
	.datac(\inst10|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~14 .lut_mask = 16'h0F55;
defparam \inst5|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \inst11|count[0]~0 (
// Equation(s):
// \inst11|count[0]~0_combout  = !\inst11|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst11|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \inst11|count[0] (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst11|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|count[0] .is_wysiwyg = "true";
defparam \inst11|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \inst11|clk_out~0 (
// Equation(s):
// \inst11|clk_out~0_combout  = \inst11|count [0] $ (\inst11|clk_out~q )

	.dataa(\inst11|count [0]),
	.datab(gnd),
	.datac(\inst11|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|clk_out~0 .lut_mask = 16'h5A5A;
defparam \inst11|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \inst11|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst11|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|clk_out .is_wysiwyg = "true";
defparam \inst11|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneive_lcell_comb \inst6|count[0]~0 (
// Equation(s):
// \inst6|count[0]~0_combout  = !\inst6|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst6|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \inst6|count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst6|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[0] .is_wysiwyg = "true";
defparam \inst6|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \inst6|clk_out~0 (
// Equation(s):
// \inst6|clk_out~0_combout  = \inst6|clk_out~q  $ (\inst6|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|clk_out~q ),
	.datad(\inst6|count [0]),
	.cin(gnd),
	.combout(\inst6|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|clk_out~0 .lut_mask = 16'h0FF0;
defparam \inst6|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \inst6|clk_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst6|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|clk_out .is_wysiwyg = "true";
defparam \inst6|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \inst5|Selector0~13 (
// Equation(s):
// \inst5|Selector0~13_combout  = (\inst4|data_out [0] & ((!\inst6|clk_out~q ))) # (!\inst4|data_out [0] & (!\inst11|clk_out~q ))

	.dataa(\inst11|clk_out~q ),
	.datab(gnd),
	.datac(\inst4|data_out [0]),
	.datad(\inst6|clk_out~q ),
	.cin(gnd),
	.combout(\inst5|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~13 .lut_mask = 16'h05F5;
defparam \inst5|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneive_lcell_comb \inst5|Selector0~15 (
// Equation(s):
// \inst5|Selector0~15_combout  = (\inst4|data_out [1] & ((\inst5|Selector0~13_combout ))) # (!\inst4|data_out [1] & (\inst5|Selector0~14_combout ))

	.dataa(\inst5|Selector0~14_combout ),
	.datab(gnd),
	.datac(\inst5|Selector0~13_combout ),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst5|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~15 .lut_mask = 16'hF0AA;
defparam \inst5|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \inst5|Selector0~18 (
// Equation(s):
// \inst5|Selector0~18_combout  = (\inst4|data_out [2] & ((!\inst5|Selector0~15_combout ))) # (!\inst4|data_out [2] & (\inst5|Selector0~17_combout ))

	.dataa(\inst5|Selector0~17_combout ),
	.datab(\inst5|Selector0~15_combout ),
	.datac(gnd),
	.datad(\inst4|data_out [2]),
	.cin(gnd),
	.combout(\inst5|Selector0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~18 .lut_mask = 16'h33AA;
defparam \inst5|Selector0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \inst5|Selector0~30 (
// Equation(s):
// \inst5|Selector0~30_combout  = (\inst4|data_out [4] & (\inst4|data_out [3] & \inst5|Selector0~18_combout ))

	.dataa(gnd),
	.datab(\inst4|data_out [4]),
	.datac(\inst4|data_out [3]),
	.datad(\inst5|Selector0~18_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~30 .lut_mask = 16'hC000;
defparam \inst5|Selector0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \inst5|Selector0~9 (
// Equation(s):
// \inst5|Selector0~9_combout  = (\inst4|data_out [0] & ((GLOBAL(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk )))) # (!\inst4|data_out [0] & (GLOBAL(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )))

	.dataa(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datab(gnd),
	.datac(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~9 .lut_mask = 16'hF0AA;
defparam \inst5|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \inst5|Selector0~10 (
// Equation(s):
// \inst5|Selector0~10_combout  = (\inst5|Selector0~9_combout  & \inst4|data_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Selector0~9_combout ),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst5|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~10 .lut_mask = 16'hF000;
defparam \inst5|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
cycloneive_lcell_comb \inst14|clk_out~0 (
// Equation(s):
// \inst14|clk_out~0_combout  = !\inst14|clk_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|clk_out~0 .lut_mask = 16'h0F0F;
defparam \inst14|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N7
dffeas \inst14|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst14|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|clk_out .is_wysiwyg = "true";
defparam \inst14|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \inst5|Selector0~7 (
// Equation(s):
// \inst5|Selector0~7_combout  = (\inst4|data_out [0] & ((!\inst12|clk_out~q ))) # (!\inst4|data_out [0] & (!\inst14|clk_out~q ))

	.dataa(gnd),
	.datab(\inst14|clk_out~q ),
	.datac(\inst12|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~7 .lut_mask = 16'h0F33;
defparam \inst5|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \inst3|count[0]~0 (
// Equation(s):
// \inst3|count[0]~0_combout  = !\inst3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst3|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \inst3|count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \inst3|clk_out~0 (
// Equation(s):
// \inst3|clk_out~0_combout  = \inst3|count [0] $ (\inst3|clk_out~q )

	.dataa(gnd),
	.datab(\inst3|count [0]),
	.datac(\inst3|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|clk_out~0 .lut_mask = 16'h3C3C;
defparam \inst3|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \inst3|clk_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|clk_out .is_wysiwyg = "true";
defparam \inst3|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \inst13|count[0]~0 (
// Equation(s):
// \inst13|count[0]~0_combout  = !\inst13|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst13|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|count[0]~0 .lut_mask = 16'h0F0F;
defparam \inst13|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \inst13|count[0] (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|count[0] .is_wysiwyg = "true";
defparam \inst13|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \inst13|clk_out~0 (
// Equation(s):
// \inst13|clk_out~0_combout  = \inst13|count [0] $ (\inst13|clk_out~q )

	.dataa(gnd),
	.datab(\inst13|count [0]),
	.datac(\inst13|clk_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|clk_out~0 .lut_mask = 16'h3C3C;
defparam \inst13|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \inst13|clk_out (
	.clk(\inst7|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|clk_out .is_wysiwyg = "true";
defparam \inst13|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \inst5|Selector0~6 (
// Equation(s):
// \inst5|Selector0~6_combout  = (\inst4|data_out [0] & (!\inst3|clk_out~q )) # (!\inst4|data_out [0] & ((!\inst13|clk_out~q )))

	.dataa(\inst3|clk_out~q ),
	.datab(gnd),
	.datac(\inst13|clk_out~q ),
	.datad(\inst4|data_out [0]),
	.cin(gnd),
	.combout(\inst5|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~6 .lut_mask = 16'h550F;
defparam \inst5|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \inst5|Selector0~8 (
// Equation(s):
// \inst5|Selector0~8_combout  = (\inst4|data_out [1] & ((\inst5|Selector0~6_combout ))) # (!\inst4|data_out [1] & (\inst5|Selector0~7_combout ))

	.dataa(gnd),
	.datab(\inst5|Selector0~7_combout ),
	.datac(\inst4|data_out [1]),
	.datad(\inst5|Selector0~6_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~8 .lut_mask = 16'hFC0C;
defparam \inst5|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \inst5|Selector0~11 (
// Equation(s):
// \inst5|Selector0~11_combout  = (\inst4|data_out [2] & ((!\inst5|Selector0~8_combout ))) # (!\inst4|data_out [2] & (\inst5|Selector0~10_combout ))

	.dataa(\inst5|Selector0~10_combout ),
	.datab(gnd),
	.datac(\inst5|Selector0~8_combout ),
	.datad(\inst4|data_out [2]),
	.cin(gnd),
	.combout(\inst5|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~11 .lut_mask = 16'h0FAA;
defparam \inst5|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \inst5|Selector0~29 (
// Equation(s):
// \inst5|Selector0~29_combout  = (\inst5|Selector0~11_combout  & (\inst4|data_out [4] & \inst4|data_out [3]))

	.dataa(gnd),
	.datab(\inst5|Selector0~11_combout ),
	.datac(\inst4|data_out [4]),
	.datad(\inst4|data_out [3]),
	.cin(gnd),
	.combout(\inst5|Selector0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~29 .lut_mask = 16'hC000;
defparam \inst5|Selector0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \inst5|Selector0~19 (
// Equation(s):
// \inst5|Selector0~19_combout  = (\inst4|data_out [5] & ((!\inst5|Selector0~29_combout ))) # (!\inst4|data_out [5] & (!\inst5|Selector0~30_combout ))

	.dataa(\inst4|data_out [5]),
	.datab(gnd),
	.datac(\inst5|Selector0~30_combout ),
	.datad(\inst5|Selector0~29_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~19 .lut_mask = 16'h05AF;
defparam \inst5|Selector0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y3_N0
cycloneive_lcell_comb \inst4|data_out[6]~6 (
// Equation(s):
// \inst4|data_out[6]~6_combout  = !\data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[6]~6 .lut_mask = 16'h00FF;
defparam \inst4|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \inst4|data_out[6] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[6]~6_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[6] .is_wysiwyg = "true";
defparam \inst4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \inst5|Selector0~26 (
// Equation(s):
// \inst5|Selector0~26_combout  = (\inst4|data_out [6] & ((\inst5|Selector0~19_combout ))) # (!\inst4|data_out [6] & (!\inst5|Selector0~31_combout ))

	.dataa(gnd),
	.datab(\inst5|Selector0~31_combout ),
	.datac(\inst5|Selector0~19_combout ),
	.datad(\inst4|data_out [6]),
	.cin(gnd),
	.combout(\inst5|Selector0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~26 .lut_mask = 16'hF033;
defparam \inst5|Selector0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N28
cycloneive_lcell_comb \inst4|data_out[7]~7 (
// Equation(s):
// \inst4|data_out[7]~7_combout  = !\data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\inst4|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_out[7]~7 .lut_mask = 16'h00FF;
defparam \inst4|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \inst4|data_out[7] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\inst4|data_out[7]~7_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_add~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_out[7] .is_wysiwyg = "true";
defparam \inst4|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \inst5|Selector0~27 (
// Equation(s):
// \inst5|Selector0~27_combout  = (\inst4|data_out [2] & (\inst4|data_out [0] & (\inst4|data_out [6] & \inst4|data_out [1])))

	.dataa(\inst4|data_out [2]),
	.datab(\inst4|data_out [0]),
	.datac(\inst4|data_out [6]),
	.datad(\inst4|data_out [1]),
	.cin(gnd),
	.combout(\inst5|Selector0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~27 .lut_mask = 16'h8000;
defparam \inst5|Selector0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \inst5|Selector0~12 (
// Equation(s):
// \inst5|Selector0~12_combout  = (\inst4|data_out [4] & \inst4|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|data_out [4]),
	.datad(\inst4|data_out [3]),
	.cin(gnd),
	.combout(\inst5|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~12 .lut_mask = 16'hF000;
defparam \inst5|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \inst5|Selector0~28 (
// Equation(s):
// \inst5|Selector0~28_combout  = (\inst5|Selector0~27_combout  & (\inst5|Selector0~12_combout  & (\inst4|data_out [5] & \inst1|clk_out~q )))

	.dataa(\inst5|Selector0~27_combout ),
	.datab(\inst5|Selector0~12_combout ),
	.datac(\inst4|data_out [5]),
	.datad(\inst1|clk_out~q ),
	.cin(gnd),
	.combout(\inst5|Selector0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~28 .lut_mask = 16'h8000;
defparam \inst5|Selector0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \inst5|Selector0 (
// Equation(s):
// \inst5|Selector0~combout  = (\inst4|data_out [7] & (!\inst5|Selector0~26_combout )) # (!\inst4|data_out [7] & ((\inst5|Selector0~28_combout )))

	.dataa(gnd),
	.datab(\inst5|Selector0~26_combout ),
	.datac(\inst4|data_out [7]),
	.datad(\inst5|Selector0~28_combout ),
	.cin(gnd),
	.combout(\inst5|Selector0~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0 .lut_mask = 16'h3F30;
defparam \inst5|Selector0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \inst5|clk_out (
// Equation(s):
// \inst5|clk_out~combout  = LCELL((!\RESET~input_o  & \inst5|Selector0~combout ))

	.dataa(gnd),
	.datab(\RESET~input_o ),
	.datac(gnd),
	.datad(\inst5|Selector0~combout ),
	.cin(gnd),
	.combout(\inst5|clk_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clk_out .lut_mask = 16'h3300;
defparam \inst5|clk_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst5|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|clk_out~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|clk_out~clkctrl .clock_type = "global clock";
defparam \inst5|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneive_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = \inst2|i [0] $ (VCC)
// \inst2|Add1~1  = CARRY(\inst2|i [0])

	.dataa(\inst2|i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout(\inst2|Add1~1 ));
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N28
cycloneive_lcell_comb \inst2|i~0 (
// Equation(s):
// \inst2|i~0_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~0_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst2|i~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~0 .lut_mask = 16'h5500;
defparam \inst2|i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N21
dffeas \inst2|i[0] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[0] .is_wysiwyg = "true";
defparam \inst2|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneive_lcell_comb \inst2|Add1~2 (
// Equation(s):
// \inst2|Add1~2_combout  = (\inst2|i [1] & (!\inst2|Add1~1 )) # (!\inst2|i [1] & ((\inst2|Add1~1 ) # (GND)))
// \inst2|Add1~3  = CARRY((!\inst2|Add1~1 ) # (!\inst2|i [1]))

	.dataa(gnd),
	.datab(\inst2|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~1 ),
	.combout(\inst2|Add1~2_combout ),
	.cout(\inst2|Add1~3 ));
// synopsys translate_off
defparam \inst2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N3
dffeas \inst2|i[1] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[1] .is_wysiwyg = "true";
defparam \inst2|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneive_lcell_comb \inst2|Add1~4 (
// Equation(s):
// \inst2|Add1~4_combout  = (\inst2|i [2] & (\inst2|Add1~3  $ (GND))) # (!\inst2|i [2] & (!\inst2|Add1~3  & VCC))
// \inst2|Add1~5  = CARRY((\inst2|i [2] & !\inst2|Add1~3 ))

	.dataa(gnd),
	.datab(\inst2|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~3 ),
	.combout(\inst2|Add1~4_combout ),
	.cout(\inst2|Add1~5 ));
// synopsys translate_off
defparam \inst2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N5
dffeas \inst2|i[2] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[2] .is_wysiwyg = "true";
defparam \inst2|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N6
cycloneive_lcell_comb \inst2|Add1~6 (
// Equation(s):
// \inst2|Add1~6_combout  = (\inst2|i [3] & (!\inst2|Add1~5 )) # (!\inst2|i [3] & ((\inst2|Add1~5 ) # (GND)))
// \inst2|Add1~7  = CARRY((!\inst2|Add1~5 ) # (!\inst2|i [3]))

	.dataa(gnd),
	.datab(\inst2|i [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~5 ),
	.combout(\inst2|Add1~6_combout ),
	.cout(\inst2|Add1~7 ));
// synopsys translate_off
defparam \inst2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N7
dffeas \inst2|i[3] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[3] .is_wysiwyg = "true";
defparam \inst2|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneive_lcell_comb \inst2|Add1~8 (
// Equation(s):
// \inst2|Add1~8_combout  = (\inst2|i [4] & (\inst2|Add1~7  $ (GND))) # (!\inst2|i [4] & (!\inst2|Add1~7  & VCC))
// \inst2|Add1~9  = CARRY((\inst2|i [4] & !\inst2|Add1~7 ))

	.dataa(gnd),
	.datab(\inst2|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~7 ),
	.combout(\inst2|Add1~8_combout ),
	.cout(\inst2|Add1~9 ));
// synopsys translate_off
defparam \inst2|Add1~8 .lut_mask = 16'hC30C;
defparam \inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N9
dffeas \inst2|i[4] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[4] .is_wysiwyg = "true";
defparam \inst2|i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneive_lcell_comb \inst2|Add1~10 (
// Equation(s):
// \inst2|Add1~10_combout  = (\inst2|i [5] & (!\inst2|Add1~9 )) # (!\inst2|i [5] & ((\inst2|Add1~9 ) # (GND)))
// \inst2|Add1~11  = CARRY((!\inst2|Add1~9 ) # (!\inst2|i [5]))

	.dataa(\inst2|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~9 ),
	.combout(\inst2|Add1~10_combout ),
	.cout(\inst2|Add1~11 ));
// synopsys translate_off
defparam \inst2|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N11
dffeas \inst2|i[5] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[5] .is_wysiwyg = "true";
defparam \inst2|i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneive_lcell_comb \inst2|Add1~12 (
// Equation(s):
// \inst2|Add1~12_combout  = (\inst2|i [6] & (\inst2|Add1~11  $ (GND))) # (!\inst2|i [6] & (!\inst2|Add1~11  & VCC))
// \inst2|Add1~13  = CARRY((\inst2|i [6] & !\inst2|Add1~11 ))

	.dataa(\inst2|i [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~11 ),
	.combout(\inst2|Add1~12_combout ),
	.cout(\inst2|Add1~13 ));
// synopsys translate_off
defparam \inst2|Add1~12 .lut_mask = 16'hA50A;
defparam \inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N13
dffeas \inst2|i[6] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[6] .is_wysiwyg = "true";
defparam \inst2|i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
cycloneive_lcell_comb \inst2|Add1~14 (
// Equation(s):
// \inst2|Add1~14_combout  = (\inst2|i [7] & (!\inst2|Add1~13 )) # (!\inst2|i [7] & ((\inst2|Add1~13 ) # (GND)))
// \inst2|Add1~15  = CARRY((!\inst2|Add1~13 ) # (!\inst2|i [7]))

	.dataa(gnd),
	.datab(\inst2|i [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~13 ),
	.combout(\inst2|Add1~14_combout ),
	.cout(\inst2|Add1~15 ));
// synopsys translate_off
defparam \inst2|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N26
cycloneive_lcell_comb \inst2|i~8 (
// Equation(s):
// \inst2|i~8_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~14_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst2|i~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~8 .lut_mask = 16'h5500;
defparam \inst2|i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y17_N27
dffeas \inst2|i[7] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[7] .is_wysiwyg = "true";
defparam \inst2|i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneive_lcell_comb \inst2|Add1~16 (
// Equation(s):
// \inst2|Add1~16_combout  = (\inst2|i [8] & (\inst2|Add1~15  $ (GND))) # (!\inst2|i [8] & (!\inst2|Add1~15  & VCC))
// \inst2|Add1~17  = CARRY((\inst2|i [8] & !\inst2|Add1~15 ))

	.dataa(\inst2|i [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~15 ),
	.combout(\inst2|Add1~16_combout ),
	.cout(\inst2|Add1~17 ));
// synopsys translate_off
defparam \inst2|Add1~16 .lut_mask = 16'hA50A;
defparam \inst2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N17
dffeas \inst2|i[8] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[8] .is_wysiwyg = "true";
defparam \inst2|i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneive_lcell_comb \inst2|Add1~18 (
// Equation(s):
// \inst2|Add1~18_combout  = (\inst2|i [9] & (!\inst2|Add1~17 )) # (!\inst2|i [9] & ((\inst2|Add1~17 ) # (GND)))
// \inst2|Add1~19  = CARRY((!\inst2|Add1~17 ) # (!\inst2|i [9]))

	.dataa(gnd),
	.datab(\inst2|i [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~17 ),
	.combout(\inst2|Add1~18_combout ),
	.cout(\inst2|Add1~19 ));
// synopsys translate_off
defparam \inst2|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N16
cycloneive_lcell_comb \inst2|i~7 (
// Equation(s):
// \inst2|i~7_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~18_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst2|i~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~7 .lut_mask = 16'h5500;
defparam \inst2|i~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N17
dffeas \inst2|i[9] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[9] .is_wysiwyg = "true";
defparam \inst2|i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneive_lcell_comb \inst2|Add1~20 (
// Equation(s):
// \inst2|Add1~20_combout  = (\inst2|i [10] & (\inst2|Add1~19  $ (GND))) # (!\inst2|i [10] & (!\inst2|Add1~19  & VCC))
// \inst2|Add1~21  = CARRY((\inst2|i [10] & !\inst2|Add1~19 ))

	.dataa(gnd),
	.datab(\inst2|i [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~19 ),
	.combout(\inst2|Add1~20_combout ),
	.cout(\inst2|Add1~21 ));
// synopsys translate_off
defparam \inst2|Add1~20 .lut_mask = 16'hC30C;
defparam \inst2|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N6
cycloneive_lcell_comb \inst2|i~6 (
// Equation(s):
// \inst2|i~6_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~20_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst2|i~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~6 .lut_mask = 16'h5500;
defparam \inst2|i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N7
dffeas \inst2|i[10] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[10] .is_wysiwyg = "true";
defparam \inst2|i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneive_lcell_comb \inst2|Add1~22 (
// Equation(s):
// \inst2|Add1~22_combout  = (\inst2|i [11] & (!\inst2|Add1~21 )) # (!\inst2|i [11] & ((\inst2|Add1~21 ) # (GND)))
// \inst2|Add1~23  = CARRY((!\inst2|Add1~21 ) # (!\inst2|i [11]))

	.dataa(\inst2|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~21 ),
	.combout(\inst2|Add1~22_combout ),
	.cout(\inst2|Add1~23 ));
// synopsys translate_off
defparam \inst2|Add1~22 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N23
dffeas \inst2|i[11] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[11] .is_wysiwyg = "true";
defparam \inst2|i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N24
cycloneive_lcell_comb \inst2|Add1~24 (
// Equation(s):
// \inst2|Add1~24_combout  = (\inst2|i [12] & (\inst2|Add1~23  $ (GND))) # (!\inst2|i [12] & (!\inst2|Add1~23  & VCC))
// \inst2|Add1~25  = CARRY((\inst2|i [12] & !\inst2|Add1~23 ))

	.dataa(gnd),
	.datab(\inst2|i [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~23 ),
	.combout(\inst2|Add1~24_combout ),
	.cout(\inst2|Add1~25 ));
// synopsys translate_off
defparam \inst2|Add1~24 .lut_mask = 16'hC30C;
defparam \inst2|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N30
cycloneive_lcell_comb \inst2|i~5 (
// Equation(s):
// \inst2|i~5_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~24_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~24_combout ),
	.cin(gnd),
	.combout(\inst2|i~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~5 .lut_mask = 16'h5500;
defparam \inst2|i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N31
dffeas \inst2|i[12] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[12] .is_wysiwyg = "true";
defparam \inst2|i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneive_lcell_comb \inst2|Add1~26 (
// Equation(s):
// \inst2|Add1~26_combout  = (\inst2|i [13] & (!\inst2|Add1~25 )) # (!\inst2|i [13] & ((\inst2|Add1~25 ) # (GND)))
// \inst2|Add1~27  = CARRY((!\inst2|Add1~25 ) # (!\inst2|i [13]))

	.dataa(\inst2|i [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~25 ),
	.combout(\inst2|Add1~26_combout ),
	.cout(\inst2|Add1~27 ));
// synopsys translate_off
defparam \inst2|Add1~26 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N27
dffeas \inst2|i[13] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[13] .is_wysiwyg = "true";
defparam \inst2|i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneive_lcell_comb \inst2|Add1~28 (
// Equation(s):
// \inst2|Add1~28_combout  = (\inst2|i [14] & (\inst2|Add1~27  $ (GND))) # (!\inst2|i [14] & (!\inst2|Add1~27  & VCC))
// \inst2|Add1~29  = CARRY((\inst2|i [14] & !\inst2|Add1~27 ))

	.dataa(gnd),
	.datab(\inst2|i [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~27 ),
	.combout(\inst2|Add1~28_combout ),
	.cout(\inst2|Add1~29 ));
// synopsys translate_off
defparam \inst2|Add1~28 .lut_mask = 16'hC30C;
defparam \inst2|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N29
dffeas \inst2|i[14] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[14] .is_wysiwyg = "true";
defparam \inst2|i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneive_lcell_comb \inst2|Add1~30 (
// Equation(s):
// \inst2|Add1~30_combout  = (\inst2|i [15] & (!\inst2|Add1~29 )) # (!\inst2|i [15] & ((\inst2|Add1~29 ) # (GND)))
// \inst2|Add1~31  = CARRY((!\inst2|Add1~29 ) # (!\inst2|i [15]))

	.dataa(\inst2|i [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~29 ),
	.combout(\inst2|Add1~30_combout ),
	.cout(\inst2|Add1~31 ));
// synopsys translate_off
defparam \inst2|Add1~30 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N14
cycloneive_lcell_comb \inst2|i~4 (
// Equation(s):
// \inst2|i~4_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~30_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(\inst2|Add1~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|i~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~4 .lut_mask = 16'h5050;
defparam \inst2|i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N15
dffeas \inst2|i[15] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[15] .is_wysiwyg = "true";
defparam \inst2|i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneive_lcell_comb \inst2|Add1~32 (
// Equation(s):
// \inst2|Add1~32_combout  = (\inst2|i [16] & (\inst2|Add1~31  $ (GND))) # (!\inst2|i [16] & (!\inst2|Add1~31  & VCC))
// \inst2|Add1~33  = CARRY((\inst2|i [16] & !\inst2|Add1~31 ))

	.dataa(gnd),
	.datab(\inst2|i [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~31 ),
	.combout(\inst2|Add1~32_combout ),
	.cout(\inst2|Add1~33 ));
// synopsys translate_off
defparam \inst2|Add1~32 .lut_mask = 16'hC30C;
defparam \inst2|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N1
dffeas \inst2|i[16] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[16] .is_wysiwyg = "true";
defparam \inst2|i[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N2
cycloneive_lcell_comb \inst2|Add1~34 (
// Equation(s):
// \inst2|Add1~34_combout  = (\inst2|i [17] & (!\inst2|Add1~33 )) # (!\inst2|i [17] & ((\inst2|Add1~33 ) # (GND)))
// \inst2|Add1~35  = CARRY((!\inst2|Add1~33 ) # (!\inst2|i [17]))

	.dataa(gnd),
	.datab(\inst2|i [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~33 ),
	.combout(\inst2|Add1~34_combout ),
	.cout(\inst2|Add1~35 ));
// synopsys translate_off
defparam \inst2|Add1~34 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N3
dffeas \inst2|i[17] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[17] .is_wysiwyg = "true";
defparam \inst2|i[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneive_lcell_comb \inst2|Add1~36 (
// Equation(s):
// \inst2|Add1~36_combout  = (\inst2|i [18] & (\inst2|Add1~35  $ (GND))) # (!\inst2|i [18] & (!\inst2|Add1~35  & VCC))
// \inst2|Add1~37  = CARRY((\inst2|i [18] & !\inst2|Add1~35 ))

	.dataa(gnd),
	.datab(\inst2|i [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~35 ),
	.combout(\inst2|Add1~36_combout ),
	.cout(\inst2|Add1~37 ));
// synopsys translate_off
defparam \inst2|Add1~36 .lut_mask = 16'hC30C;
defparam \inst2|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N5
dffeas \inst2|i[18] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[18] .is_wysiwyg = "true";
defparam \inst2|i[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneive_lcell_comb \inst2|Add1~38 (
// Equation(s):
// \inst2|Add1~38_combout  = (\inst2|i [19] & (!\inst2|Add1~37 )) # (!\inst2|i [19] & ((\inst2|Add1~37 ) # (GND)))
// \inst2|Add1~39  = CARRY((!\inst2|Add1~37 ) # (!\inst2|i [19]))

	.dataa(\inst2|i [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~37 ),
	.combout(\inst2|Add1~38_combout ),
	.cout(\inst2|Add1~39 ));
// synopsys translate_off
defparam \inst2|Add1~38 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N16
cycloneive_lcell_comb \inst2|i~3 (
// Equation(s):
// \inst2|i~3_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~38_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(\inst2|Add1~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|i~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~3 .lut_mask = 16'h5050;
defparam \inst2|i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y17_N17
dffeas \inst2|i[19] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[19] .is_wysiwyg = "true";
defparam \inst2|i[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneive_lcell_comb \inst2|Add1~40 (
// Equation(s):
// \inst2|Add1~40_combout  = (\inst2|i [20] & (\inst2|Add1~39  $ (GND))) # (!\inst2|i [20] & (!\inst2|Add1~39  & VCC))
// \inst2|Add1~41  = CARRY((\inst2|i [20] & !\inst2|Add1~39 ))

	.dataa(\inst2|i [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~39 ),
	.combout(\inst2|Add1~40_combout ),
	.cout(\inst2|Add1~41 ));
// synopsys translate_off
defparam \inst2|Add1~40 .lut_mask = 16'hA50A;
defparam \inst2|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N6
cycloneive_lcell_comb \inst2|i~2 (
// Equation(s):
// \inst2|i~2_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~40_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~40_combout ),
	.cin(gnd),
	.combout(\inst2|i~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~2 .lut_mask = 16'h5500;
defparam \inst2|i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y17_N7
dffeas \inst2|i[20] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[20] .is_wysiwyg = "true";
defparam \inst2|i[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneive_lcell_comb \inst2|Add1~42 (
// Equation(s):
// \inst2|Add1~42_combout  = (\inst2|i [21] & (!\inst2|Add1~41 )) # (!\inst2|i [21] & ((\inst2|Add1~41 ) # (GND)))
// \inst2|Add1~43  = CARRY((!\inst2|Add1~41 ) # (!\inst2|i [21]))

	.dataa(\inst2|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~41 ),
	.combout(\inst2|Add1~42_combout ),
	.cout(\inst2|Add1~43 ));
// synopsys translate_off
defparam \inst2|Add1~42 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N11
dffeas \inst2|i[21] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[21] .is_wysiwyg = "true";
defparam \inst2|i[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneive_lcell_comb \inst2|Add1~44 (
// Equation(s):
// \inst2|Add1~44_combout  = (\inst2|i [22] & (\inst2|Add1~43  $ (GND))) # (!\inst2|i [22] & (!\inst2|Add1~43  & VCC))
// \inst2|Add1~45  = CARRY((\inst2|i [22] & !\inst2|Add1~43 ))

	.dataa(gnd),
	.datab(\inst2|i [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~43 ),
	.combout(\inst2|Add1~44_combout ),
	.cout(\inst2|Add1~45 ));
// synopsys translate_off
defparam \inst2|Add1~44 .lut_mask = 16'hC30C;
defparam \inst2|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N13
dffeas \inst2|i[22] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[22] .is_wysiwyg = "true";
defparam \inst2|i[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneive_lcell_comb \inst2|Add1~46 (
// Equation(s):
// \inst2|Add1~46_combout  = (\inst2|i [23] & (!\inst2|Add1~45 )) # (!\inst2|i [23] & ((\inst2|Add1~45 ) # (GND)))
// \inst2|Add1~47  = CARRY((!\inst2|Add1~45 ) # (!\inst2|i [23]))

	.dataa(gnd),
	.datab(\inst2|i [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~45 ),
	.combout(\inst2|Add1~46_combout ),
	.cout(\inst2|Add1~47 ));
// synopsys translate_off
defparam \inst2|Add1~46 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N2
cycloneive_lcell_comb \inst2|i~1 (
// Equation(s):
// \inst2|i~1_combout  = (!\inst2|Equal0~10_combout  & \inst2|Add1~46_combout )

	.dataa(\inst2|Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Add1~46_combout ),
	.cin(gnd),
	.combout(\inst2|i~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|i~1 .lut_mask = 16'h5500;
defparam \inst2|i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y17_N3
dffeas \inst2|i[23] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|i~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[23] .is_wysiwyg = "true";
defparam \inst2|i[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N16
cycloneive_lcell_comb \inst2|Add1~48 (
// Equation(s):
// \inst2|Add1~48_combout  = (\inst2|i [24] & (\inst2|Add1~47  $ (GND))) # (!\inst2|i [24] & (!\inst2|Add1~47  & VCC))
// \inst2|Add1~49  = CARRY((\inst2|i [24] & !\inst2|Add1~47 ))

	.dataa(\inst2|i [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~47 ),
	.combout(\inst2|Add1~48_combout ),
	.cout(\inst2|Add1~49 ));
// synopsys translate_off
defparam \inst2|Add1~48 .lut_mask = 16'hA50A;
defparam \inst2|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N17
dffeas \inst2|i[24] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[24] .is_wysiwyg = "true";
defparam \inst2|i[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N8
cycloneive_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (!\inst2|i [24] & (!\inst2|i [22] & (!\inst2|i [21] & \inst2|i [23])))

	.dataa(\inst2|i [24]),
	.datab(\inst2|i [22]),
	.datac(\inst2|i [21]),
	.datad(\inst2|i [23]),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h0100;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneive_lcell_comb \inst2|Add1~50 (
// Equation(s):
// \inst2|Add1~50_combout  = (\inst2|i [25] & (!\inst2|Add1~49 )) # (!\inst2|i [25] & ((\inst2|Add1~49 ) # (GND)))
// \inst2|Add1~51  = CARRY((!\inst2|Add1~49 ) # (!\inst2|i [25]))

	.dataa(\inst2|i [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~49 ),
	.combout(\inst2|Add1~50_combout ),
	.cout(\inst2|Add1~51 ));
// synopsys translate_off
defparam \inst2|Add1~50 .lut_mask = 16'h5A5F;
defparam \inst2|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N19
dffeas \inst2|i[25] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[25] .is_wysiwyg = "true";
defparam \inst2|i[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneive_lcell_comb \inst2|Add1~52 (
// Equation(s):
// \inst2|Add1~52_combout  = (\inst2|i [26] & (\inst2|Add1~51  $ (GND))) # (!\inst2|i [26] & (!\inst2|Add1~51  & VCC))
// \inst2|Add1~53  = CARRY((\inst2|i [26] & !\inst2|Add1~51 ))

	.dataa(gnd),
	.datab(\inst2|i [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~51 ),
	.combout(\inst2|Add1~52_combout ),
	.cout(\inst2|Add1~53 ));
// synopsys translate_off
defparam \inst2|Add1~52 .lut_mask = 16'hC30C;
defparam \inst2|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N21
dffeas \inst2|i[26] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[26] .is_wysiwyg = "true";
defparam \inst2|i[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneive_lcell_comb \inst2|Add1~54 (
// Equation(s):
// \inst2|Add1~54_combout  = (\inst2|i [27] & (!\inst2|Add1~53 )) # (!\inst2|i [27] & ((\inst2|Add1~53 ) # (GND)))
// \inst2|Add1~55  = CARRY((!\inst2|Add1~53 ) # (!\inst2|i [27]))

	.dataa(gnd),
	.datab(\inst2|i [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~53 ),
	.combout(\inst2|Add1~54_combout ),
	.cout(\inst2|Add1~55 ));
// synopsys translate_off
defparam \inst2|Add1~54 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N23
dffeas \inst2|i[27] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[27] .is_wysiwyg = "true";
defparam \inst2|i[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N24
cycloneive_lcell_comb \inst2|Add1~56 (
// Equation(s):
// \inst2|Add1~56_combout  = (\inst2|i [28] & (\inst2|Add1~55  $ (GND))) # (!\inst2|i [28] & (!\inst2|Add1~55  & VCC))
// \inst2|Add1~57  = CARRY((\inst2|i [28] & !\inst2|Add1~55 ))

	.dataa(gnd),
	.datab(\inst2|i [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~55 ),
	.combout(\inst2|Add1~56_combout ),
	.cout(\inst2|Add1~57 ));
// synopsys translate_off
defparam \inst2|Add1~56 .lut_mask = 16'hC30C;
defparam \inst2|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N25
dffeas \inst2|i[28] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[28] .is_wysiwyg = "true";
defparam \inst2|i[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneive_lcell_comb \inst2|Add1~58 (
// Equation(s):
// \inst2|Add1~58_combout  = (\inst2|i [29] & (!\inst2|Add1~57 )) # (!\inst2|i [29] & ((\inst2|Add1~57 ) # (GND)))
// \inst2|Add1~59  = CARRY((!\inst2|Add1~57 ) # (!\inst2|i [29]))

	.dataa(gnd),
	.datab(\inst2|i [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~57 ),
	.combout(\inst2|Add1~58_combout ),
	.cout(\inst2|Add1~59 ));
// synopsys translate_off
defparam \inst2|Add1~58 .lut_mask = 16'h3C3F;
defparam \inst2|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N27
dffeas \inst2|i[29] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[29] .is_wysiwyg = "true";
defparam \inst2|i[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneive_lcell_comb \inst2|Add1~60 (
// Equation(s):
// \inst2|Add1~60_combout  = (\inst2|i [30] & (\inst2|Add1~59  $ (GND))) # (!\inst2|i [30] & (!\inst2|Add1~59  & VCC))
// \inst2|Add1~61  = CARRY((\inst2|i [30] & !\inst2|Add1~59 ))

	.dataa(gnd),
	.datab(\inst2|i [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add1~59 ),
	.combout(\inst2|Add1~60_combout ),
	.cout(\inst2|Add1~61 ));
// synopsys translate_off
defparam \inst2|Add1~60 .lut_mask = 16'hC30C;
defparam \inst2|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N29
dffeas \inst2|i[30] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[30] .is_wysiwyg = "true";
defparam \inst2|i[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N30
cycloneive_lcell_comb \inst2|Add1~62 (
// Equation(s):
// \inst2|Add1~62_combout  = \inst2|i [31] $ (\inst2|Add1~61 )

	.dataa(\inst2|i [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add1~61 ),
	.combout(\inst2|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~62 .lut_mask = 16'h5A5A;
defparam \inst2|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y17_N31
dffeas \inst2|i[31] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|i[31] .is_wysiwyg = "true";
defparam \inst2|i[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N30
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|i [29] & (!\inst2|i [0] & (!\inst2|i [30] & !\inst2|i [31])))

	.dataa(\inst2|i [29]),
	.datab(\inst2|i [0]),
	.datac(\inst2|i [30]),
	.datad(\inst2|i [31]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N18
cycloneive_lcell_comb \inst2|Equal0~3 (
// Equation(s):
// \inst2|Equal0~3_combout  = (!\inst2|i [17] & (!\inst2|i [18] & (\inst2|i [19] & \inst2|i [20])))

	.dataa(\inst2|i [17]),
	.datab(\inst2|i [18]),
	.datac(\inst2|i [19]),
	.datad(\inst2|i [20]),
	.cin(gnd),
	.combout(\inst2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~3 .lut_mask = 16'h1000;
defparam \inst2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N4
cycloneive_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (!\inst2|i [27] & (!\inst2|i [26] & (!\inst2|i [25] & !\inst2|i [28])))

	.dataa(\inst2|i [27]),
	.datab(\inst2|i [26]),
	.datac(\inst2|i [25]),
	.datad(\inst2|i [28]),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h0001;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N24
cycloneive_lcell_comb \inst2|Equal0~4 (
// Equation(s):
// \inst2|Equal0~4_combout  = (\inst2|Equal0~2_combout  & (\inst2|Equal0~0_combout  & (\inst2|Equal0~3_combout  & \inst2|Equal0~1_combout )))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Equal0~3_combout ),
	.datad(\inst2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N20
cycloneive_lcell_comb \inst2|Equal0~8 (
// Equation(s):
// \inst2|Equal0~8_combout  = (!\inst2|i [5] & (!\inst2|i [6] & (\inst2|i [7] & !\inst2|i [8])))

	.dataa(\inst2|i [5]),
	.datab(\inst2|i [6]),
	.datac(\inst2|i [7]),
	.datad(\inst2|i [8]),
	.cin(gnd),
	.combout(\inst2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~8 .lut_mask = 16'h0010;
defparam \inst2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N20
cycloneive_lcell_comb \inst2|Equal0~9 (
// Equation(s):
// \inst2|Equal0~9_combout  = (!\inst2|i [4] & (!\inst2|i [1] & (!\inst2|i [3] & !\inst2|i [2])))

	.dataa(\inst2|i [4]),
	.datab(\inst2|i [1]),
	.datac(\inst2|i [3]),
	.datad(\inst2|i [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~9 .lut_mask = 16'h0001;
defparam \inst2|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N24
cycloneive_lcell_comb \inst2|Equal0~5 (
// Equation(s):
// \inst2|Equal0~5_combout  = (\inst2|i [15] & (!\inst2|i [13] & (!\inst2|i [14] & !\inst2|i [16])))

	.dataa(\inst2|i [15]),
	.datab(\inst2|i [13]),
	.datac(\inst2|i [14]),
	.datad(\inst2|i [16]),
	.cin(gnd),
	.combout(\inst2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~5 .lut_mask = 16'h0002;
defparam \inst2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N12
cycloneive_lcell_comb \inst2|Equal0~6 (
// Equation(s):
// \inst2|Equal0~6_combout  = (\inst2|i [12] & !\inst2|i [11])

	.dataa(gnd),
	.datab(\inst2|i [12]),
	.datac(\inst2|i [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~6 .lut_mask = 16'h0C0C;
defparam \inst2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N26
cycloneive_lcell_comb \inst2|Equal0~7 (
// Equation(s):
// \inst2|Equal0~7_combout  = (\inst2|Equal0~5_combout  & (\inst2|i [9] & (\inst2|Equal0~6_combout  & \inst2|i [10])))

	.dataa(\inst2|Equal0~5_combout ),
	.datab(\inst2|i [9]),
	.datac(\inst2|Equal0~6_combout ),
	.datad(\inst2|i [10]),
	.cin(gnd),
	.combout(\inst2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~7 .lut_mask = 16'h8000;
defparam \inst2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N22
cycloneive_lcell_comb \inst2|Equal0~10 (
// Equation(s):
// \inst2|Equal0~10_combout  = (\inst2|Equal0~4_combout  & (\inst2|Equal0~8_combout  & (\inst2|Equal0~9_combout  & \inst2|Equal0~7_combout )))

	.dataa(\inst2|Equal0~4_combout ),
	.datab(\inst2|Equal0~8_combout ),
	.datac(\inst2|Equal0~9_combout ),
	.datad(\inst2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~10 .lut_mask = 16'h8000;
defparam \inst2|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N0
cycloneive_lcell_comb \inst2|leda[0]~4 (
// Equation(s):
// \inst2|leda[0]~4_combout  = \inst2|leda [0] $ (\inst2|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|leda [0]),
	.datad(\inst2|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst2|leda[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[0]~4 .lut_mask = 16'h0FF0;
defparam \inst2|leda[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y17_N1
dffeas \inst2|leda[0] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[0] .is_wysiwyg = "true";
defparam \inst2|leda[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N28
cycloneive_lcell_comb \inst2|leda[1]~3 (
// Equation(s):
// \inst2|leda[1]~3_combout  = \inst2|leda [1] $ (((\inst2|Equal0~10_combout  & \inst2|leda [0])))

	.dataa(\inst2|Equal0~10_combout ),
	.datab(\inst2|leda [0]),
	.datac(\inst2|leda [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|leda[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[1]~3 .lut_mask = 16'h7878;
defparam \inst2|leda[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N29
dffeas \inst2|leda[1] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[1] .is_wysiwyg = "true";
defparam \inst2|leda[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N22
cycloneive_lcell_comb \inst2|leda[2]~2 (
// Equation(s):
// \inst2|leda[2]~2_combout  = \inst2|leda [2] $ (((\inst2|Equal0~10_combout  & (\inst2|leda [0] & \inst2|leda [1]))))

	.dataa(\inst2|Equal0~10_combout ),
	.datab(\inst2|leda [0]),
	.datac(\inst2|leda [2]),
	.datad(\inst2|leda [1]),
	.cin(gnd),
	.combout(\inst2|leda[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[2]~2 .lut_mask = 16'h78F0;
defparam \inst2|leda[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N23
dffeas \inst2|leda[2] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[2] .is_wysiwyg = "true";
defparam \inst2|leda[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N18
cycloneive_lcell_comb \inst2|leda[3]~0 (
// Equation(s):
// \inst2|leda[3]~0_combout  = (\inst2|leda [0] & (\inst2|leda [2] & (\inst2|Equal0~10_combout  & \inst2|leda [1])))

	.dataa(\inst2|leda [0]),
	.datab(\inst2|leda [2]),
	.datac(\inst2|Equal0~10_combout ),
	.datad(\inst2|leda [1]),
	.cin(gnd),
	.combout(\inst2|leda[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[3]~0 .lut_mask = 16'h8000;
defparam \inst2|leda[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N0
cycloneive_lcell_comb \inst2|leda[3]~1 (
// Equation(s):
// \inst2|leda[3]~1_combout  = \inst2|leda[3]~0_combout  $ (\inst2|leda [3])

	.dataa(\inst2|leda[3]~0_combout ),
	.datab(gnd),
	.datac(\inst2|leda [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|leda[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|leda[3]~1 .lut_mask = 16'h5A5A;
defparam \inst2|leda[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N1
dffeas \inst2|leda[3] (
	.clk(\inst5|clk_out~clkctrl_outclk ),
	.d(\inst2|leda[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|leda [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|leda[3] .is_wysiwyg = "true";
defparam \inst2|leda[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \next~input (
	.i(next),
	.ibar(gnd),
	.o(\next~input_o ));
// synopsys translate_off
defparam \next~input .bus_hold = "false";
defparam \next~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
