<CsoundSynthesizer>

<CsOptions>

--nodisplays

</CsOptions>

<CsInstruments>

sr = 44100
ksmps = 64
nchnls = 2
0dbfs = 1.0
giPort init 1
opcode FreePort, i, 0
xout giPort
giPort = giPort + 1
endop



instr 1885

endin

instr 1884
 event_i "i", 1883, 604800.0, 1.0e-2
endin

instr 1883
 turnoff2 1882, 0.0, 0.0
 turnoff2 1881, 0.0, 0.0
 turnoff2 1880, 0.0, 0.0
 turnoff2 1879, 0.0, 0.0
 turnoff2 1878, 0.0, 0.0
 turnoff2 1877, 0.0, 0.0
 turnoff2 1876, 0.0, 0.0
 turnoff2 1875, 0.0, 0.0
 turnoff2 1874, 0.0, 0.0
 turnoff2 1873, 0.0, 0.0
 turnoff2 1872, 0.0, 0.0
 turnoff2 1871, 0.0, 0.0
 turnoff2 1870, 0.0, 0.0
 turnoff2 1869, 0.0, 0.0
 turnoff2 1868, 0.0, 0.0
 turnoff2 1867, 0.0, 0.0
 turnoff2 1866, 0.0, 0.0
 turnoff2 1865, 0.0, 0.0
 turnoff2 1864, 0.0, 0.0
 turnoff2 1863, 0.0, 0.0
 turnoff2 1862, 0.0, 0.0
 turnoff2 1861, 0.0, 0.0
 turnoff2 1860, 0.0, 0.0
 turnoff2 1859, 0.0, 0.0
 turnoff2 1858, 0.0, 0.0
 turnoff2 1857, 0.0, 0.0
 turnoff2 1856, 0.0, 0.0
 turnoff2 1855, 0.0, 0.0
 turnoff2 1854, 0.0, 0.0
 turnoff2 1853, 0.0, 0.0
 turnoff2 1852, 0.0, 0.0
 turnoff2 1851, 0.0, 0.0
 turnoff2 1850, 0.0, 0.0
 turnoff2 1849, 0.0, 0.0
 turnoff2 1848, 0.0, 0.0
 turnoff2 1847, 0.0, 0.0
 turnoff2 1846, 0.0, 0.0
 turnoff2 1845, 0.0, 0.0
 turnoff2 1844, 0.0, 0.0
 turnoff2 1843, 0.0, 0.0
 turnoff2 1842, 0.0, 0.0
 turnoff2 1841, 0.0, 0.0
 turnoff2 1840, 0.0, 0.0
 turnoff2 1839, 0.0, 0.0
 turnoff2 1838, 0.0, 0.0
 turnoff2 1837, 0.0, 0.0
 turnoff2 1836, 0.0, 0.0
 turnoff2 1835, 0.0, 0.0
 turnoff2 1834, 0.0, 0.0
 turnoff2 1833, 0.0, 0.0
 turnoff2 1832, 0.0, 0.0
 turnoff2 1831, 0.0, 0.0
 turnoff2 1830, 0.0, 0.0
 turnoff2 1829, 0.0, 0.0
 turnoff2 1828, 0.0, 0.0
 turnoff2 1827, 0.0, 0.0
 turnoff2 1826, 0.0, 0.0
 turnoff2 1825, 0.0, 0.0
 turnoff2 1824, 0.0, 0.0
 turnoff2 1823, 0.0, 0.0
 turnoff2 1822, 0.0, 0.0
 turnoff2 1821, 0.0, 0.0
 turnoff2 1820, 0.0, 0.0
 turnoff2 1819, 0.0, 0.0
 turnoff2 1818, 0.0, 0.0
 turnoff2 1817, 0.0, 0.0
 turnoff2 1816, 0.0, 0.0
 turnoff2 1815, 0.0, 0.0
 turnoff2 1814, 0.0, 0.0
 turnoff2 1813, 0.0, 0.0
 turnoff2 1812, 0.0, 0.0
 turnoff2 1811, 0.0, 0.0
 turnoff2 1810, 0.0, 0.0
 turnoff2 1809, 0.0, 0.0
 turnoff2 1808, 0.0, 0.0
 turnoff2 1807, 0.0, 0.0
 turnoff2 1806, 0.0, 0.0
 turnoff2 1805, 0.0, 0.0
 turnoff2 1804, 0.0, 0.0
 turnoff2 1803, 0.0, 0.0
 turnoff2 1802, 0.0, 0.0
 turnoff2 1801, 0.0, 0.0
 turnoff2 1800, 0.0, 0.0
 turnoff2 1799, 0.0, 0.0
 turnoff2 1798, 0.0, 0.0
 turnoff2 1797, 0.0, 0.0
 turnoff2 1796, 0.0, 0.0
 turnoff2 1795, 0.0, 0.0
 turnoff2 1794, 0.0, 0.0
 turnoff2 1793, 0.0, 0.0
 turnoff2 1792, 0.0, 0.0
 turnoff2 1791, 0.0, 0.0
 turnoff2 1790, 0.0, 0.0
 turnoff2 1789, 0.0, 0.0
 turnoff2 1788, 0.0, 0.0
 turnoff2 1787, 0.0, 0.0
 turnoff2 1786, 0.0, 0.0
 turnoff2 1785, 0.0, 0.0
 turnoff2 1784, 0.0, 0.0
 turnoff2 1783, 0.0, 0.0
 turnoff2 1782, 0.0, 0.0
 turnoff2 1781, 0.0, 0.0
 turnoff2 1780, 0.0, 0.0
 turnoff2 1779, 0.0, 0.0
 turnoff2 1778, 0.0, 0.0
 turnoff2 1777, 0.0, 0.0
 turnoff2 1776, 0.0, 0.0
 turnoff2 1775, 0.0, 0.0
 turnoff2 1774, 0.0, 0.0
 turnoff2 1773, 0.0, 0.0
 turnoff2 1772, 0.0, 0.0
 turnoff2 1771, 0.0, 0.0
 turnoff2 1770, 0.0, 0.0
 turnoff2 1769, 0.0, 0.0
 turnoff2 1768, 0.0, 0.0
 turnoff2 1767, 0.0, 0.0
 turnoff2 1766, 0.0, 0.0
 turnoff2 1765, 0.0, 0.0
 turnoff2 1764, 0.0, 0.0
 turnoff2 1763, 0.0, 0.0
 turnoff2 1762, 0.0, 0.0
 turnoff2 1761, 0.0, 0.0
 turnoff2 1760, 0.0, 0.0
 turnoff2 1759, 0.0, 0.0
 turnoff2 1758, 0.0, 0.0
 turnoff2 1757, 0.0, 0.0
 turnoff2 1756, 0.0, 0.0
 turnoff2 1755, 0.0, 0.0
 turnoff2 1754, 0.0, 0.0
 turnoff2 1753, 0.0, 0.0
 turnoff2 1752, 0.0, 0.0
 turnoff2 1751, 0.0, 0.0
 turnoff2 1750, 0.0, 0.0
 turnoff2 1749, 0.0, 0.0
 turnoff2 1748, 0.0, 0.0
 turnoff2 1747, 0.0, 0.0
 turnoff2 1746, 0.0, 0.0
 turnoff2 1745, 0.0, 0.0
 turnoff2 1744, 0.0, 0.0
 turnoff2 1743, 0.0, 0.0
 turnoff2 1742, 0.0, 0.0
 turnoff2 1741, 0.0, 0.0
 turnoff2 1740, 0.0, 0.0
 turnoff2 1739, 0.0, 0.0
 turnoff2 1738, 0.0, 0.0
 turnoff2 1737, 0.0, 0.0
 turnoff2 1736, 0.0, 0.0
 turnoff2 1735, 0.0, 0.0
 turnoff2 1734, 0.0, 0.0
 turnoff2 1733, 0.0, 0.0
 turnoff2 1732, 0.0, 0.0
 turnoff2 1731, 0.0, 0.0
 turnoff2 1730, 0.0, 0.0
 turnoff2 1729, 0.0, 0.0
 turnoff2 1728, 0.0, 0.0
 turnoff2 1727, 0.0, 0.0
 turnoff2 1726, 0.0, 0.0
 turnoff2 1725, 0.0, 0.0
 turnoff2 1724, 0.0, 0.0
 turnoff2 1723, 0.0, 0.0
 turnoff2 1722, 0.0, 0.0
 turnoff2 1721, 0.0, 0.0
 turnoff2 1720, 0.0, 0.0
 turnoff2 1719, 0.0, 0.0
 turnoff2 1718, 0.0, 0.0
 turnoff2 1717, 0.0, 0.0
 turnoff2 1716, 0.0, 0.0
 turnoff2 1715, 0.0, 0.0
 turnoff2 1714, 0.0, 0.0
 turnoff2 1713, 0.0, 0.0
 turnoff2 1712, 0.0, 0.0
 turnoff2 1711, 0.0, 0.0
 turnoff2 1710, 0.0, 0.0
 turnoff2 1709, 0.0, 0.0
 turnoff2 1708, 0.0, 0.0
 turnoff2 1707, 0.0, 0.0
 turnoff2 1706, 0.0, 0.0
 turnoff2 1705, 0.0, 0.0
 turnoff2 1704, 0.0, 0.0
 turnoff2 1703, 0.0, 0.0
 turnoff2 1702, 0.0, 0.0
 turnoff2 1701, 0.0, 0.0
 turnoff2 1700, 0.0, 0.0
 turnoff2 1699, 0.0, 0.0
 turnoff2 1698, 0.0, 0.0
 turnoff2 1697, 0.0, 0.0
 turnoff2 1696, 0.0, 0.0
 turnoff2 1695, 0.0, 0.0
 turnoff2 1694, 0.0, 0.0
 turnoff2 1693, 0.0, 0.0
 turnoff2 1692, 0.0, 0.0
 turnoff2 1691, 0.0, 0.0
 turnoff2 1690, 0.0, 0.0
 turnoff2 1689, 0.0, 0.0
 turnoff2 1688, 0.0, 0.0
 turnoff2 1687, 0.0, 0.0
 turnoff2 1686, 0.0, 0.0
 turnoff2 1685, 0.0, 0.0
 turnoff2 1684, 0.0, 0.0
 turnoff2 1683, 0.0, 0.0
 turnoff2 1682, 0.0, 0.0
 turnoff2 1681, 0.0, 0.0
 turnoff2 1680, 0.0, 0.0
 turnoff2 1679, 0.0, 0.0
 turnoff2 1678, 0.0, 0.0
 turnoff2 1677, 0.0, 0.0
 turnoff2 1676, 0.0, 0.0
 turnoff2 1675, 0.0, 0.0
 turnoff2 1674, 0.0, 0.0
 turnoff2 1673, 0.0, 0.0
 turnoff2 1672, 0.0, 0.0
 turnoff2 1671, 0.0, 0.0
 turnoff2 1670, 0.0, 0.0
 turnoff2 1669, 0.0, 0.0
 turnoff2 1668, 0.0, 0.0
 turnoff2 1667, 0.0, 0.0
 turnoff2 1666, 0.0, 0.0
 turnoff2 1665, 0.0, 0.0
 turnoff2 1664, 0.0, 0.0
 turnoff2 1663, 0.0, 0.0
 turnoff2 1662, 0.0, 0.0
 turnoff2 1661, 0.0, 0.0
 turnoff2 1660, 0.0, 0.0
 turnoff2 1659, 0.0, 0.0
 turnoff2 1658, 0.0, 0.0
 turnoff2 1657, 0.0, 0.0
 turnoff2 1656, 0.0, 0.0
 turnoff2 1655, 0.0, 0.0
 turnoff2 1654, 0.0, 0.0
 turnoff2 1653, 0.0, 0.0
 turnoff2 1652, 0.0, 0.0
 turnoff2 1651, 0.0, 0.0
 turnoff2 1650, 0.0, 0.0
 turnoff2 1649, 0.0, 0.0
 turnoff2 1648, 0.0, 0.0
 turnoff2 1647, 0.0, 0.0
 turnoff2 1646, 0.0, 0.0
 turnoff2 1645, 0.0, 0.0
 turnoff2 1644, 0.0, 0.0
 turnoff2 1643, 0.0, 0.0
 turnoff2 1642, 0.0, 0.0
 turnoff2 1641, 0.0, 0.0
 turnoff2 1640, 0.0, 0.0
 turnoff2 1639, 0.0, 0.0
 turnoff2 1638, 0.0, 0.0
 turnoff2 1637, 0.0, 0.0
 turnoff2 1636, 0.0, 0.0
 turnoff2 1635, 0.0, 0.0
 turnoff2 1634, 0.0, 0.0
 turnoff2 1633, 0.0, 0.0
 turnoff2 1632, 0.0, 0.0
 turnoff2 1631, 0.0, 0.0
 turnoff2 1630, 0.0, 0.0
 turnoff2 1629, 0.0, 0.0
 turnoff2 1628, 0.0, 0.0
 turnoff2 1627, 0.0, 0.0
 turnoff2 1626, 0.0, 0.0
 turnoff2 1625, 0.0, 0.0
 turnoff2 1624, 0.0, 0.0
 turnoff2 1623, 0.0, 0.0
 turnoff2 1622, 0.0, 0.0
 turnoff2 1621, 0.0, 0.0
 turnoff2 1620, 0.0, 0.0
 turnoff2 1619, 0.0, 0.0
 turnoff2 1618, 0.0, 0.0
 turnoff2 1617, 0.0, 0.0
 turnoff2 1616, 0.0, 0.0
 turnoff2 1615, 0.0, 0.0
 turnoff2 1614, 0.0, 0.0
 turnoff2 1613, 0.0, 0.0
 turnoff2 1612, 0.0, 0.0
 turnoff2 1611, 0.0, 0.0
 turnoff2 1610, 0.0, 0.0
 turnoff2 1609, 0.0, 0.0
 turnoff2 1608, 0.0, 0.0
 turnoff2 1607, 0.0, 0.0
 turnoff2 1606, 0.0, 0.0
 turnoff2 1605, 0.0, 0.0
 turnoff2 1604, 0.0, 0.0
 turnoff2 1603, 0.0, 0.0
 turnoff2 1602, 0.0, 0.0
 turnoff2 1601, 0.0, 0.0
 turnoff2 1600, 0.0, 0.0
 turnoff2 1599, 0.0, 0.0
 turnoff2 1598, 0.0, 0.0
 turnoff2 1597, 0.0, 0.0
 turnoff2 1596, 0.0, 0.0
 turnoff2 1595, 0.0, 0.0
 turnoff2 1594, 0.0, 0.0
 turnoff2 1593, 0.0, 0.0
 turnoff2 1592, 0.0, 0.0
 turnoff2 1591, 0.0, 0.0
 turnoff2 1590, 0.0, 0.0
 turnoff2 1589, 0.0, 0.0
 turnoff2 1588, 0.0, 0.0
 turnoff2 1587, 0.0, 0.0
 turnoff2 1586, 0.0, 0.0
 turnoff2 1585, 0.0, 0.0
 turnoff2 1584, 0.0, 0.0
 turnoff2 1583, 0.0, 0.0
 turnoff2 1582, 0.0, 0.0
 turnoff2 1581, 0.0, 0.0
 turnoff2 1580, 0.0, 0.0
 turnoff2 1579, 0.0, 0.0
 turnoff2 1578, 0.0, 0.0
 turnoff2 1577, 0.0, 0.0
 turnoff2 1576, 0.0, 0.0
 turnoff2 1575, 0.0, 0.0
 turnoff2 1574, 0.0, 0.0
 turnoff2 1573, 0.0, 0.0
 turnoff2 1572, 0.0, 0.0
 turnoff2 1571, 0.0, 0.0
 turnoff2 1570, 0.0, 0.0
 turnoff2 1569, 0.0, 0.0
 turnoff2 1568, 0.0, 0.0
 turnoff2 1567, 0.0, 0.0
 turnoff2 1566, 0.0, 0.0
 turnoff2 1565, 0.0, 0.0
 turnoff2 1564, 0.0, 0.0
 turnoff2 1563, 0.0, 0.0
 turnoff2 1562, 0.0, 0.0
 turnoff2 1561, 0.0, 0.0
 turnoff2 1560, 0.0, 0.0
 turnoff2 1559, 0.0, 0.0
 turnoff2 1558, 0.0, 0.0
 turnoff2 1557, 0.0, 0.0
 turnoff2 1556, 0.0, 0.0
 turnoff2 1555, 0.0, 0.0
 turnoff2 1554, 0.0, 0.0
 turnoff2 1553, 0.0, 0.0
 turnoff2 1552, 0.0, 0.0
 turnoff2 1551, 0.0, 0.0
 turnoff2 1550, 0.0, 0.0
 turnoff2 1549, 0.0, 0.0
 turnoff2 1548, 0.0, 0.0
 turnoff2 1547, 0.0, 0.0
 turnoff2 1546, 0.0, 0.0
 turnoff2 1545, 0.0, 0.0
 turnoff2 1544, 0.0, 0.0
 turnoff2 1543, 0.0, 0.0
 turnoff2 1542, 0.0, 0.0
 turnoff2 1541, 0.0, 0.0
 turnoff2 1540, 0.0, 0.0
 turnoff2 1539, 0.0, 0.0
 turnoff2 1538, 0.0, 0.0
 turnoff2 1537, 0.0, 0.0
 turnoff2 1536, 0.0, 0.0
 turnoff2 1535, 0.0, 0.0
 turnoff2 1534, 0.0, 0.0
 turnoff2 1533, 0.0, 0.0
 turnoff2 1532, 0.0, 0.0
 turnoff2 1531, 0.0, 0.0
 turnoff2 1530, 0.0, 0.0
 turnoff2 1529, 0.0, 0.0
 turnoff2 1528, 0.0, 0.0
 turnoff2 1527, 0.0, 0.0
 turnoff2 1526, 0.0, 0.0
 turnoff2 1525, 0.0, 0.0
 turnoff2 1524, 0.0, 0.0
 turnoff2 1523, 0.0, 0.0
 turnoff2 1522, 0.0, 0.0
 turnoff2 1521, 0.0, 0.0
 turnoff2 1520, 0.0, 0.0
 turnoff2 1519, 0.0, 0.0
 turnoff2 1518, 0.0, 0.0
 turnoff2 1517, 0.0, 0.0
 turnoff2 1516, 0.0, 0.0
 turnoff2 1515, 0.0, 0.0
 turnoff2 1514, 0.0, 0.0
 turnoff2 1513, 0.0, 0.0
 turnoff2 1512, 0.0, 0.0
 turnoff2 1511, 0.0, 0.0
 turnoff2 1510, 0.0, 0.0
 turnoff2 1509, 0.0, 0.0
 turnoff2 1508, 0.0, 0.0
 turnoff2 1507, 0.0, 0.0
 turnoff2 1506, 0.0, 0.0
 turnoff2 1505, 0.0, 0.0
 turnoff2 1504, 0.0, 0.0
 turnoff2 1503, 0.0, 0.0
 turnoff2 1502, 0.0, 0.0
 turnoff2 1501, 0.0, 0.0
 turnoff2 1500, 0.0, 0.0
 turnoff2 1499, 0.0, 0.0
 turnoff2 1498, 0.0, 0.0
 turnoff2 1497, 0.0, 0.0
 turnoff2 1496, 0.0, 0.0
 turnoff2 1495, 0.0, 0.0
 turnoff2 1494, 0.0, 0.0
 turnoff2 1493, 0.0, 0.0
 turnoff2 1492, 0.0, 0.0
 turnoff2 1491, 0.0, 0.0
 turnoff2 1490, 0.0, 0.0
 turnoff2 1489, 0.0, 0.0
 turnoff2 1488, 0.0, 0.0
 turnoff2 1487, 0.0, 0.0
 turnoff2 1486, 0.0, 0.0
 turnoff2 1485, 0.0, 0.0
 turnoff2 1484, 0.0, 0.0
 turnoff2 1483, 0.0, 0.0
 turnoff2 1482, 0.0, 0.0
 turnoff2 1481, 0.0, 0.0
 turnoff2 1480, 0.0, 0.0
 turnoff2 1479, 0.0, 0.0
 turnoff2 1478, 0.0, 0.0
 turnoff2 1477, 0.0, 0.0
 turnoff2 1476, 0.0, 0.0
 turnoff2 1475, 0.0, 0.0
 turnoff2 1474, 0.0, 0.0
 turnoff2 1473, 0.0, 0.0
 turnoff2 1472, 0.0, 0.0
 turnoff2 1471, 0.0, 0.0
 turnoff2 1470, 0.0, 0.0
 turnoff2 1469, 0.0, 0.0
 turnoff2 1468, 0.0, 0.0
 turnoff2 1467, 0.0, 0.0
 turnoff2 1466, 0.0, 0.0
 turnoff2 1465, 0.0, 0.0
 turnoff2 1464, 0.0, 0.0
 turnoff2 1463, 0.0, 0.0
 turnoff2 1462, 0.0, 0.0
 turnoff2 1461, 0.0, 0.0
 turnoff2 1460, 0.0, 0.0
 turnoff2 1459, 0.0, 0.0
 turnoff2 1458, 0.0, 0.0
 turnoff2 1457, 0.0, 0.0
 turnoff2 1456, 0.0, 0.0
 turnoff2 1455, 0.0, 0.0
 turnoff2 1454, 0.0, 0.0
 turnoff2 1453, 0.0, 0.0
 turnoff2 1452, 0.0, 0.0
 turnoff2 1451, 0.0, 0.0
 turnoff2 1450, 0.0, 0.0
 turnoff2 1449, 0.0, 0.0
 turnoff2 1448, 0.0, 0.0
 turnoff2 1447, 0.0, 0.0
 turnoff2 1446, 0.0, 0.0
 turnoff2 1445, 0.0, 0.0
 turnoff2 1444, 0.0, 0.0
 turnoff2 1443, 0.0, 0.0
 turnoff2 1442, 0.0, 0.0
 turnoff2 1441, 0.0, 0.0
 turnoff2 1440, 0.0, 0.0
 turnoff2 1439, 0.0, 0.0
 turnoff2 1438, 0.0, 0.0
 turnoff2 1437, 0.0, 0.0
 turnoff2 1436, 0.0, 0.0
 turnoff2 1435, 0.0, 0.0
 turnoff2 1434, 0.0, 0.0
 turnoff2 1433, 0.0, 0.0
 turnoff2 1432, 0.0, 0.0
 turnoff2 1431, 0.0, 0.0
 turnoff2 1430, 0.0, 0.0
 turnoff2 1429, 0.0, 0.0
 turnoff2 1428, 0.0, 0.0
 turnoff2 1427, 0.0, 0.0
 turnoff2 1426, 0.0, 0.0
 turnoff2 1425, 0.0, 0.0
 turnoff2 1424, 0.0, 0.0
 turnoff2 1423, 0.0, 0.0
 turnoff2 1422, 0.0, 0.0
 turnoff2 1421, 0.0, 0.0
 turnoff2 1420, 0.0, 0.0
 turnoff2 1419, 0.0, 0.0
 turnoff2 1418, 0.0, 0.0
 turnoff2 1417, 0.0, 0.0
 turnoff2 1416, 0.0, 0.0
 turnoff2 1415, 0.0, 0.0
 turnoff2 1414, 0.0, 0.0
 turnoff2 1413, 0.0, 0.0
 turnoff2 1412, 0.0, 0.0
 turnoff2 1411, 0.0, 0.0
 turnoff2 1410, 0.0, 0.0
 turnoff2 1409, 0.0, 0.0
 turnoff2 1408, 0.0, 0.0
 turnoff2 1407, 0.0, 0.0
 turnoff2 1406, 0.0, 0.0
 turnoff2 1405, 0.0, 0.0
 turnoff2 1404, 0.0, 0.0
 turnoff2 1403, 0.0, 0.0
 turnoff2 1402, 0.0, 0.0
 turnoff2 1401, 0.0, 0.0
 turnoff2 1400, 0.0, 0.0
 turnoff2 1399, 0.0, 0.0
 turnoff2 1398, 0.0, 0.0
 turnoff2 1397, 0.0, 0.0
 turnoff2 1396, 0.0, 0.0
 turnoff2 1395, 0.0, 0.0
 turnoff2 1394, 0.0, 0.0
 turnoff2 1393, 0.0, 0.0
 turnoff2 1392, 0.0, 0.0
 turnoff2 1391, 0.0, 0.0
 turnoff2 1390, 0.0, 0.0
 turnoff2 1389, 0.0, 0.0
 turnoff2 1388, 0.0, 0.0
 turnoff2 1387, 0.0, 0.0
 turnoff2 1386, 0.0, 0.0
 turnoff2 1385, 0.0, 0.0
 turnoff2 1384, 0.0, 0.0
 turnoff2 1383, 0.0, 0.0
 turnoff2 1382, 0.0, 0.0
 turnoff2 1381, 0.0, 0.0
 turnoff2 1380, 0.0, 0.0
 turnoff2 1379, 0.0, 0.0
 turnoff2 1378, 0.0, 0.0
 turnoff2 1377, 0.0, 0.0
 turnoff2 1376, 0.0, 0.0
 turnoff2 1375, 0.0, 0.0
 turnoff2 1374, 0.0, 0.0
 turnoff2 1373, 0.0, 0.0
 turnoff2 1372, 0.0, 0.0
 turnoff2 1371, 0.0, 0.0
 turnoff2 1370, 0.0, 0.0
 turnoff2 1369, 0.0, 0.0
 turnoff2 1368, 0.0, 0.0
 turnoff2 1367, 0.0, 0.0
 turnoff2 1366, 0.0, 0.0
 turnoff2 1365, 0.0, 0.0
 turnoff2 1364, 0.0, 0.0
 turnoff2 1363, 0.0, 0.0
 turnoff2 1362, 0.0, 0.0
 turnoff2 1361, 0.0, 0.0
 turnoff2 1360, 0.0, 0.0
 turnoff2 1359, 0.0, 0.0
 turnoff2 1358, 0.0, 0.0
 turnoff2 1357, 0.0, 0.0
 turnoff2 1356, 0.0, 0.0
 turnoff2 1355, 0.0, 0.0
 turnoff2 1354, 0.0, 0.0
 turnoff2 1353, 0.0, 0.0
 turnoff2 1352, 0.0, 0.0
 turnoff2 1351, 0.0, 0.0
 turnoff2 1350, 0.0, 0.0
 turnoff2 1349, 0.0, 0.0
 turnoff2 1348, 0.0, 0.0
 turnoff2 1347, 0.0, 0.0
 turnoff2 1346, 0.0, 0.0
 turnoff2 1345, 0.0, 0.0
 turnoff2 1344, 0.0, 0.0
 turnoff2 1343, 0.0, 0.0
 turnoff2 1342, 0.0, 0.0
 turnoff2 1341, 0.0, 0.0
 turnoff2 1340, 0.0, 0.0
 turnoff2 1339, 0.0, 0.0
 turnoff2 1338, 0.0, 0.0
 turnoff2 1337, 0.0, 0.0
 turnoff2 1336, 0.0, 0.0
 turnoff2 1335, 0.0, 0.0
 turnoff2 1334, 0.0, 0.0
 turnoff2 1333, 0.0, 0.0
 turnoff2 1332, 0.0, 0.0
 turnoff2 1331, 0.0, 0.0
 turnoff2 1330, 0.0, 0.0
 turnoff2 1329, 0.0, 0.0
 turnoff2 1328, 0.0, 0.0
 turnoff2 1327, 0.0, 0.0
 turnoff2 1326, 0.0, 0.0
 turnoff2 1325, 0.0, 0.0
 turnoff2 1324, 0.0, 0.0
 turnoff2 1323, 0.0, 0.0
 turnoff2 1322, 0.0, 0.0
 turnoff2 1321, 0.0, 0.0
 turnoff2 1320, 0.0, 0.0
 turnoff2 1319, 0.0, 0.0
 turnoff2 1318, 0.0, 0.0
 turnoff2 1317, 0.0, 0.0
 turnoff2 1316, 0.0, 0.0
 turnoff2 1315, 0.0, 0.0
 turnoff2 1314, 0.0, 0.0
 turnoff2 1313, 0.0, 0.0
 turnoff2 1312, 0.0, 0.0
 turnoff2 1311, 0.0, 0.0
 turnoff2 1310, 0.0, 0.0
 turnoff2 1309, 0.0, 0.0
 turnoff2 1308, 0.0, 0.0
 turnoff2 1307, 0.0, 0.0
 turnoff2 1306, 0.0, 0.0
 turnoff2 1305, 0.0, 0.0
 turnoff2 1304, 0.0, 0.0
 turnoff2 1303, 0.0, 0.0
 turnoff2 1302, 0.0, 0.0
 turnoff2 1301, 0.0, 0.0
 turnoff2 1300, 0.0, 0.0
 turnoff2 1299, 0.0, 0.0
 turnoff2 1298, 0.0, 0.0
 turnoff2 1297, 0.0, 0.0
 turnoff2 1296, 0.0, 0.0
 turnoff2 1295, 0.0, 0.0
 turnoff2 1294, 0.0, 0.0
 turnoff2 1293, 0.0, 0.0
 turnoff2 1292, 0.0, 0.0
 turnoff2 1291, 0.0, 0.0
 turnoff2 1290, 0.0, 0.0
 turnoff2 1289, 0.0, 0.0
 turnoff2 1288, 0.0, 0.0
 turnoff2 1287, 0.0, 0.0
 turnoff2 1286, 0.0, 0.0
 turnoff2 1285, 0.0, 0.0
 turnoff2 1284, 0.0, 0.0
 turnoff2 1283, 0.0, 0.0
 turnoff2 1282, 0.0, 0.0
 turnoff2 1281, 0.0, 0.0
 turnoff2 1280, 0.0, 0.0
 turnoff2 1279, 0.0, 0.0
 turnoff2 1278, 0.0, 0.0
 turnoff2 1277, 0.0, 0.0
 turnoff2 1276, 0.0, 0.0
 turnoff2 1275, 0.0, 0.0
 turnoff2 1274, 0.0, 0.0
 turnoff2 1273, 0.0, 0.0
 turnoff2 1272, 0.0, 0.0
 turnoff2 1271, 0.0, 0.0
 turnoff2 1270, 0.0, 0.0
 turnoff2 1269, 0.0, 0.0
 turnoff2 1268, 0.0, 0.0
 turnoff2 1267, 0.0, 0.0
 turnoff2 1266, 0.0, 0.0
 turnoff2 1265, 0.0, 0.0
 turnoff2 1264, 0.0, 0.0
 turnoff2 1263, 0.0, 0.0
 turnoff2 1262, 0.0, 0.0
 turnoff2 1261, 0.0, 0.0
 turnoff2 1260, 0.0, 0.0
 turnoff2 1259, 0.0, 0.0
 turnoff2 1258, 0.0, 0.0
 turnoff2 1257, 0.0, 0.0
 turnoff2 1256, 0.0, 0.0
 turnoff2 1255, 0.0, 0.0
 turnoff2 1254, 0.0, 0.0
 turnoff2 1253, 0.0, 0.0
 turnoff2 1252, 0.0, 0.0
 turnoff2 1251, 0.0, 0.0
 turnoff2 1250, 0.0, 0.0
 turnoff2 1249, 0.0, 0.0
 turnoff2 1248, 0.0, 0.0
 turnoff2 1247, 0.0, 0.0
 turnoff2 1246, 0.0, 0.0
 turnoff2 1245, 0.0, 0.0
 turnoff2 1244, 0.0, 0.0
 turnoff2 1243, 0.0, 0.0
 turnoff2 1242, 0.0, 0.0
 turnoff2 1241, 0.0, 0.0
 turnoff2 1240, 0.0, 0.0
 turnoff2 1239, 0.0, 0.0
 turnoff2 1238, 0.0, 0.0
 turnoff2 1237, 0.0, 0.0
 turnoff2 1236, 0.0, 0.0
 turnoff2 1235, 0.0, 0.0
 turnoff2 1234, 0.0, 0.0
 turnoff2 1233, 0.0, 0.0
 turnoff2 1232, 0.0, 0.0
 turnoff2 1231, 0.0, 0.0
 turnoff2 1230, 0.0, 0.0
 turnoff2 1229, 0.0, 0.0
 turnoff2 1228, 0.0, 0.0
 turnoff2 1227, 0.0, 0.0
 turnoff2 1226, 0.0, 0.0
 turnoff2 1225, 0.0, 0.0
 turnoff2 1224, 0.0, 0.0
 turnoff2 1223, 0.0, 0.0
 turnoff2 1222, 0.0, 0.0
 turnoff2 1221, 0.0, 0.0
 turnoff2 1220, 0.0, 0.0
 turnoff2 1219, 0.0, 0.0
 turnoff2 1218, 0.0, 0.0
 turnoff2 1217, 0.0, 0.0
 turnoff2 1216, 0.0, 0.0
 turnoff2 1215, 0.0, 0.0
 turnoff2 1214, 0.0, 0.0
 turnoff2 1213, 0.0, 0.0
 turnoff2 1212, 0.0, 0.0
 turnoff2 1211, 0.0, 0.0
 turnoff2 1210, 0.0, 0.0
 turnoff2 1209, 0.0, 0.0
 turnoff2 1208, 0.0, 0.0
 turnoff2 1207, 0.0, 0.0
 turnoff2 1206, 0.0, 0.0
 turnoff2 1205, 0.0, 0.0
 turnoff2 1204, 0.0, 0.0
 turnoff2 1203, 0.0, 0.0
 turnoff2 1202, 0.0, 0.0
 turnoff2 1201, 0.0, 0.0
 turnoff2 1200, 0.0, 0.0
 turnoff2 1199, 0.0, 0.0
 turnoff2 1198, 0.0, 0.0
 turnoff2 1197, 0.0, 0.0
 turnoff2 1196, 0.0, 0.0
 turnoff2 1195, 0.0, 0.0
 turnoff2 1194, 0.0, 0.0
 turnoff2 1193, 0.0, 0.0
 turnoff2 1192, 0.0, 0.0
 turnoff2 1191, 0.0, 0.0
 turnoff2 1190, 0.0, 0.0
 turnoff2 1189, 0.0, 0.0
 turnoff2 1188, 0.0, 0.0
 turnoff2 1187, 0.0, 0.0
 turnoff2 1186, 0.0, 0.0
 turnoff2 1185, 0.0, 0.0
 turnoff2 1184, 0.0, 0.0
 turnoff2 1183, 0.0, 0.0
 turnoff2 1182, 0.0, 0.0
 turnoff2 1181, 0.0, 0.0
 turnoff2 1180, 0.0, 0.0
 turnoff2 1179, 0.0, 0.0
 turnoff2 1178, 0.0, 0.0
 turnoff2 1177, 0.0, 0.0
 turnoff2 1176, 0.0, 0.0
 turnoff2 1175, 0.0, 0.0
 turnoff2 1174, 0.0, 0.0
 turnoff2 1173, 0.0, 0.0
 turnoff2 1172, 0.0, 0.0
 turnoff2 1171, 0.0, 0.0
 turnoff2 1170, 0.0, 0.0
 turnoff2 1169, 0.0, 0.0
 turnoff2 1168, 0.0, 0.0
 turnoff2 1167, 0.0, 0.0
 turnoff2 1166, 0.0, 0.0
 turnoff2 1165, 0.0, 0.0
 turnoff2 1164, 0.0, 0.0
 turnoff2 1163, 0.0, 0.0
 turnoff2 1162, 0.0, 0.0
 turnoff2 1161, 0.0, 0.0
 turnoff2 1160, 0.0, 0.0
 turnoff2 1159, 0.0, 0.0
 turnoff2 1158, 0.0, 0.0
 turnoff2 1157, 0.0, 0.0
 turnoff2 1156, 0.0, 0.0
 turnoff2 1155, 0.0, 0.0
 turnoff2 1154, 0.0, 0.0
 turnoff2 1153, 0.0, 0.0
 turnoff2 1152, 0.0, 0.0
 turnoff2 1151, 0.0, 0.0
 turnoff2 1150, 0.0, 0.0
 turnoff2 1149, 0.0, 0.0
 turnoff2 1148, 0.0, 0.0
 turnoff2 1147, 0.0, 0.0
 turnoff2 1146, 0.0, 0.0
 turnoff2 1145, 0.0, 0.0
 turnoff2 1144, 0.0, 0.0
 turnoff2 1143, 0.0, 0.0
 turnoff2 1142, 0.0, 0.0
 turnoff2 1141, 0.0, 0.0
 turnoff2 1140, 0.0, 0.0
 turnoff2 1139, 0.0, 0.0
 turnoff2 1138, 0.0, 0.0
 turnoff2 1137, 0.0, 0.0
 turnoff2 1136, 0.0, 0.0
 turnoff2 1135, 0.0, 0.0
 turnoff2 1134, 0.0, 0.0
 turnoff2 1133, 0.0, 0.0
 turnoff2 1132, 0.0, 0.0
 turnoff2 1131, 0.0, 0.0
 turnoff2 1130, 0.0, 0.0
 turnoff2 1129, 0.0, 0.0
 turnoff2 1128, 0.0, 0.0
 turnoff2 1127, 0.0, 0.0
 turnoff2 1126, 0.0, 0.0
 turnoff2 1125, 0.0, 0.0
 turnoff2 1124, 0.0, 0.0
 turnoff2 1123, 0.0, 0.0
 turnoff2 1122, 0.0, 0.0
 turnoff2 1121, 0.0, 0.0
 turnoff2 1120, 0.0, 0.0
 turnoff2 1119, 0.0, 0.0
 turnoff2 1118, 0.0, 0.0
 turnoff2 1117, 0.0, 0.0
 turnoff2 1116, 0.0, 0.0
 turnoff2 1115, 0.0, 0.0
 turnoff2 1114, 0.0, 0.0
 turnoff2 1113, 0.0, 0.0
 turnoff2 1112, 0.0, 0.0
 turnoff2 1111, 0.0, 0.0
 turnoff2 1110, 0.0, 0.0
 turnoff2 1109, 0.0, 0.0
 turnoff2 1108, 0.0, 0.0
 turnoff2 1107, 0.0, 0.0
 turnoff2 1106, 0.0, 0.0
 turnoff2 1105, 0.0, 0.0
 turnoff2 1104, 0.0, 0.0
 turnoff2 1103, 0.0, 0.0
 turnoff2 1102, 0.0, 0.0
 turnoff2 1101, 0.0, 0.0
 turnoff2 1100, 0.0, 0.0
 turnoff2 1099, 0.0, 0.0
 turnoff2 1098, 0.0, 0.0
 turnoff2 1097, 0.0, 0.0
 turnoff2 1096, 0.0, 0.0
 turnoff2 1095, 0.0, 0.0
 turnoff2 1094, 0.0, 0.0
 turnoff2 1093, 0.0, 0.0
 turnoff2 1092, 0.0, 0.0
 turnoff2 1091, 0.0, 0.0
 turnoff2 1090, 0.0, 0.0
 turnoff2 1089, 0.0, 0.0
 turnoff2 1088, 0.0, 0.0
 turnoff2 1087, 0.0, 0.0
 turnoff2 1086, 0.0, 0.0
 turnoff2 1085, 0.0, 0.0
 turnoff2 1084, 0.0, 0.0
 turnoff2 1083, 0.0, 0.0
 turnoff2 1082, 0.0, 0.0
 turnoff2 1081, 0.0, 0.0
 turnoff2 1080, 0.0, 0.0
 turnoff2 1079, 0.0, 0.0
 turnoff2 1078, 0.0, 0.0
 turnoff2 1077, 0.0, 0.0
 turnoff2 1076, 0.0, 0.0
 turnoff2 1075, 0.0, 0.0
 turnoff2 1074, 0.0, 0.0
 turnoff2 1073, 0.0, 0.0
 turnoff2 1072, 0.0, 0.0
 turnoff2 1071, 0.0, 0.0
 turnoff2 1070, 0.0, 0.0
 turnoff2 1069, 0.0, 0.0
 turnoff2 1068, 0.0, 0.0
 turnoff2 1067, 0.0, 0.0
 turnoff2 1066, 0.0, 0.0
 turnoff2 1065, 0.0, 0.0
 turnoff2 1064, 0.0, 0.0
 turnoff2 1063, 0.0, 0.0
 turnoff2 1062, 0.0, 0.0
 turnoff2 1061, 0.0, 0.0
 turnoff2 1060, 0.0, 0.0
 turnoff2 1059, 0.0, 0.0
 turnoff2 1058, 0.0, 0.0
 turnoff2 1057, 0.0, 0.0
 turnoff2 1056, 0.0, 0.0
 turnoff2 1055, 0.0, 0.0
 turnoff2 1054, 0.0, 0.0
 turnoff2 1053, 0.0, 0.0
 turnoff2 1052, 0.0, 0.0
 turnoff2 1051, 0.0, 0.0
 turnoff2 1050, 0.0, 0.0
 turnoff2 1049, 0.0, 0.0
 turnoff2 1048, 0.0, 0.0
 turnoff2 1047, 0.0, 0.0
 turnoff2 1046, 0.0, 0.0
 turnoff2 1045, 0.0, 0.0
 turnoff2 1044, 0.0, 0.0
 turnoff2 1043, 0.0, 0.0
 turnoff2 1042, 0.0, 0.0
 turnoff2 1041, 0.0, 0.0
 turnoff2 1040, 0.0, 0.0
 turnoff2 1039, 0.0, 0.0
 turnoff2 1038, 0.0, 0.0
 turnoff2 1037, 0.0, 0.0
 turnoff2 1036, 0.0, 0.0
 turnoff2 1035, 0.0, 0.0
 turnoff2 1034, 0.0, 0.0
 turnoff2 1033, 0.0, 0.0
 turnoff2 1032, 0.0, 0.0
 turnoff2 1031, 0.0, 0.0
 turnoff2 1030, 0.0, 0.0
 turnoff2 1029, 0.0, 0.0
 turnoff2 1028, 0.0, 0.0
 turnoff2 1027, 0.0, 0.0
 turnoff2 1026, 0.0, 0.0
 turnoff2 1025, 0.0, 0.0
 turnoff2 1024, 0.0, 0.0
 turnoff2 1023, 0.0, 0.0
 turnoff2 1022, 0.0, 0.0
 turnoff2 1021, 0.0, 0.0
 turnoff2 1020, 0.0, 0.0
 turnoff2 1019, 0.0, 0.0
 turnoff2 1018, 0.0, 0.0
 turnoff2 1017, 0.0, 0.0
 turnoff2 1016, 0.0, 0.0
 turnoff2 1015, 0.0, 0.0
 turnoff2 1014, 0.0, 0.0
 turnoff2 1013, 0.0, 0.0
 turnoff2 1012, 0.0, 0.0
 turnoff2 1011, 0.0, 0.0
 turnoff2 1010, 0.0, 0.0
 turnoff2 1009, 0.0, 0.0
 turnoff2 1008, 0.0, 0.0
 turnoff2 1007, 0.0, 0.0
 turnoff2 1006, 0.0, 0.0
 turnoff2 1005, 0.0, 0.0
 turnoff2 1004, 0.0, 0.0
 turnoff2 1003, 0.0, 0.0
 turnoff2 1002, 0.0, 0.0
 turnoff2 1001, 0.0, 0.0
 turnoff2 1000, 0.0, 0.0
 turnoff2 999, 0.0, 0.0
 turnoff2 998, 0.0, 0.0
 turnoff2 997, 0.0, 0.0
 turnoff2 996, 0.0, 0.0
 turnoff2 995, 0.0, 0.0
 turnoff2 994, 0.0, 0.0
 turnoff2 993, 0.0, 0.0
 turnoff2 992, 0.0, 0.0
 turnoff2 991, 0.0, 0.0
 turnoff2 990, 0.0, 0.0
 turnoff2 989, 0.0, 0.0
 turnoff2 988, 0.0, 0.0
 turnoff2 987, 0.0, 0.0
 turnoff2 986, 0.0, 0.0
 turnoff2 985, 0.0, 0.0
 turnoff2 984, 0.0, 0.0
 turnoff2 983, 0.0, 0.0
 turnoff2 982, 0.0, 0.0
 turnoff2 981, 0.0, 0.0
 turnoff2 980, 0.0, 0.0
 turnoff2 979, 0.0, 0.0
 turnoff2 978, 0.0, 0.0
 turnoff2 977, 0.0, 0.0
 turnoff2 976, 0.0, 0.0
 turnoff2 975, 0.0, 0.0
 turnoff2 974, 0.0, 0.0
 turnoff2 973, 0.0, 0.0
 turnoff2 972, 0.0, 0.0
 turnoff2 971, 0.0, 0.0
 turnoff2 970, 0.0, 0.0
 turnoff2 969, 0.0, 0.0
 turnoff2 968, 0.0, 0.0
 turnoff2 967, 0.0, 0.0
 turnoff2 966, 0.0, 0.0
 turnoff2 965, 0.0, 0.0
 turnoff2 964, 0.0, 0.0
 turnoff2 963, 0.0, 0.0
 turnoff2 962, 0.0, 0.0
 turnoff2 961, 0.0, 0.0
 turnoff2 960, 0.0, 0.0
 turnoff2 959, 0.0, 0.0
 turnoff2 958, 0.0, 0.0
 turnoff2 957, 0.0, 0.0
 turnoff2 956, 0.0, 0.0
 turnoff2 955, 0.0, 0.0
 turnoff2 954, 0.0, 0.0
 turnoff2 953, 0.0, 0.0
 turnoff2 952, 0.0, 0.0
 turnoff2 951, 0.0, 0.0
 turnoff2 950, 0.0, 0.0
 turnoff2 949, 0.0, 0.0
 turnoff2 948, 0.0, 0.0
 turnoff2 947, 0.0, 0.0
 turnoff2 946, 0.0, 0.0
 turnoff2 945, 0.0, 0.0
 turnoff2 944, 0.0, 0.0
 turnoff2 943, 0.0, 0.0
 turnoff2 942, 0.0, 0.0
 turnoff2 941, 0.0, 0.0
 turnoff2 940, 0.0, 0.0
 turnoff2 939, 0.0, 0.0
 turnoff2 938, 0.0, 0.0
 turnoff2 937, 0.0, 0.0
 turnoff2 936, 0.0, 0.0
 turnoff2 935, 0.0, 0.0
 turnoff2 934, 0.0, 0.0
 turnoff2 933, 0.0, 0.0
 turnoff2 932, 0.0, 0.0
 turnoff2 931, 0.0, 0.0
 turnoff2 930, 0.0, 0.0
 turnoff2 929, 0.0, 0.0
 turnoff2 928, 0.0, 0.0
 turnoff2 927, 0.0, 0.0
 turnoff2 926, 0.0, 0.0
 turnoff2 925, 0.0, 0.0
 turnoff2 924, 0.0, 0.0
 turnoff2 923, 0.0, 0.0
 turnoff2 922, 0.0, 0.0
 turnoff2 921, 0.0, 0.0
 turnoff2 920, 0.0, 0.0
 turnoff2 919, 0.0, 0.0
 turnoff2 918, 0.0, 0.0
 turnoff2 917, 0.0, 0.0
 turnoff2 916, 0.0, 0.0
 turnoff2 915, 0.0, 0.0
 turnoff2 914, 0.0, 0.0
 turnoff2 913, 0.0, 0.0
 turnoff2 912, 0.0, 0.0
 turnoff2 911, 0.0, 0.0
 turnoff2 910, 0.0, 0.0
 turnoff2 909, 0.0, 0.0
 turnoff2 908, 0.0, 0.0
 turnoff2 907, 0.0, 0.0
 turnoff2 906, 0.0, 0.0
 turnoff2 905, 0.0, 0.0
 turnoff2 904, 0.0, 0.0
 turnoff2 903, 0.0, 0.0
 turnoff2 902, 0.0, 0.0
 turnoff2 901, 0.0, 0.0
 turnoff2 900, 0.0, 0.0
 turnoff2 899, 0.0, 0.0
 turnoff2 898, 0.0, 0.0
 turnoff2 897, 0.0, 0.0
 turnoff2 896, 0.0, 0.0
 turnoff2 895, 0.0, 0.0
 turnoff2 894, 0.0, 0.0
 turnoff2 893, 0.0, 0.0
 turnoff2 892, 0.0, 0.0
 turnoff2 891, 0.0, 0.0
 turnoff2 890, 0.0, 0.0
 turnoff2 889, 0.0, 0.0
 turnoff2 888, 0.0, 0.0
 turnoff2 887, 0.0, 0.0
 turnoff2 886, 0.0, 0.0
 turnoff2 885, 0.0, 0.0
 turnoff2 884, 0.0, 0.0
 turnoff2 883, 0.0, 0.0
 turnoff2 882, 0.0, 0.0
 turnoff2 881, 0.0, 0.0
 turnoff2 880, 0.0, 0.0
 turnoff2 879, 0.0, 0.0
 turnoff2 878, 0.0, 0.0
 turnoff2 877, 0.0, 0.0
 turnoff2 876, 0.0, 0.0
 turnoff2 875, 0.0, 0.0
 turnoff2 874, 0.0, 0.0
 turnoff2 873, 0.0, 0.0
 turnoff2 872, 0.0, 0.0
 turnoff2 871, 0.0, 0.0
 turnoff2 870, 0.0, 0.0
 turnoff2 869, 0.0, 0.0
 turnoff2 868, 0.0, 0.0
 turnoff2 867, 0.0, 0.0
 turnoff2 866, 0.0, 0.0
 turnoff2 865, 0.0, 0.0
 turnoff2 864, 0.0, 0.0
 turnoff2 863, 0.0, 0.0
 turnoff2 862, 0.0, 0.0
 turnoff2 861, 0.0, 0.0
 turnoff2 860, 0.0, 0.0
 turnoff2 859, 0.0, 0.0
 turnoff2 858, 0.0, 0.0
 turnoff2 857, 0.0, 0.0
 turnoff2 856, 0.0, 0.0
 turnoff2 855, 0.0, 0.0
 turnoff2 854, 0.0, 0.0
 turnoff2 853, 0.0, 0.0
 turnoff2 852, 0.0, 0.0
 turnoff2 851, 0.0, 0.0
 turnoff2 850, 0.0, 0.0
 turnoff2 849, 0.0, 0.0
 turnoff2 848, 0.0, 0.0
 turnoff2 847, 0.0, 0.0
 turnoff2 846, 0.0, 0.0
 turnoff2 845, 0.0, 0.0
 turnoff2 844, 0.0, 0.0
 turnoff2 843, 0.0, 0.0
 turnoff2 842, 0.0, 0.0
 turnoff2 841, 0.0, 0.0
 turnoff2 840, 0.0, 0.0
 turnoff2 839, 0.0, 0.0
 turnoff2 838, 0.0, 0.0
 turnoff2 837, 0.0, 0.0
 turnoff2 836, 0.0, 0.0
 turnoff2 835, 0.0, 0.0
 turnoff2 834, 0.0, 0.0
 turnoff2 833, 0.0, 0.0
 turnoff2 832, 0.0, 0.0
 turnoff2 831, 0.0, 0.0
 turnoff2 830, 0.0, 0.0
 turnoff2 829, 0.0, 0.0
 turnoff2 828, 0.0, 0.0
 turnoff2 827, 0.0, 0.0
 turnoff2 826, 0.0, 0.0
 turnoff2 825, 0.0, 0.0
 turnoff2 824, 0.0, 0.0
 turnoff2 823, 0.0, 0.0
 turnoff2 822, 0.0, 0.0
 turnoff2 821, 0.0, 0.0
 turnoff2 820, 0.0, 0.0
 turnoff2 819, 0.0, 0.0
 turnoff2 818, 0.0, 0.0
 turnoff2 817, 0.0, 0.0
 turnoff2 816, 0.0, 0.0
 turnoff2 815, 0.0, 0.0
 turnoff2 814, 0.0, 0.0
 turnoff2 813, 0.0, 0.0
 turnoff2 812, 0.0, 0.0
 turnoff2 811, 0.0, 0.0
 turnoff2 810, 0.0, 0.0
 turnoff2 809, 0.0, 0.0
 turnoff2 808, 0.0, 0.0
 turnoff2 807, 0.0, 0.0
 turnoff2 806, 0.0, 0.0
 turnoff2 805, 0.0, 0.0
 turnoff2 804, 0.0, 0.0
 turnoff2 803, 0.0, 0.0
 turnoff2 802, 0.0, 0.0
 turnoff2 801, 0.0, 0.0
 turnoff2 800, 0.0, 0.0
 turnoff2 799, 0.0, 0.0
 turnoff2 798, 0.0, 0.0
 turnoff2 797, 0.0, 0.0
 turnoff2 796, 0.0, 0.0
 turnoff2 795, 0.0, 0.0
 turnoff2 794, 0.0, 0.0
 turnoff2 793, 0.0, 0.0
 turnoff2 792, 0.0, 0.0
 turnoff2 791, 0.0, 0.0
 turnoff2 790, 0.0, 0.0
 turnoff2 789, 0.0, 0.0
 turnoff2 788, 0.0, 0.0
 turnoff2 787, 0.0, 0.0
 turnoff2 786, 0.0, 0.0
 turnoff2 785, 0.0, 0.0
 turnoff2 784, 0.0, 0.0
 turnoff2 783, 0.0, 0.0
 turnoff2 782, 0.0, 0.0
 turnoff2 781, 0.0, 0.0
 turnoff2 780, 0.0, 0.0
 turnoff2 779, 0.0, 0.0
 turnoff2 778, 0.0, 0.0
 turnoff2 777, 0.0, 0.0
 turnoff2 776, 0.0, 0.0
 turnoff2 775, 0.0, 0.0
 turnoff2 774, 0.0, 0.0
 turnoff2 773, 0.0, 0.0
 turnoff2 772, 0.0, 0.0
 turnoff2 771, 0.0, 0.0
 turnoff2 770, 0.0, 0.0
 turnoff2 769, 0.0, 0.0
 turnoff2 768, 0.0, 0.0
 turnoff2 767, 0.0, 0.0
 turnoff2 766, 0.0, 0.0
 turnoff2 765, 0.0, 0.0
 turnoff2 764, 0.0, 0.0
 turnoff2 763, 0.0, 0.0
 turnoff2 762, 0.0, 0.0
 turnoff2 761, 0.0, 0.0
 turnoff2 760, 0.0, 0.0
 turnoff2 759, 0.0, 0.0
 turnoff2 758, 0.0, 0.0
 turnoff2 757, 0.0, 0.0
 turnoff2 756, 0.0, 0.0
 turnoff2 755, 0.0, 0.0
 turnoff2 754, 0.0, 0.0
 turnoff2 753, 0.0, 0.0
 turnoff2 752, 0.0, 0.0
 turnoff2 751, 0.0, 0.0
 turnoff2 750, 0.0, 0.0
 turnoff2 749, 0.0, 0.0
 turnoff2 748, 0.0, 0.0
 turnoff2 747, 0.0, 0.0
 turnoff2 746, 0.0, 0.0
 turnoff2 745, 0.0, 0.0
 turnoff2 744, 0.0, 0.0
 turnoff2 743, 0.0, 0.0
 turnoff2 742, 0.0, 0.0
 turnoff2 741, 0.0, 0.0
 turnoff2 740, 0.0, 0.0
 turnoff2 739, 0.0, 0.0
 turnoff2 738, 0.0, 0.0
 turnoff2 737, 0.0, 0.0
 turnoff2 736, 0.0, 0.0
 turnoff2 735, 0.0, 0.0
 turnoff2 734, 0.0, 0.0
 turnoff2 733, 0.0, 0.0
 turnoff2 732, 0.0, 0.0
 turnoff2 731, 0.0, 0.0
 turnoff2 730, 0.0, 0.0
 turnoff2 729, 0.0, 0.0
 turnoff2 728, 0.0, 0.0
 turnoff2 727, 0.0, 0.0
 turnoff2 726, 0.0, 0.0
 turnoff2 725, 0.0, 0.0
 turnoff2 724, 0.0, 0.0
 turnoff2 723, 0.0, 0.0
 turnoff2 722, 0.0, 0.0
 turnoff2 721, 0.0, 0.0
 turnoff2 720, 0.0, 0.0
 turnoff2 719, 0.0, 0.0
 turnoff2 718, 0.0, 0.0
 turnoff2 717, 0.0, 0.0
 turnoff2 716, 0.0, 0.0
 turnoff2 715, 0.0, 0.0
 turnoff2 714, 0.0, 0.0
 turnoff2 713, 0.0, 0.0
 turnoff2 712, 0.0, 0.0
 turnoff2 711, 0.0, 0.0
 turnoff2 710, 0.0, 0.0
 turnoff2 709, 0.0, 0.0
 turnoff2 708, 0.0, 0.0
 turnoff2 707, 0.0, 0.0
 turnoff2 706, 0.0, 0.0
 turnoff2 705, 0.0, 0.0
 turnoff2 704, 0.0, 0.0
 turnoff2 703, 0.0, 0.0
 turnoff2 702, 0.0, 0.0
 turnoff2 701, 0.0, 0.0
 turnoff2 700, 0.0, 0.0
 turnoff2 699, 0.0, 0.0
 turnoff2 698, 0.0, 0.0
 turnoff2 697, 0.0, 0.0
 turnoff2 696, 0.0, 0.0
 turnoff2 695, 0.0, 0.0
 turnoff2 694, 0.0, 0.0
 turnoff2 693, 0.0, 0.0
 turnoff2 692, 0.0, 0.0
 turnoff2 691, 0.0, 0.0
 turnoff2 690, 0.0, 0.0
 turnoff2 689, 0.0, 0.0
 turnoff2 688, 0.0, 0.0
 turnoff2 687, 0.0, 0.0
 turnoff2 686, 0.0, 0.0
 turnoff2 685, 0.0, 0.0
 turnoff2 684, 0.0, 0.0
 turnoff2 683, 0.0, 0.0
 turnoff2 682, 0.0, 0.0
 turnoff2 681, 0.0, 0.0
 turnoff2 680, 0.0, 0.0
 turnoff2 679, 0.0, 0.0
 turnoff2 678, 0.0, 0.0
 turnoff2 677, 0.0, 0.0
 turnoff2 676, 0.0, 0.0
 turnoff2 675, 0.0, 0.0
 turnoff2 674, 0.0, 0.0
 turnoff2 673, 0.0, 0.0
 turnoff2 672, 0.0, 0.0
 turnoff2 671, 0.0, 0.0
 turnoff2 670, 0.0, 0.0
 turnoff2 669, 0.0, 0.0
 turnoff2 668, 0.0, 0.0
 turnoff2 667, 0.0, 0.0
 turnoff2 666, 0.0, 0.0
 turnoff2 665, 0.0, 0.0
 turnoff2 664, 0.0, 0.0
 turnoff2 663, 0.0, 0.0
 turnoff2 662, 0.0, 0.0
 turnoff2 661, 0.0, 0.0
 turnoff2 660, 0.0, 0.0
 turnoff2 659, 0.0, 0.0
 turnoff2 658, 0.0, 0.0
 turnoff2 657, 0.0, 0.0
 turnoff2 656, 0.0, 0.0
 turnoff2 655, 0.0, 0.0
 turnoff2 654, 0.0, 0.0
 turnoff2 653, 0.0, 0.0
 turnoff2 652, 0.0, 0.0
 turnoff2 651, 0.0, 0.0
 turnoff2 650, 0.0, 0.0
 turnoff2 649, 0.0, 0.0
 turnoff2 648, 0.0, 0.0
 turnoff2 647, 0.0, 0.0
 turnoff2 646, 0.0, 0.0
 turnoff2 645, 0.0, 0.0
 turnoff2 644, 0.0, 0.0
 turnoff2 643, 0.0, 0.0
 turnoff2 642, 0.0, 0.0
 turnoff2 641, 0.0, 0.0
 turnoff2 640, 0.0, 0.0
 turnoff2 639, 0.0, 0.0
 turnoff2 638, 0.0, 0.0
 turnoff2 637, 0.0, 0.0
 turnoff2 636, 0.0, 0.0
 turnoff2 635, 0.0, 0.0
 turnoff2 634, 0.0, 0.0
 turnoff2 633, 0.0, 0.0
 turnoff2 632, 0.0, 0.0
 turnoff2 631, 0.0, 0.0
 turnoff2 630, 0.0, 0.0
 turnoff2 629, 0.0, 0.0
 turnoff2 628, 0.0, 0.0
 turnoff2 627, 0.0, 0.0
 turnoff2 626, 0.0, 0.0
 turnoff2 625, 0.0, 0.0
 turnoff2 624, 0.0, 0.0
 turnoff2 623, 0.0, 0.0
 turnoff2 622, 0.0, 0.0
 turnoff2 621, 0.0, 0.0
 turnoff2 620, 0.0, 0.0
 turnoff2 619, 0.0, 0.0
 turnoff2 618, 0.0, 0.0
 turnoff2 617, 0.0, 0.0
 turnoff2 616, 0.0, 0.0
 turnoff2 615, 0.0, 0.0
 turnoff2 614, 0.0, 0.0
 turnoff2 613, 0.0, 0.0
 turnoff2 612, 0.0, 0.0
 turnoff2 611, 0.0, 0.0
 turnoff2 610, 0.0, 0.0
 turnoff2 609, 0.0, 0.0
 turnoff2 608, 0.0, 0.0
 turnoff2 607, 0.0, 0.0
 turnoff2 606, 0.0, 0.0
 turnoff2 605, 0.0, 0.0
 turnoff2 604, 0.0, 0.0
 turnoff2 603, 0.0, 0.0
 turnoff2 602, 0.0, 0.0
 turnoff2 601, 0.0, 0.0
 turnoff2 600, 0.0, 0.0
 turnoff2 599, 0.0, 0.0
 turnoff2 598, 0.0, 0.0
 turnoff2 597, 0.0, 0.0
 turnoff2 596, 0.0, 0.0
 turnoff2 595, 0.0, 0.0
 turnoff2 594, 0.0, 0.0
 turnoff2 593, 0.0, 0.0
 turnoff2 592, 0.0, 0.0
 turnoff2 591, 0.0, 0.0
 turnoff2 590, 0.0, 0.0
 turnoff2 589, 0.0, 0.0
 turnoff2 588, 0.0, 0.0
 turnoff2 587, 0.0, 0.0
 turnoff2 586, 0.0, 0.0
 turnoff2 585, 0.0, 0.0
 turnoff2 584, 0.0, 0.0
 turnoff2 583, 0.0, 0.0
 turnoff2 582, 0.0, 0.0
 turnoff2 581, 0.0, 0.0
 turnoff2 580, 0.0, 0.0
 turnoff2 579, 0.0, 0.0
 turnoff2 578, 0.0, 0.0
 turnoff2 577, 0.0, 0.0
 turnoff2 576, 0.0, 0.0
 turnoff2 575, 0.0, 0.0
 turnoff2 574, 0.0, 0.0
 turnoff2 573, 0.0, 0.0
 turnoff2 572, 0.0, 0.0
 turnoff2 571, 0.0, 0.0
 turnoff2 570, 0.0, 0.0
 turnoff2 569, 0.0, 0.0
 turnoff2 568, 0.0, 0.0
 turnoff2 567, 0.0, 0.0
 turnoff2 566, 0.0, 0.0
 turnoff2 565, 0.0, 0.0
 turnoff2 564, 0.0, 0.0
 turnoff2 563, 0.0, 0.0
 turnoff2 562, 0.0, 0.0
 turnoff2 561, 0.0, 0.0
 turnoff2 560, 0.0, 0.0
 turnoff2 559, 0.0, 0.0
 turnoff2 558, 0.0, 0.0
 turnoff2 557, 0.0, 0.0
 turnoff2 556, 0.0, 0.0
 turnoff2 555, 0.0, 0.0
 turnoff2 554, 0.0, 0.0
 turnoff2 553, 0.0, 0.0
 turnoff2 552, 0.0, 0.0
 turnoff2 551, 0.0, 0.0
 turnoff2 550, 0.0, 0.0
 turnoff2 549, 0.0, 0.0
 turnoff2 548, 0.0, 0.0
 turnoff2 547, 0.0, 0.0
 turnoff2 546, 0.0, 0.0
 turnoff2 545, 0.0, 0.0
 turnoff2 544, 0.0, 0.0
 turnoff2 543, 0.0, 0.0
 turnoff2 542, 0.0, 0.0
 turnoff2 541, 0.0, 0.0
 turnoff2 540, 0.0, 0.0
 turnoff2 539, 0.0, 0.0
 turnoff2 538, 0.0, 0.0
 turnoff2 537, 0.0, 0.0
 turnoff2 536, 0.0, 0.0
 turnoff2 535, 0.0, 0.0
 turnoff2 534, 0.0, 0.0
 turnoff2 533, 0.0, 0.0
 turnoff2 532, 0.0, 0.0
 turnoff2 531, 0.0, 0.0
 turnoff2 530, 0.0, 0.0
 turnoff2 529, 0.0, 0.0
 turnoff2 528, 0.0, 0.0
 turnoff2 527, 0.0, 0.0
 turnoff2 526, 0.0, 0.0
 turnoff2 525, 0.0, 0.0
 turnoff2 524, 0.0, 0.0
 turnoff2 523, 0.0, 0.0
 turnoff2 522, 0.0, 0.0
 turnoff2 521, 0.0, 0.0
 turnoff2 520, 0.0, 0.0
 turnoff2 519, 0.0, 0.0
 turnoff2 518, 0.0, 0.0
 turnoff2 517, 0.0, 0.0
 turnoff2 516, 0.0, 0.0
 turnoff2 515, 0.0, 0.0
 turnoff2 514, 0.0, 0.0
 turnoff2 513, 0.0, 0.0
 turnoff2 512, 0.0, 0.0
 turnoff2 511, 0.0, 0.0
 turnoff2 510, 0.0, 0.0
 turnoff2 509, 0.0, 0.0
 turnoff2 508, 0.0, 0.0
 turnoff2 507, 0.0, 0.0
 turnoff2 506, 0.0, 0.0
 turnoff2 505, 0.0, 0.0
 turnoff2 504, 0.0, 0.0
 turnoff2 503, 0.0, 0.0
 turnoff2 502, 0.0, 0.0
 turnoff2 501, 0.0, 0.0
 turnoff2 500, 0.0, 0.0
 turnoff2 499, 0.0, 0.0
 turnoff2 498, 0.0, 0.0
 turnoff2 497, 0.0, 0.0
 turnoff2 496, 0.0, 0.0
 turnoff2 495, 0.0, 0.0
 turnoff2 494, 0.0, 0.0
 turnoff2 493, 0.0, 0.0
 turnoff2 492, 0.0, 0.0
 turnoff2 491, 0.0, 0.0
 turnoff2 490, 0.0, 0.0
 turnoff2 489, 0.0, 0.0
 turnoff2 488, 0.0, 0.0
 turnoff2 487, 0.0, 0.0
 turnoff2 486, 0.0, 0.0
 turnoff2 485, 0.0, 0.0
 turnoff2 484, 0.0, 0.0
 turnoff2 483, 0.0, 0.0
 turnoff2 482, 0.0, 0.0
 turnoff2 481, 0.0, 0.0
 turnoff2 480, 0.0, 0.0
 turnoff2 479, 0.0, 0.0
 turnoff2 478, 0.0, 0.0
 turnoff2 477, 0.0, 0.0
 turnoff2 476, 0.0, 0.0
 turnoff2 475, 0.0, 0.0
 turnoff2 474, 0.0, 0.0
 turnoff2 473, 0.0, 0.0
 turnoff2 472, 0.0, 0.0
 turnoff2 471, 0.0, 0.0
 turnoff2 470, 0.0, 0.0
 turnoff2 469, 0.0, 0.0
 turnoff2 468, 0.0, 0.0
 turnoff2 467, 0.0, 0.0
 turnoff2 466, 0.0, 0.0
 turnoff2 465, 0.0, 0.0
 turnoff2 464, 0.0, 0.0
 turnoff2 463, 0.0, 0.0
 turnoff2 462, 0.0, 0.0
 turnoff2 461, 0.0, 0.0
 turnoff2 460, 0.0, 0.0
 turnoff2 459, 0.0, 0.0
 turnoff2 458, 0.0, 0.0
 turnoff2 457, 0.0, 0.0
 turnoff2 456, 0.0, 0.0
 turnoff2 455, 0.0, 0.0
 turnoff2 454, 0.0, 0.0
 turnoff2 453, 0.0, 0.0
 turnoff2 452, 0.0, 0.0
 turnoff2 451, 0.0, 0.0
 turnoff2 450, 0.0, 0.0
 turnoff2 449, 0.0, 0.0
 turnoff2 448, 0.0, 0.0
 turnoff2 447, 0.0, 0.0
 turnoff2 446, 0.0, 0.0
 turnoff2 445, 0.0, 0.0
 turnoff2 444, 0.0, 0.0
 turnoff2 443, 0.0, 0.0
 turnoff2 442, 0.0, 0.0
 turnoff2 441, 0.0, 0.0
 turnoff2 440, 0.0, 0.0
 turnoff2 439, 0.0, 0.0
 turnoff2 438, 0.0, 0.0
 turnoff2 437, 0.0, 0.0
 turnoff2 436, 0.0, 0.0
 turnoff2 435, 0.0, 0.0
 turnoff2 434, 0.0, 0.0
 turnoff2 433, 0.0, 0.0
 turnoff2 432, 0.0, 0.0
 turnoff2 431, 0.0, 0.0
 turnoff2 430, 0.0, 0.0
 turnoff2 429, 0.0, 0.0
 turnoff2 428, 0.0, 0.0
 turnoff2 427, 0.0, 0.0
 turnoff2 426, 0.0, 0.0
 turnoff2 425, 0.0, 0.0
 turnoff2 424, 0.0, 0.0
 turnoff2 423, 0.0, 0.0
 turnoff2 422, 0.0, 0.0
 turnoff2 421, 0.0, 0.0
 turnoff2 420, 0.0, 0.0
 turnoff2 419, 0.0, 0.0
 turnoff2 418, 0.0, 0.0
 turnoff2 417, 0.0, 0.0
 turnoff2 416, 0.0, 0.0
 turnoff2 415, 0.0, 0.0
 turnoff2 414, 0.0, 0.0
 turnoff2 413, 0.0, 0.0
 turnoff2 412, 0.0, 0.0
 turnoff2 411, 0.0, 0.0
 turnoff2 410, 0.0, 0.0
 turnoff2 409, 0.0, 0.0
 turnoff2 408, 0.0, 0.0
 turnoff2 407, 0.0, 0.0
 turnoff2 406, 0.0, 0.0
 turnoff2 405, 0.0, 0.0
 turnoff2 404, 0.0, 0.0
 turnoff2 403, 0.0, 0.0
 turnoff2 402, 0.0, 0.0
 turnoff2 401, 0.0, 0.0
 turnoff2 400, 0.0, 0.0
 turnoff2 399, 0.0, 0.0
 turnoff2 398, 0.0, 0.0
 turnoff2 397, 0.0, 0.0
 turnoff2 396, 0.0, 0.0
 turnoff2 395, 0.0, 0.0
 turnoff2 394, 0.0, 0.0
 turnoff2 393, 0.0, 0.0
 turnoff2 392, 0.0, 0.0
 turnoff2 391, 0.0, 0.0
 turnoff2 390, 0.0, 0.0
 turnoff2 389, 0.0, 0.0
 turnoff2 388, 0.0, 0.0
 turnoff2 387, 0.0, 0.0
 turnoff2 386, 0.0, 0.0
 turnoff2 385, 0.0, 0.0
 turnoff2 384, 0.0, 0.0
 turnoff2 383, 0.0, 0.0
 turnoff2 382, 0.0, 0.0
 turnoff2 381, 0.0, 0.0
 turnoff2 380, 0.0, 0.0
 turnoff2 379, 0.0, 0.0
 turnoff2 378, 0.0, 0.0
 turnoff2 377, 0.0, 0.0
 turnoff2 376, 0.0, 0.0
 turnoff2 375, 0.0, 0.0
 turnoff2 374, 0.0, 0.0
 turnoff2 373, 0.0, 0.0
 turnoff2 372, 0.0, 0.0
 turnoff2 371, 0.0, 0.0
 turnoff2 370, 0.0, 0.0
 turnoff2 369, 0.0, 0.0
 turnoff2 368, 0.0, 0.0
 turnoff2 367, 0.0, 0.0
 turnoff2 366, 0.0, 0.0
 turnoff2 365, 0.0, 0.0
 turnoff2 364, 0.0, 0.0
 turnoff2 363, 0.0, 0.0
 turnoff2 362, 0.0, 0.0
 turnoff2 361, 0.0, 0.0
 turnoff2 360, 0.0, 0.0
 turnoff2 359, 0.0, 0.0
 turnoff2 358, 0.0, 0.0
 turnoff2 357, 0.0, 0.0
 turnoff2 356, 0.0, 0.0
 turnoff2 355, 0.0, 0.0
 turnoff2 354, 0.0, 0.0
 turnoff2 353, 0.0, 0.0
 turnoff2 352, 0.0, 0.0
 turnoff2 351, 0.0, 0.0
 turnoff2 350, 0.0, 0.0
 turnoff2 349, 0.0, 0.0
 turnoff2 348, 0.0, 0.0
 turnoff2 347, 0.0, 0.0
 turnoff2 346, 0.0, 0.0
 turnoff2 345, 0.0, 0.0
 turnoff2 344, 0.0, 0.0
 turnoff2 343, 0.0, 0.0
 turnoff2 342, 0.0, 0.0
 turnoff2 341, 0.0, 0.0
 turnoff2 340, 0.0, 0.0
 turnoff2 339, 0.0, 0.0
 turnoff2 338, 0.0, 0.0
 turnoff2 337, 0.0, 0.0
 turnoff2 336, 0.0, 0.0
 turnoff2 335, 0.0, 0.0
 turnoff2 334, 0.0, 0.0
 turnoff2 333, 0.0, 0.0
 turnoff2 332, 0.0, 0.0
 turnoff2 331, 0.0, 0.0
 turnoff2 330, 0.0, 0.0
 turnoff2 329, 0.0, 0.0
 turnoff2 328, 0.0, 0.0
 turnoff2 327, 0.0, 0.0
 turnoff2 326, 0.0, 0.0
 turnoff2 325, 0.0, 0.0
 turnoff2 324, 0.0, 0.0
 turnoff2 323, 0.0, 0.0
 turnoff2 322, 0.0, 0.0
 turnoff2 321, 0.0, 0.0
 turnoff2 320, 0.0, 0.0
 turnoff2 319, 0.0, 0.0
 turnoff2 318, 0.0, 0.0
 turnoff2 317, 0.0, 0.0
 turnoff2 316, 0.0, 0.0
 turnoff2 315, 0.0, 0.0
 turnoff2 314, 0.0, 0.0
 turnoff2 313, 0.0, 0.0
 turnoff2 312, 0.0, 0.0
 turnoff2 311, 0.0, 0.0
 turnoff2 310, 0.0, 0.0
 turnoff2 309, 0.0, 0.0
 turnoff2 308, 0.0, 0.0
 turnoff2 307, 0.0, 0.0
 turnoff2 306, 0.0, 0.0
 turnoff2 305, 0.0, 0.0
 turnoff2 304, 0.0, 0.0
 turnoff2 303, 0.0, 0.0
 turnoff2 302, 0.0, 0.0
 turnoff2 301, 0.0, 0.0
 turnoff2 300, 0.0, 0.0
 turnoff2 299, 0.0, 0.0
 turnoff2 298, 0.0, 0.0
 turnoff2 297, 0.0, 0.0
 turnoff2 296, 0.0, 0.0
 turnoff2 295, 0.0, 0.0
 turnoff2 294, 0.0, 0.0
 turnoff2 293, 0.0, 0.0
 turnoff2 292, 0.0, 0.0
 turnoff2 291, 0.0, 0.0
 turnoff2 290, 0.0, 0.0
 turnoff2 289, 0.0, 0.0
 turnoff2 288, 0.0, 0.0
 turnoff2 287, 0.0, 0.0
 turnoff2 286, 0.0, 0.0
 turnoff2 285, 0.0, 0.0
 turnoff2 284, 0.0, 0.0
 turnoff2 283, 0.0, 0.0
 turnoff2 282, 0.0, 0.0
 turnoff2 281, 0.0, 0.0
 turnoff2 280, 0.0, 0.0
 turnoff2 279, 0.0, 0.0
 turnoff2 278, 0.0, 0.0
 turnoff2 277, 0.0, 0.0
 turnoff2 276, 0.0, 0.0
 turnoff2 275, 0.0, 0.0
 turnoff2 274, 0.0, 0.0
 turnoff2 273, 0.0, 0.0
 turnoff2 272, 0.0, 0.0
 turnoff2 271, 0.0, 0.0
 turnoff2 270, 0.0, 0.0
 turnoff2 269, 0.0, 0.0
 turnoff2 268, 0.0, 0.0
 turnoff2 267, 0.0, 0.0
 turnoff2 266, 0.0, 0.0
 turnoff2 265, 0.0, 0.0
 turnoff2 264, 0.0, 0.0
 turnoff2 263, 0.0, 0.0
 turnoff2 262, 0.0, 0.0
 turnoff2 261, 0.0, 0.0
 turnoff2 260, 0.0, 0.0
 turnoff2 259, 0.0, 0.0
 turnoff2 258, 0.0, 0.0
 turnoff2 257, 0.0, 0.0
 turnoff2 256, 0.0, 0.0
 turnoff2 255, 0.0, 0.0
 turnoff2 254, 0.0, 0.0
 turnoff2 253, 0.0, 0.0
 turnoff2 252, 0.0, 0.0
 turnoff2 251, 0.0, 0.0
 turnoff2 250, 0.0, 0.0
 turnoff2 249, 0.0, 0.0
 turnoff2 248, 0.0, 0.0
 turnoff2 247, 0.0, 0.0
 turnoff2 246, 0.0, 0.0
 turnoff2 245, 0.0, 0.0
 turnoff2 244, 0.0, 0.0
 turnoff2 243, 0.0, 0.0
 turnoff2 242, 0.0, 0.0
 turnoff2 241, 0.0, 0.0
 turnoff2 240, 0.0, 0.0
 turnoff2 239, 0.0, 0.0
 turnoff2 238, 0.0, 0.0
 turnoff2 237, 0.0, 0.0
 turnoff2 236, 0.0, 0.0
 turnoff2 235, 0.0, 0.0
 turnoff2 234, 0.0, 0.0
 turnoff2 233, 0.0, 0.0
 turnoff2 232, 0.0, 0.0
 turnoff2 231, 0.0, 0.0
 turnoff2 230, 0.0, 0.0
 turnoff2 229, 0.0, 0.0
 turnoff2 228, 0.0, 0.0
 turnoff2 227, 0.0, 0.0
 turnoff2 226, 0.0, 0.0
 turnoff2 225, 0.0, 0.0
 turnoff2 224, 0.0, 0.0
 turnoff2 223, 0.0, 0.0
 turnoff2 222, 0.0, 0.0
 turnoff2 221, 0.0, 0.0
 turnoff2 220, 0.0, 0.0
 turnoff2 219, 0.0, 0.0
 turnoff2 218, 0.0, 0.0
 turnoff2 217, 0.0, 0.0
 turnoff2 216, 0.0, 0.0
 turnoff2 215, 0.0, 0.0
 turnoff2 214, 0.0, 0.0
 turnoff2 213, 0.0, 0.0
 turnoff2 212, 0.0, 0.0
 turnoff2 211, 0.0, 0.0
 turnoff2 210, 0.0, 0.0
 turnoff2 209, 0.0, 0.0
 turnoff2 208, 0.0, 0.0
 turnoff2 207, 0.0, 0.0
 turnoff2 206, 0.0, 0.0
 turnoff2 205, 0.0, 0.0
 turnoff2 204, 0.0, 0.0
 turnoff2 203, 0.0, 0.0
 turnoff2 202, 0.0, 0.0
 turnoff2 201, 0.0, 0.0
 turnoff2 200, 0.0, 0.0
 turnoff2 199, 0.0, 0.0
 turnoff2 198, 0.0, 0.0
 turnoff2 197, 0.0, 0.0
 turnoff2 196, 0.0, 0.0
 turnoff2 195, 0.0, 0.0
 turnoff2 194, 0.0, 0.0
 turnoff2 193, 0.0, 0.0
 turnoff2 192, 0.0, 0.0
 turnoff2 191, 0.0, 0.0
 turnoff2 190, 0.0, 0.0
 turnoff2 189, 0.0, 0.0
 turnoff2 188, 0.0, 0.0
 turnoff2 187, 0.0, 0.0
 turnoff2 186, 0.0, 0.0
 turnoff2 185, 0.0, 0.0
 turnoff2 184, 0.0, 0.0
 turnoff2 183, 0.0, 0.0
 turnoff2 182, 0.0, 0.0
 turnoff2 181, 0.0, 0.0
 turnoff2 180, 0.0, 0.0
 turnoff2 179, 0.0, 0.0
 turnoff2 178, 0.0, 0.0
 turnoff2 177, 0.0, 0.0
 turnoff2 176, 0.0, 0.0
 turnoff2 175, 0.0, 0.0
 turnoff2 174, 0.0, 0.0
 turnoff2 173, 0.0, 0.0
 turnoff2 172, 0.0, 0.0
 turnoff2 171, 0.0, 0.0
 turnoff2 170, 0.0, 0.0
 turnoff2 169, 0.0, 0.0
 turnoff2 168, 0.0, 0.0
 turnoff2 167, 0.0, 0.0
 turnoff2 166, 0.0, 0.0
 turnoff2 165, 0.0, 0.0
 turnoff2 164, 0.0, 0.0
 turnoff2 163, 0.0, 0.0
 turnoff2 162, 0.0, 0.0
 turnoff2 161, 0.0, 0.0
 turnoff2 160, 0.0, 0.0
 turnoff2 159, 0.0, 0.0
 turnoff2 158, 0.0, 0.0
 turnoff2 157, 0.0, 0.0
 turnoff2 156, 0.0, 0.0
 turnoff2 155, 0.0, 0.0
 turnoff2 154, 0.0, 0.0
 turnoff2 153, 0.0, 0.0
 turnoff2 152, 0.0, 0.0
 turnoff2 151, 0.0, 0.0
 turnoff2 150, 0.0, 0.0
 turnoff2 149, 0.0, 0.0
 turnoff2 148, 0.0, 0.0
 turnoff2 147, 0.0, 0.0
 turnoff2 146, 0.0, 0.0
 turnoff2 145, 0.0, 0.0
 turnoff2 144, 0.0, 0.0
 turnoff2 143, 0.0, 0.0
 turnoff2 142, 0.0, 0.0
 turnoff2 141, 0.0, 0.0
 turnoff2 140, 0.0, 0.0
 turnoff2 139, 0.0, 0.0
 turnoff2 138, 0.0, 0.0
 turnoff2 137, 0.0, 0.0
 turnoff2 136, 0.0, 0.0
 turnoff2 135, 0.0, 0.0
 turnoff2 134, 0.0, 0.0
 turnoff2 133, 0.0, 0.0
 turnoff2 132, 0.0, 0.0
 turnoff2 131, 0.0, 0.0
 turnoff2 130, 0.0, 0.0
 turnoff2 129, 0.0, 0.0
 turnoff2 128, 0.0, 0.0
 turnoff2 127, 0.0, 0.0
 turnoff2 126, 0.0, 0.0
 turnoff2 125, 0.0, 0.0
 turnoff2 124, 0.0, 0.0
 turnoff2 123, 0.0, 0.0
 turnoff2 122, 0.0, 0.0
 turnoff2 121, 0.0, 0.0
 turnoff2 120, 0.0, 0.0
 turnoff2 119, 0.0, 0.0
 turnoff2 118, 0.0, 0.0
 turnoff2 117, 0.0, 0.0
 turnoff2 116, 0.0, 0.0
 turnoff2 115, 0.0, 0.0
 turnoff2 114, 0.0, 0.0
 turnoff2 113, 0.0, 0.0
 turnoff2 112, 0.0, 0.0
 turnoff2 111, 0.0, 0.0
 turnoff2 110, 0.0, 0.0
 turnoff2 109, 0.0, 0.0
 turnoff2 108, 0.0, 0.0
 turnoff2 107, 0.0, 0.0
 turnoff2 106, 0.0, 0.0
 turnoff2 105, 0.0, 0.0
 turnoff2 104, 0.0, 0.0
 turnoff2 103, 0.0, 0.0
 turnoff2 102, 0.0, 0.0
 turnoff2 101, 0.0, 0.0
 turnoff2 100, 0.0, 0.0
 turnoff2 99, 0.0, 0.0
 turnoff2 98, 0.0, 0.0
 turnoff2 97, 0.0, 0.0
 turnoff2 96, 0.0, 0.0
 turnoff2 95, 0.0, 0.0
 turnoff2 94, 0.0, 0.0
 turnoff2 93, 0.0, 0.0
 turnoff2 92, 0.0, 0.0
 turnoff2 91, 0.0, 0.0
 turnoff2 90, 0.0, 0.0
 turnoff2 89, 0.0, 0.0
 turnoff2 88, 0.0, 0.0
 turnoff2 87, 0.0, 0.0
 turnoff2 86, 0.0, 0.0
 turnoff2 85, 0.0, 0.0
 turnoff2 84, 0.0, 0.0
 turnoff2 83, 0.0, 0.0
 turnoff2 82, 0.0, 0.0
 turnoff2 81, 0.0, 0.0
 turnoff2 80, 0.0, 0.0
 turnoff2 79, 0.0, 0.0
 turnoff2 78, 0.0, 0.0
 turnoff2 77, 0.0, 0.0
 turnoff2 76, 0.0, 0.0
 turnoff2 75, 0.0, 0.0
 turnoff2 74, 0.0, 0.0
 turnoff2 73, 0.0, 0.0
 turnoff2 72, 0.0, 0.0
 turnoff2 71, 0.0, 0.0
 turnoff2 70, 0.0, 0.0
 turnoff2 69, 0.0, 0.0
 turnoff2 68, 0.0, 0.0
 turnoff2 67, 0.0, 0.0
 turnoff2 66, 0.0, 0.0
 turnoff2 65, 0.0, 0.0
 turnoff2 64, 0.0, 0.0
 turnoff2 63, 0.0, 0.0
 turnoff2 62, 0.0, 0.0
 turnoff2 61, 0.0, 0.0
 turnoff2 60, 0.0, 0.0
 turnoff2 59, 0.0, 0.0
 turnoff2 58, 0.0, 0.0
 turnoff2 57, 0.0, 0.0
 turnoff2 56, 0.0, 0.0
 turnoff2 55, 0.0, 0.0
 turnoff2 54, 0.0, 0.0
 turnoff2 53, 0.0, 0.0
 turnoff2 52, 0.0, 0.0
 turnoff2 51, 0.0, 0.0
 turnoff2 50, 0.0, 0.0
 turnoff2 49, 0.0, 0.0
 turnoff2 48, 0.0, 0.0
 turnoff2 47, 0.0, 0.0
 turnoff2 46, 0.0, 0.0
 turnoff2 45, 0.0, 0.0
 turnoff2 44, 0.0, 0.0
 turnoff2 43, 0.0, 0.0
 turnoff2 42, 0.0, 0.0
 turnoff2 41, 0.0, 0.0
 turnoff2 40, 0.0, 0.0
 turnoff2 39, 0.0, 0.0
 turnoff2 38, 0.0, 0.0
 turnoff2 37, 0.0, 0.0
 turnoff2 36, 0.0, 0.0
 turnoff2 35, 0.0, 0.0
 turnoff2 34, 0.0, 0.0
 turnoff2 33, 0.0, 0.0
 turnoff2 32, 0.0, 0.0
 turnoff2 31, 0.0, 0.0
 turnoff2 30, 0.0, 0.0
 turnoff2 29, 0.0, 0.0
 turnoff2 28, 0.0, 0.0
 turnoff2 27, 0.0, 0.0
 turnoff2 26, 0.0, 0.0
 turnoff2 25, 0.0, 0.0
 turnoff2 24, 0.0, 0.0
 turnoff2 23, 0.0, 0.0
 turnoff2 22, 0.0, 0.0
 turnoff2 21, 0.0, 0.0
 turnoff2 20, 0.0, 0.0
 turnoff2 19, 0.0, 0.0
 turnoff2 18, 0.0, 0.0
 exitnow 
endin

instr 1882
arl0 init 0.0
arl1 init 0.0
if (0.0 >= 59.75) then
    ir5 = 0.0
else
    ir5 = 59.75
endif
kr0 linseg 0.0, 0.25, 1.0, ir5, 1.0, 4.0, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 53
ar3 = (ar0 * ar1)
ar1, ar4 subinstr 91
ar5 = (ar3 + ar1)
ar1, ar3 subinstr 97
ar6 = (ar5 + ar1)
ar1, ar5 subinstr 1547
ar7 = (ar6 + ar1)
ar1 clip ar7, 0.0, 0dbfs
ar6 = (ar1 * 0.5)
arl0 = ar6
ar1, ar6 subinstr 1581
ar7 = (ar0 * ar6)
ar0, ar6 subinstr 1614
ar8 = (ar7 + ar6)
ar6, ar7 subinstr 1617
ar9 = (ar8 + ar7)
ar7, ar8 subinstr 1881
ar10 = (ar9 + ar8)
ar8 clip ar10, 0.0, 0dbfs
ar9 = (ar8 * 0.5)
arl1 = ar9
ar8 = arl0
ar9 = arl1
 outs ar8, ar9
endin

instr 1881
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1546, 68.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1880
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1084, 0.0, 100.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1879
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1084, 0.0, 100.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1878
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1877
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1876
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1875
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1874
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1873
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1872
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1871
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1870
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1869
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1868
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1867
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1866
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1865
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1864
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1863
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1862
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1861
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1860
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1859
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1858
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1857
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1856
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1855
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1854
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1853
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1852
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1851
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1850
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1849
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1848
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1847
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1846
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1845
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1844
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1843
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1842
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1841
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1840
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1839
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1838
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1837
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1836
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1835
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1834
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1833
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1832
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1831
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1830
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1829
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1828
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1827
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1826
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1825
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1824
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1823
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1822
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1821
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1820
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1819
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1818
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1817
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1816
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1815
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1814
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1813
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1812
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1811
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1810
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1809
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1808
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1807
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1806
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1805
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1804
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1803
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1802
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1801
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1800
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1799
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1798
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1797
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1796
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1795
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1794
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1793
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1792
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1791
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1790
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1789
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1788
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1787
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1786
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1785
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1784
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1783
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1782
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1781
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1780
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1779
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1778
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1777
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1776
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1775
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1774
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1773
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1772
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1771
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1770
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1769
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1768
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1767
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1766
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1765
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1764
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1763
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1762
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1761
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1760
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1759
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1758
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1757
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1756
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1755
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1754
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1753
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1752
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1751
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1750
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1749
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1748
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1747
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1746
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1745
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1744
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1743
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1742
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1741
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1740
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1739
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1738
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1737
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1736
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1735
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1734
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1733
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1732
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1731
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1730
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1729
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1728
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1727
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1726
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1725
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1724
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1723
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1722
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1721
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1720
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1719
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1718
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1717
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1716
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1715
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1714
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1713
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1712
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1711
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1710
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1709
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1708
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1707
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1706
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1705
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1704
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1703
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1702
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1701
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1700
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1699
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1698
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1697
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1696
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1695
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1694
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1693
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1692
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1691
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1690
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1689
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1688
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1687
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1686
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1685
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1684
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1683
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1682
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1681
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1680
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1679
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1678
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1677
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1676
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1675
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1674
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1673
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1672
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1671
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1670
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1669
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1668
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1667
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1666
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1665
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1664
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1663
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1662
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1661
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1660
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1659
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1658
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1657
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1656
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1655
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1654
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1653
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1652
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1651
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1650
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1649
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1648
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1647
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1646
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1645
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1644
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1643
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1642
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1641
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1640
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1639
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1638
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1637
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1636
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1635
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1634
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1633
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1632
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1631
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1630
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1629
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1628
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1627
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1626
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1625
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1624
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1623
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1622
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1621
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1620
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1619
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1618
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1617
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 96, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1616
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 94, 0.0, 56.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1615
krl0 init 10.0
ir3 FreePort 
ir5 filelen "samples/GFlute Riff Cycle Hack 02.wav"
kr0 = (1.0 / ir5)
kr1 metro kr0
if (kr1 == 1.0) then
    krl0 = 2
     event "i", 92, 0.0, ir5, ir3
endif
S16 sprintf "p1_%d", ir3
ar0 chnget S16
S19 sprintf "p2_%d", ir3
ar1 chnget S19
 chnclear S16
 chnclear S19
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S42 sprintf "alive_%d", ir3
 chnset kr0, S42
endin

instr 1614
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 90, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1613
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 88, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1612
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 88, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1611
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 86, 52.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1610
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 84, 0.0, 56.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1609
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 84, 0.0, 56.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1608
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 78, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1607
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 76, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1606
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 74, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1605
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 72, 0.0, 2.0, ir3
     event "i", 72, 0.75, 2.0, ir3
     event "i", 72, 1.5, 2.0, ir3
     event "i", 72, 2.0, 2.0, ir3
     event "i", 72, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 1604
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 70, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1603
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 82, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1602
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 80, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1601
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 78, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1600
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 76, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1599
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 74, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1598
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 72, 0.0, 2.0, ir3
     event "i", 72, 0.75, 2.0, ir3
     event "i", 72, 1.5, 2.0, ir3
     event "i", 72, 2.0, 2.0, ir3
     event "i", 72, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 1597
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 70, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1596
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 68, 0.0, 32.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1595
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 62, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1594
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 60, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1593
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 58, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1592
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 56, 0.0, 2.0, ir3
     event "i", 56, 0.75, 2.0, ir3
     event "i", 56, 1.5, 2.0, ir3
     event "i", 56, 2.0, 2.0, ir3
     event "i", 56, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 1591
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 54, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1590
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 66, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1589
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 66, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1588
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 64, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1587
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 64, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1586
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 62, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1585
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 60, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1584
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 58, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1583
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 56, 0.0, 2.0, ir3
     event "i", 56, 0.75, 2.0, ir3
     event "i", 56, 1.5, 2.0, ir3
     event "i", 56, 2.0, 2.0, ir3
     event "i", 56, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 1582
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 54, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1581
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 52, 0.0, 64.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1580
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.3333333333333333
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 50, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1579
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 48, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1578
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 46, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1577
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.4
if (kr0 == 1.0) then
    krl0 = 4
     event "i", 44, 0.0, 0.5, ir3
     event "i", 44, 1.75, 0.5, ir3
endif
S16 sprintf "p1_%d", ir3
ar0 chnget S16
S19 sprintf "p2_%d", ir3
ar1 chnget S19
 chnclear S16
 chnclear S19
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S42 sprintf "alive_%d", ir3
 chnset kr0, S42
endin

instr 1576
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 42, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1575
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 40, 2.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1574
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 38, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1573
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 36, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1572
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.5
if (kr0 == 1.0) then
    krl0 = 6
     event "i", 34, 0.0, 0.3, ir3
     event "i", 34, 1.0, 0.3, ir3
     event "i", 34, 1.5, 0.3, ir3
endif
S18 sprintf "p1_%d", ir3
ar0 chnget S18
S21 sprintf "p2_%d", ir3
ar1 chnget S21
 chnclear S18
 chnclear S21
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S44 sprintf "alive_%d", ir3
 chnset kr0, S44
endin

instr 1571
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 30, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1570
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 28, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1569
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.23529411764705882
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 26, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1568
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 24, 8.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1567
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.19047619047619047
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 22, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1566
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 20, 0.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1565
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 18, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1564
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.3333333333333333
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 50, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1563
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 48, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1562
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 46, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1561
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.4
if (kr0 == 1.0) then
    krl0 = 4
     event "i", 44, 0.0, 0.5, ir3
     event "i", 44, 1.75, 0.5, ir3
endif
S16 sprintf "p1_%d", ir3
ar0 chnget S16
S19 sprintf "p2_%d", ir3
ar1 chnget S19
 chnclear S16
 chnclear S19
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S42 sprintf "alive_%d", ir3
 chnset kr0, S42
endin

instr 1560
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 42, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1559
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 40, 2.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1558
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 38, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1557
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 36, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1556
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.5
if (kr0 == 1.0) then
    krl0 = 6
     event "i", 34, 0.0, 0.3, ir3
     event "i", 34, 1.0, 0.3, ir3
     event "i", 34, 1.5, 0.3, ir3
endif
S18 sprintf "p1_%d", ir3
ar0 chnget S18
S21 sprintf "p2_%d", ir3
ar1 chnget S21
 chnclear S18
 chnclear S21
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S44 sprintf "alive_%d", ir3
 chnset kr0, S44
endin

instr 1555
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 32, 0.0, 0.3, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1554
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 30, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1553
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 28, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1552
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.23529411764705882
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 26, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1551
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 24, 8.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1550
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.19047619047619047
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 22, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1549
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 20, 0.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1548
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 18, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 1547
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1546, 68.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1546
arl0 init 0.0
if (0.0 >= 87.75) then
    ir3 = 0.0
else
    ir3 = 87.75
endif
kr0 linseg 0.0, 0.25, 1.0, ir3, 1.0, 12.0, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 1085
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1, ar3 subinstr 1545
ar4 = (ar0 * ar3)
arl1 = ar4
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 1545
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1084, 0.0, 100.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1544
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1543
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1542
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1541
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1540
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1539
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1538
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1537
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1536
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1535
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1534
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1533
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1532
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1531
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1530
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1529
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1528
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1527
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1526
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1525
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1524
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1523
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1522
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1521
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1520
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1519
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1518
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1517
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1516
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1515
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1514
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1513
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1512
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1511
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1510
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1509
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1508
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1507
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1506
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1505
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1504
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1503
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1502
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1501
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1500
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1499
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1498
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1497
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1496
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1495
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1494
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1493
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1492
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1491
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1490
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1489
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1488
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1487
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1486
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1485
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1484
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1483
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1482
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1481
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1480
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1479
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1478
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1477
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1476
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1475
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1474
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1473
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1472
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1471
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1470
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1469
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1468
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1467
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1466
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1465
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1464
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1463
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1462
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1461
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1460
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1459
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1458
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1457
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1456
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1455
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1454
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1453
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1452
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1451
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1450
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1449
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1448
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1447
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1446
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1445
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1444
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1443
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 296, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1442
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 286, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1441
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1440
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1439
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1438
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1437
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1436
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1435
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1434
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1433
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1432
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1431
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1430
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1429
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1428
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1427
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1426
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1425
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1424
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1423
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1422
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1421
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1420
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1419
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1418
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1417
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1416
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1415
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1414
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1413
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1412
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1411
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1410
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1409
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1408
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1407
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1406
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1405
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1404
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1403
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1402
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1401
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1400
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1399
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1398
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1397
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1396
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1395
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1394
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1393
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1392
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1391
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1390
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1389
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1388
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1387
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1386
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1385
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1384
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1383
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1382
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1381
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1380
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1379
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1378
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1377
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1376
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1375
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1374
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1373
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1372
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1371
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1370
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1369
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1368
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1367
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1366
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1365
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1364
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1363
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1362
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1361
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1360
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1359
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1358
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1357
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1356
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1355
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1354
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1353
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1352
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1351
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1350
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1349
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1348
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1347
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1346
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1345
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1344
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1343
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1342
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1341
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1340
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1339
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1338
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1337
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1336
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1335
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1334
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1333
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1332
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1331
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1330
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1329
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1328
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1327
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1326
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1325
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1324
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1323
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1322
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1321
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1320
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1319
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1318
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1317
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1316
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1315
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1314
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1313
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1312
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1311
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1310
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1309
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1308
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1307
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1306
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1305
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1304
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1303
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1302
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1301
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1300
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1299
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1298
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1297
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1296
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1295
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1294
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1293
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1292
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1291
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1290
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1289
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1288
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1287
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1286
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1285
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1284
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1283
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1282
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1281
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1280
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1279
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1278
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1277
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1276
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1275
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1274
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1273
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1272
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1271
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1270
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1269
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1268
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1267
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1266
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1265
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1264
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1263
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1262
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1261
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1260
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1259
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1258
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1257
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1256
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1255
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1254
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1253
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1252
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1251
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1250
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1249
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1248
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1247
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1246
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1245
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1244
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1243
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1242
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1241
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1240
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1239
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1238
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1237
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1236
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1235
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1234
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1233
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1232
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1231
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1230
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1229
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1228
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1227
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1226
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1225
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1224
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1223
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1222
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1221
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1220
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1219
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1218
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1217
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1216
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1215
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1214
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1213
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1212
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1211
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1210
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1209
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1208
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1207
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1206
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1205
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1204
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1203
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1202
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1201
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1200
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1199
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1198
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1197
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1196
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1195
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1194
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1193
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1192
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1191
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1190
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1189
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1188
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1187
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1186
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1185
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1184
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1183
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1182
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1181
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1180
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1179
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1178
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1177
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1176
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1175
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1174
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1173
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1172
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1171
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1170
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1169
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1168
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1167
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1166
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1165
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1164
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1163
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1162
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1161
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1160
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1159
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1158
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1157
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1156
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1155
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1154
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1153
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1152
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1151
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1150
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1149
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1148
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1147
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1146
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1145
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1144
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1143
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1142
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1141
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1140
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1139
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1138
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1137
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1136
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1135
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1134
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1133
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1132
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1131
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1130
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1129
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1128
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1127
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1126
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1125
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1124
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1123
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1122
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1121
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1120
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1119
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1118
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1117
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1116
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1115
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1114
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1113
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1112
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1111
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1110
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1109
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1108
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1107
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1106
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1105
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1104
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1103
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1102
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1101
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1100
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1099
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1098
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1097
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1096
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1095
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1094
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1093
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1092
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1091
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1090
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1089
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1088
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1087
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1086
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1085
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 1084, 0.0, 100.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1084
arl0 init 0.0
ar0, ar1 subinstr 145
ar2, ar3 subinstr 179
ar4 = (ar0 + ar2)
ar0, ar5 subinstr 241
ar6 = (ar4 + ar0)
ar0, ar4 subinstr 331
ar7 = (ar6 + ar0)
ar6, ar8 subinstr 440
ar9 = (ar7 + ar6)
ar6 = (ar9 * 0.2)
ar7 moogladder ar6, 5000.0, 0.5
ar6, ar9 subinstr 464
ar10, ar11 subinstr 481
ar12 = (ar6 + ar10)
ar6, ar10 subinstr 512
ar13 = (ar12 + ar6)
ar6, ar12 subinstr 558
ar14 = (ar13 + ar6)
ar6, ar13 subinstr 607
ar15 = (ar14 + ar6)
ar6 = (ar15 * 0.2)
ar14 moogladder ar6, 5000.0, 0.5
ar6, ar15 subinstr 640
ar16 = (ar1 + ar15)
ar1, ar15 subinstr 671
ar17 = (ar16 + ar15)
ar15, ar16 subinstr 716
ar18 = (ar17 + ar16)
ar16, ar17 subinstr 737
ar19 = (ar18 + ar17)
ar17 = (ar19 * 0.2)
ar18 moogladder ar17, 5000.0, 0.5
ar17, ar19 reverbsc ar14, ar18, 0.9, 12000.0
ar14 = (ar7 + ar17)
ar7 = (0.6 * ar14)
arl0 = ar7
ar7 = arl0
S58 sprintf "p1_%d", p4
 chnmix ar7, S58
arl1 init 0.0
ar7, ar14 subinstr 761
ar17, ar18 subinstr 777
ar20 = (ar14 + ar18)
ar14, ar18 subinstr 808
ar21 = (ar20 + ar18)
ar18, ar20 subinstr 863
ar22 = (ar21 + ar20)
ar20 = (ar22 + ar13)
ar13 = (ar20 * 0.2)
ar20 moogladder ar13, 5000.0, 0.5
ar13, ar21 subinstr 887
ar22 = (ar13 + ar2)
ar2, ar13 subinstr 937
ar23 = (ar22 + ar2)
ar2 = (ar23 + ar0)
ar0, ar22 subinstr 981
ar23 = (ar2 + ar0)
ar0 = (ar23 * 0.2)
ar2 moogladder ar0, 5000.0, 0.5
ar0, ar23 subinstr 1005
ar24, ar25 subinstr 1022
ar26 = (ar23 + ar25)
ar23, ar25 subinstr 1083
ar27 = (ar26 + ar25)
ar25 = (ar27 + ar4)
ar4 = (ar25 + ar22)
ar22 = (ar4 * 0.2)
ar4 moogladder ar22, 5000.0, 0.5
ar22, ar25 reverbsc ar2, ar4, 0.9, 12000.0
ar2 = (ar20 + ar25)
ar4 = (0.6 * ar2)
arl1 = ar4
ar2 = arl1
S112 sprintf "p2_%d", p4
 chnmix ar2, S112
S115 sprintf "alive_%d", p4
kr0 chnget S115
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S115
endin

instr 1083
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1082
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1081
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1080
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1079
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1078
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1077
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1076
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1075
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1074
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1073
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1072
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1071
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1070
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1069
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1068
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1067
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1066
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1065
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1064
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1063
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1062
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1061
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1060
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1059
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1058
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1057
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1056
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1055
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1054
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1053
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1052
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1051
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1050
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1049
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1048
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1047
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1046
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1045
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1044
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1043
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1042
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1041
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1040
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1039
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1038
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1037
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1036
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1035
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1034
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1033
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1032
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1031
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1030
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1029
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1028
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1027
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1026
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1025
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1024
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1023
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1022
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1021
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1020
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1019
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1018
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1017
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1016
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1015
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1014
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1013
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1012
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1011
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1010
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1009
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1008
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1007
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1006
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1005
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1004
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1003
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1002
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1001
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 1000
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 999
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 998
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 997
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 996
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 995
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 994
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 993
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 992
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 991
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 990
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 989
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 988
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 987
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 986
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 985
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 984
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 983
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 982
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 981
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 980
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 979
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 978
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 977
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 976
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 975
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 974
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 973
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 972
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 971
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 970
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 969
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 968
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 967
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 966
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 965
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 964
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 963
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 962
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 961
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 960
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 959
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 958
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 957
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 956
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 955
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 954
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 953
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 952
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 951
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 950
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 949
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 948
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 947
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 946
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 945
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 944
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 943
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 942
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 941
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 940
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 939
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 938
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 937
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 936
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 935
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 934
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 933
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 932
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 931
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 930
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 929
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 928
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 927
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 926
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 925
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 924
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 923
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 922
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 921
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 920
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 919
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 918
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 917
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 916
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 915
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 914
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 913
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 912
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 911
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 910
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 909
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 908
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 907
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 906
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 905
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 904
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 903
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 902
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 901
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 900
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 899
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 898
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 897
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 896
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 895
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 894
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 893
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 892
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 891
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 890
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 889
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 888
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 887
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 886
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 885
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 884
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 883
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 882
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 881
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 880
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 879
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 878
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 877
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 876
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 875
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 874
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 873
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 872
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 871
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 870
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 869
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 868
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 867
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 866
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 865
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 864
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 863
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 862
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 861
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 860
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 859
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 858
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 857
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 856
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 855
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 854
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 853
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 852
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 851
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 850
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 849
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 848
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 847
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 846
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 845
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 844
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 296, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 843
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 294, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 842
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 292, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 841
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 290, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 840
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 288, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 839
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 286, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 838
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 837
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 836
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 835
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 834
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 833
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 832
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 831
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 830
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 829
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 828
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 827
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 826
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 825
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 824
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 823
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 822
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 821
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 820
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 819
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 818
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 817
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 816
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 815
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 814
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 813
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 812
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 811
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 810
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 809
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 808
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 807
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 806
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 805
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 804
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 803
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 802
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 801
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 800
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 799
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 798
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 797
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 796
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 795
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 794
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 793
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 792
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 791
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 790
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 789
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 788
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 787
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 786
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 785
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 784
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 783
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 782
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 781
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 780
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 779
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 778
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 777
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 776
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 775
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 774
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 773
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 772
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 771
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 770
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 769
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 768
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 767
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 766
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 765
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 764
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 763
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 762
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 761
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 760
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 759
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 758
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 757
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 756
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 755
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 754
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 753
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 752
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 751
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 750
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 749
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 748
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 747
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 746
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 745
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 744
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 743
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 742
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 741
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 740
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 739
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 738
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 737
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 736
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 735
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 734
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 733
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 732
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 731
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 730
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 729
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 728
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 727
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 726
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 725
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 724
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 723
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 722
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 721
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 720
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 719
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 718
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 717
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 716
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 715
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 714
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 713
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 712
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 711
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 710
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 709
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 708
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 707
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 706
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 705
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 704
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 703
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 702
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 701
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 700
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 699
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 296, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 698
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 294, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 697
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 292, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 696
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 290, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 695
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 288, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 694
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 286, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 693
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 692
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 691
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 690
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 689
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 688
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 687
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 686
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 685
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 684
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 683
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 682
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 681
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 680
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 679
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 678
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 677
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 676
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 675
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 674
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 673
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 672
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 671
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 670
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 669
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 668
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 667
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 666
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 665
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 664
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 663
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 662
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 661
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 660
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 659
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 658
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 657
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 656
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 655
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 654
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 653
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 652
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 651
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 650
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 649
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 648
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 647
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 646
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 645
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 644
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 643
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 642
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 641
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 640
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 639
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 638
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 637
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 636
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 635
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 634
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 633
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 632
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 631
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 630
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 629
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 628
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 627
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 626
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 625
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 624
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 623
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 622
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 621
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 620
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 619
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 618
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 617
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 616
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 615
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 614
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 613
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 612
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 611
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 610
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 609
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 608
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 607
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 606
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 605
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 604
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 603
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 602
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 601
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 600
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 599
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 598
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 597
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 596
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 595
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 594
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 593
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 592
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 591
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 590
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 589
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 588
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 587
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 586
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 585
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 584
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 583
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 582
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 581
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 580
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 579
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 578
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 577
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 576
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 575
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 574
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 573
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 572
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 571
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 570
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 569
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 568
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 567
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 566
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 565
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 564
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 563
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 562
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 561
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 560
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 559
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 558
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 557
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 556
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 555
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 554
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 553
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 552
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 551
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 550
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 549
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 548
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 547
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 546
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 545
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 544
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 543
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 542
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 541
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 540
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 539
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 296, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 538
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 294, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 537
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 292, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 536
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 290, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 535
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 288, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 534
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 286, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 533
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 532
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 531
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 530
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 529
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 528
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 527
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 526
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 525
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 524
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 523
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 522
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 521
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 520
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 519
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 518
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 517
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 516
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 515
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 514
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 513
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 512
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 511
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 510
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 509
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 508
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 507
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 506
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 505
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 504
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 503
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 502
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 501
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 500
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 499
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 498
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 497
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 496
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 495
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 494
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 493
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 492
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 491
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 490
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 489
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 488
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 487
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 486
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 485
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 484
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 483
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 482
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 481
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 480
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 479
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 478
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 477
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 476
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 475
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 474
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 473
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 472
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 471
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 470
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 469
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 468
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 467
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 466
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 465
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 464
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 463
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 462
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 461
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 460
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 459
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 458
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 457
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 456
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 455
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 454
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 453
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 452
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 451
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 450
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 449
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 448
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 447
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 446
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 445
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 444
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 443
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 442
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 441
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 440
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 439, 64.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 439
arl0 init 0.0
ar0, ar1 subinstr 437
ar2 = (1.3 * ar0)
arl0 = ar2
ar0 = arl0
S10 sprintf "p1_%d", p4
 chnmix ar0, S10
arl1 init 0.0
ar0, ar2 subinstr 438
ar3 = (1.3 * ar2)
arl1 = ar3
ar2 = arl1
S22 sprintf "p2_%d", p4
 chnmix ar2, S22
S25 sprintf "alive_%d", p4
kr0 chnget S25
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S25
endin

instr 438
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 437
krl0 init 10.0
ir3 FreePort 
kr0 metro 6.25e-2
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 436, 0.0, 16.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 436
arl0 init 0.0
ar0, ar1 subinstr 333
ar2, ar3 subinstr 341
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 429
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0, ar4 subinstr 430
ar5, ar6 subinstr 434
ar7 = (ar4 + ar6)
ar4, ar6 subinstr 435
ar8 = (ar7 + ar6)
arl1 = ar8
ar6 = arl1
S32 sprintf "p2_%d", p4
 chnmix ar6, S32
S35 sprintf "alive_%d", p4
kr0 chnget S35
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S35
endin

instr 435
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 434
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 433
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 432
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 431
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 430
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 429
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 428, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 428
arl0 init 0.0
ar0, ar1 subinstr 343
ar2, ar3 subinstr 353
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 425
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0, ar4 subinstr 426
ar5, ar6 subinstr 427
ar7 = (ar4 + ar6)
ar4 = (ar7 + ar2)
arl1 = ar4
ar2 = arl1
S31 sprintf "p2_%d", p4
 chnmix ar2, S31
S34 sprintf "alive_%d", p4
kr0 chnget S34
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S34
endin

instr 427
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 426
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 425
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 424, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 424
arl0 init 0.0
ar0, ar1 subinstr 355
ar2, ar3 subinstr 363
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 423
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 423
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 422, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 422
arl0 init 0.0
ar0, ar1 subinstr 365
ar2, ar3 subinstr 373
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 421
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 421
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 420, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 420
arl0 init 0.0
ar0, ar1 subinstr 375
ar2, ar3 subinstr 383
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 419
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 419
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 418, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 418
arl0 init 0.0
ar0, ar1 subinstr 385
ar2, ar3 subinstr 393
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 417
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 417
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 416, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 416
arl0 init 0.0
ar0, ar1 subinstr 395
ar2, ar3 subinstr 403
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 415
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 415
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 414, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 414
arl0 init 0.0
ar0, ar1 subinstr 405
ar2, ar3 subinstr 413
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 413
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 412, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 412
arl0 init 0.0
ar0, ar1 subinstr 411
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 411
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 410, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 410
arl0 init 0.0
ar0, ar1 subinstr 407
ar2, ar3 subinstr 409
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 409
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 408, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 408
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 407
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 406, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 406
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 405
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 404, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 404
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 403
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 402, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 402
arl0 init 0.0
ar0, ar1 subinstr 401
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 401
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 400, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 400
arl0 init 0.0
ar0, ar1 subinstr 397
ar2, ar3 subinstr 399
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 399
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 398, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 398
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 397
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 396, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 396
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 395
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 394, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 394
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 393
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 392, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 392
arl0 init 0.0
ar0, ar1 subinstr 391
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 391
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 390, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 390
arl0 init 0.0
ar0, ar1 subinstr 387
ar2, ar3 subinstr 389
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 389
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 388, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 388
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 387
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 386, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 386
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 385
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 384, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 384
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 383
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 382, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 382
arl0 init 0.0
ar0, ar1 subinstr 381
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 381
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 380, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 380
arl0 init 0.0
ar0, ar1 subinstr 377
ar2, ar3 subinstr 379
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 379
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 378, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 378
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 377
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 376, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 376
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 375
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 374, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 374
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 373
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 372, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 372
arl0 init 0.0
ar0, ar1 subinstr 371
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 371
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 370, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 370
arl0 init 0.0
ar0, ar1 subinstr 367
ar2, ar3 subinstr 369
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 369
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 368, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 368
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 367
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 366, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 366
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 365
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 364, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 364
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 363
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 362, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 362
arl0 init 0.0
ar0, ar1 subinstr 361
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 361
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 360, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 360
arl0 init 0.0
ar0, ar1 subinstr 357
ar2, ar3 subinstr 359
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 359
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 358, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 358
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 357
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 356, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 356
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.06)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 355
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 354, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 354
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.06)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 353
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 352, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 352
arl0 init 0.0
ar0, ar1 subinstr 351
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 351
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 350, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 350
arl0 init 0.0
ar0, ar1 subinstr 345
ar2, ar3 subinstr 347
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0, ar2 subinstr 348
ar4, ar5 subinstr 349
ar6 = (ar2 + ar5)
arl1 = ar6
ar2 = arl1
S26 sprintf "p2_%d", p4
 chnmix ar2, S26
S29 sprintf "alive_%d", p4
kr0 chnget S29
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S29
endin

instr 349
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 348
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 347
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 346, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 346
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 345
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 344, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 344
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 343
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 342, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 342
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 341
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 340, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 340
arl0 init 0.0
ar0, ar1 subinstr 339
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 339
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 338, 1.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 338
arl0 init 0.0
ar0, ar1 subinstr 335
ar2, ar3 subinstr 337
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 337
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 336, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 336
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 335
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 334, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 334
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 333
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 332, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 332
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 331
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 330, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 330
arl0 init 0.0
ar0, ar1 subinstr 329
ar2 = (ar0 + ar1)
ar0 = (ar2 / 2.0)
ar1 oscil3 1.0, 0.2, 1
ar2 = (0.5 * ar1)
ar1 = (0.5 + ar2)
ar2, ar3 pan2 ar0, ar1
arl0 = ar2
ar0 = arl0
S17 sprintf "p1_%d", p4
 chnmix ar0, S17
arl1 init 0.0
arl1 = ar3
ar0 = arl1
S27 sprintf "p2_%d", p4
 chnmix ar0, S27
S30 sprintf "alive_%d", p4
kr0 chnget S30
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S30
endin

instr 329
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 328, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 328
arl0 init 0.0
ar0, ar1 subinstr 243
ar2, ar3 subinstr 261
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 327
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 327
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 326, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 326
arl0 init 0.0
ar0, ar1 subinstr 263
ar2, ar3 subinstr 281
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 325
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 325
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 324, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 324
arl0 init 0.0
ar0, ar1 subinstr 283
ar2, ar3 subinstr 301
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 323
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 323
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 322, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 322
arl0 init 0.0
ar0, ar1 subinstr 303
ar2, ar3 subinstr 321
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 321
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 320, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 320
arl0 init 0.0
ar0, ar1 subinstr 319
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 319
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 318, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 318
arl0 init 0.0
ar0, ar1 subinstr 305
ar2, ar3 subinstr 317
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 317
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 316, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 316
arl0 init 0.0
ar0, ar1 subinstr 307
ar2, ar3 subinstr 315
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 315
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 314, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 314
arl0 init 0.0
ar0, ar1 subinstr 313
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 313
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 312, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 312
arl0 init 0.0
ar0, ar1 subinstr 309
ar2, ar3 subinstr 311
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 311
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 310, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 310
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 309
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 308, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 308
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 307
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 306, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 306
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 305
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 304, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 304
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 303
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 302, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 302
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 301
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 300, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 300
arl0 init 0.0
ar0, ar1 subinstr 299
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 299
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 298, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 298
arl0 init 0.0
ar0, ar1 subinstr 285
ar2, ar3 subinstr 297
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 297
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 296, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 296
arl0 init 0.0
ar0, ar1 subinstr 287
ar2, ar3 subinstr 295
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 295
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 294, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 294
arl0 init 0.0
ar0, ar1 subinstr 293
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 293
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 292, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 292
arl0 init 0.0
ar0, ar1 subinstr 289
ar2, ar3 subinstr 291
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 291
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 290, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 290
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 289
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 288, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 288
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 287
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 286, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 286
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 285
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 284, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 284
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 283
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 282, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 282
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 281
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 280, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 280
arl0 init 0.0
ar0, ar1 subinstr 279
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 279
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 278, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 278
arl0 init 0.0
ar0, ar1 subinstr 265
ar2, ar3 subinstr 277
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 277
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 276, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 276
arl0 init 0.0
ar0, ar1 subinstr 267
ar2, ar3 subinstr 275
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 275
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 274, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 274
arl0 init 0.0
ar0, ar1 subinstr 273
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 273
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 272, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 272
arl0 init 0.0
ar0, ar1 subinstr 269
ar2, ar3 subinstr 271
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 271
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 270, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 270
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 269
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 268, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 268
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 267
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 266, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 266
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 265
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 264, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 264
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 263
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 262, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 262
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 261
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 260, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 260
arl0 init 0.0
ar0, ar1 subinstr 259
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 259
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 258, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 258
arl0 init 0.0
ar0, ar1 subinstr 245
ar2, ar3 subinstr 257
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 257
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 256, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 256
arl0 init 0.0
ar0, ar1 subinstr 247
ar2, ar3 subinstr 255
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 255
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 254, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 254
arl0 init 0.0
ar0, ar1 subinstr 253
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 253
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 252, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 252
arl0 init 0.0
ar0, ar1 subinstr 249
ar2, ar3 subinstr 251
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 251
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 250, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 250
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 249
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 248, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 248
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 247
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 246, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 246
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 245
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 244, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 244
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 243
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 242, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 242
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 241
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 240, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 240
arl0 init 0.0
ar0, ar1 subinstr 239
ar2 = (ar0 + ar1)
ar0 = (ar2 / 2.0)
ar1 oscil3 1.0, 0.3, 1
ar2 = (0.5 * ar1)
ar1 = (0.5 + ar2)
ar2, ar3 pan2 ar0, ar1
ar0 = (0.7 * ar2)
arl0 = ar0
ar0 = arl0
S18 sprintf "p1_%d", p4
 chnmix ar0, S18
arl1 init 0.0
ar0 = (0.7 * ar3)
arl1 = ar0
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 239
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 238, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 238
arl0 init 0.0
ar0, ar1 subinstr 181
ar2, ar3 subinstr 207
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 237
ar5 = (ar4 + ar0)
arl0 = ar5
ar0 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar0, S15
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
arl1 = ar1
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 237
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 236, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 236
arl0 init 0.0
ar0, ar1 subinstr 209
ar2, ar3 subinstr 235
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 235
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 234, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 234
arl0 init 0.0
ar0, ar1 subinstr 211
ar2, ar3 subinstr 233
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 233
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 232, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 232
arl0 init 0.0
ar0, ar1 subinstr 213
ar2, ar3 subinstr 231
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 231
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 230, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 230
arl0 init 0.0
ar0, ar1 subinstr 215
ar2, ar3 subinstr 229
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 229
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 228, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 228
arl0 init 0.0
ar0, ar1 subinstr 217
ar2, ar3 subinstr 227
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 227
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 226, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 226
arl0 init 0.0
ar0, ar1 subinstr 219
ar2, ar3 subinstr 225
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 225
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 224, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 224
arl0 init 0.0
ar0, ar1 subinstr 221
ar2, ar3 subinstr 223
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 223
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 222, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 222
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 221
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 220, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 220
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.11)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 219
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 218, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 218
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 217
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 216, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 216
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 215
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 214, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 214
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.11)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 213
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 212, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 212
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 211
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 210, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 210
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 209
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 208, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 208
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.11)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 207
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 206, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 206
arl0 init 0.0
ar0, ar1 subinstr 183
ar2, ar3 subinstr 205
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 205
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 204, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 204
arl0 init 0.0
ar0, ar1 subinstr 185
ar2, ar3 subinstr 203
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 203
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 202, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 202
arl0 init 0.0
ar0, ar1 subinstr 187
ar2, ar3 subinstr 201
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 201
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 200, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 200
arl0 init 0.0
ar0, ar1 subinstr 189
ar2, ar3 subinstr 199
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 199
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 198, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 198
arl0 init 0.0
ar0, ar1 subinstr 191
ar2, ar3 subinstr 197
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 197
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 196, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 196
arl0 init 0.0
ar0, ar1 subinstr 193
ar2, ar3 subinstr 195
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 195
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 194, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 194
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 193
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 192, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 192
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 191
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 190, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 190
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 189
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 188, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 188
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 187
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 186, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 186
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 185
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 184, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 184
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 183
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 182, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 182
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.03)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 181
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 180, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 180
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 179
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 178, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 178
arl0 init 0.0
ar0, ar1 subinstr 177
ar2 = (1.2 * ar0)
ar0 = (1.2 * ar1)
ar1 = (ar2 + ar0)
ar0 = (ar1 / 2.0)
ar1 oscil3 1.0, 0.15, 1
ar2 = (0.5 * ar1)
ar1 = (0.5 + ar2)
ar2, ar3 pan2 ar0, ar1
arl0 = ar2
ar0 = arl0
S19 sprintf "p1_%d", p4
 chnmix ar0, S19
arl1 init 0.0
arl1 = ar3
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 177
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 176, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 176
arl0 init 0.0
ar0, ar1 subinstr 151
ar2, ar3 subinstr 175
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 175
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 174, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 174
arl0 init 0.0
ar0, ar1 subinstr 157
ar2, ar3 subinstr 173
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 173
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 172, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 172
arl0 init 0.0
ar0, ar1 subinstr 163
ar2, ar3 subinstr 171
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 171
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 170, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 170
arl0 init 0.0
ar0, ar1 subinstr 169
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 169
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 168, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 168
arl0 init 0.0
ar0, ar1 subinstr 165
ar2, ar3 subinstr 167
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 167
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 166, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 166
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 165
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 164, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 164
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 163
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 162, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 162
arl0 init 0.0
ar0, ar1 subinstr 159
ar2, ar3 subinstr 161
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 161
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 160, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 160
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 159
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 158, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 158
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.08)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 157
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 156, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 156
arl0 init 0.0
ar0, ar1 subinstr 153
ar2, ar3 subinstr 155
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 155
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 154, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 154
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 153
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 152, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 152
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.06)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 151
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 150, 1.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 150
arl0 init 0.0
ar0, ar1 subinstr 147
ar2, ar3 subinstr 149
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 149
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 148, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 148
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 147
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 146, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 146
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.04)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 145
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 144, 0.0, 8.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 144
arl0 init 0.0
ar0, ar1 subinstr 107
ar2, ar3 subinstr 143
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 143
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 142, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 142
arl0 init 0.0
ar0, ar1 subinstr 117
ar2, ar3 subinstr 141
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 141
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 140, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 140
arl0 init 0.0
ar0, ar1 subinstr 127
ar2, ar3 subinstr 139
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 139
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 138, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 138
arl0 init 0.0
ar0, ar1 subinstr 137
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 137
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 136, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 136
arl0 init 0.0
ar0, ar1 subinstr 129
ar2, ar3 subinstr 135
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 135
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 134, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 134
arl0 init 0.0
ar0, ar1 subinstr 131
ar2, ar3 subinstr 133
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 133
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 132, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 132
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 131
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 130, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 130
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 129
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 128, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 128
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.09)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 127
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 126, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 126
arl0 init 0.0
ar0, ar1 subinstr 119
ar2, ar3 subinstr 125
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 125
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 124, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 124
arl0 init 0.0
ar0, ar1 subinstr 121
ar2, ar3 subinstr 123
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 123
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 122, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 122
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 121
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 120, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 120
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.11)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 119
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 118, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 118
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(8.11)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 117
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 116, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 116
arl0 init 0.0
ar0, ar1 subinstr 109
ar2, ar3 subinstr 115
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 115
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 114, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 114
arl0 init 0.0
ar0, ar1 subinstr 111
ar2, ar3 subinstr 113
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 113
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 112, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 112
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 111
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 110, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 110
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 109
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 108, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 108
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 107
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 106, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 106
arl0 init 0.0
ar0, ar1 subinstr 99
ar2, ar3 subinstr 105
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 105
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 104, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 104
arl0 init 0.0
ar0, ar1 subinstr 101
ar2, ar3 subinstr 103
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 103
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 102, 0.25, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 102
arl0 init 0.0
arl0 = 0.0
ar0 = arl0
S7 sprintf "p1_%d", p4
 chnmix ar0, S7
arl1 init 0.0
arl1 = 0.0
ar0 = arl1
S16 sprintf "p2_%d", p4
 chnmix ar0, S16
S19 sprintf "alive_%d", p4
kr0 chnget S19
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S19
endin

instr 101
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 100, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 100
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 99
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 98, 0.0, 0.25, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 98
arl0 init 0.0
ar0 madsr 1.0e-2, 0.35, 0.0, 0.0
kr0 = cpspch(9.01)
ar1 oscil3 1.0, kr0, 2
ar2 = (ar0 * ar1)
arl0 = ar2
ar0 = arl0
S11 sprintf "p1_%d", p4
 chnmix ar0, S11
arl1 init 0.0
arl1 = ar2
ar0 = arl1
S20 sprintf "p2_%d", p4
 chnmix ar0, S20
S23 sprintf "alive_%d", p4
kr0 chnget S23
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S23
endin

instr 97
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 96, 48.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 96
arl0 init 0.0
if (0.0 >= 51.9975) then
    ir3 = 0.0
else
    ir3 = 51.9975
endif
kr0 linseg 0.0, 2.5e-3, 1.0, ir3, 1.0, 4.0, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 95
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 95
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 94, 0.0, 56.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 94
arl0 init 0.0
kr0 linseg 0.0, 1.0, 1.0, 1.0, 1.0
ar0 upsamp kr0
ar1, ar2 subinstr 93
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
kr0 = semitone(-1.0)
fr1 pvscale fr0, kr0
ar1 pvsynth fr1
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S15 sprintf "p1_%d", p4
 chnmix ar1, S15
arl1 init 0.0
fr0 pvsanal ar2, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, kr0
ar1 pvsynth fr1
ar2 = (ar0 * ar1)
arl1 = ar2
ar0 = arl1
S29 sprintf "p2_%d", p4
 chnmix ar0, S29
S32 sprintf "alive_%d", p4
kr0 chnget S32
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S32
endin

instr 93
krl0 init 10.0
ir3 FreePort 
ir5 filelen "samples/GFlute Riff Cycle Hack 02.wav"
kr0 = (1.0 / ir5)
kr1 metro kr0
if (kr1 == 1.0) then
    krl0 = 2
     event "i", 92, 0.0, ir5, ir3
endif
S16 sprintf "p1_%d", ir3
ar0 chnget S16
S19 sprintf "p2_%d", ir3
ar1 chnget S19
 chnclear S16
 chnclear S19
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S42 sprintf "alive_%d", ir3
 chnset kr0, S42
endin

instr 92
arl0 init 0.0
ar0, ar1 diskin2 "samples/GFlute Riff Cycle Hack 02.wav", 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 91
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 90, 16.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 90
arl0 init 0.0
ar0, ar1 subinstr 69
ar2, ar3 subinstr 89
ar4 = (ar0 + ar2)
arl0 = ar4
ar0 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar0, S12
arl1 init 0.0
ar0 = (ar1 + ar3)
arl1 = ar0
ar0 = arl1
S24 sprintf "p2_%d", p4
 chnmix ar0, S24
S27 sprintf "alive_%d", p4
kr0 chnget S27
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S27
endin

instr 89
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 88, 32.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 88
arl0 init 0.0
ar0, ar1 subinstr 87
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 87
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 86, 52.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 86
arl0 init 0.0
if (0.0 >= 51.9975) then
    ir3 = 0.0
else
    ir3 = 51.9975
endif
kr0 linseg 0.0, 2.5e-3, 1.0, ir3, 1.0, 4.0, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 85
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 85
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 84, 0.0, 56.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 84
arl0 init 0.0
ar0, ar1 subinstr 73
ar2, ar3 reverbsc ar0, ar1, 0.6, 12000.0
ar4 = (ar0 + ar2)
ar0 = (1.3 * ar4)
ar2, ar4 subinstr 79
ar5 = (ar0 + ar2)
ar0, ar2 subinstr 83
ar6 = (0.8 * ar0)
ar0 = (0.8 * ar2)
ar2, ar7 reverbsc ar6, ar0, 0.9, 12000.0
ar8 = (ar6 + ar2)
ar2 = (ar5 + ar8)
arl0 = ar2
ar2 = arl0
S26 sprintf "p1_%d", p4
 chnmix ar2, S26
arl1 init 0.0
ar2 = (ar1 + ar3)
ar1 = (1.3 * ar2)
ar2 = (ar1 + ar4)
ar1 = (ar0 + ar7)
ar0 = (ar2 + ar1)
arl1 = ar0
ar0 = arl1
S43 sprintf "p2_%d", p4
 chnmix ar0, S43
S46 sprintf "alive_%d", p4
kr0 chnget S46
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S46
endin

instr 83
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 82, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 82
arl0 init 0.0
if (0.0 >= 3.0) then
    ir3 = 0.0
else
    ir3 = 3.0
endif
kr0 linseg 0.0, 0.25, 1.0, ir3, 1.0, 0.75, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 81
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 81
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 80, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 80
arl0 init 0.0
ar0, ar1 diskin2 "samples/Breakdown Fast.wav", 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 79
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 78, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 78
arl0 init 0.0
ar0, ar1 subinstr 77
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 77
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 76, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 76
arl0 init 0.0
ar0, ar1 subinstr 75
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 75
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 74, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 74
arl0 init 0.0
ar0, ar1 diskin2 "samples/Egg Shaker 02.wav", 2.0, 0.0, 1.0
fr0 pvsanal ar0, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, 0.5
ar0 pvsynth fr1
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, 0.5
ar1 pvsynth fr1
ar2 = (ar0 + ar1)
ar0 = (ar2 / 2.0)
ar1 oscil3 1.0, 1.0, 1
ar2 = (0.5 * ar1)
ar1 = (0.5 + ar2)
ar2, ar3 pan2 ar0, ar1
arl0 = ar2
ar0 = arl0
S23 sprintf "p1_%d", p4
 chnmix ar0, S23
arl1 init 0.0
arl1 = ar3
ar0 = arl1
S33 sprintf "p2_%d", p4
 chnmix ar0, S33
S36 sprintf "alive_%d", p4
kr0 chnget S36
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S36
endin

instr 73
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 72, 0.0, 2.0, ir3
     event "i", 72, 0.75, 2.0, ir3
     event "i", 72, 1.5, 2.0, ir3
     event "i", 72, 2.0, 2.0, ir3
     event "i", 72, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 72
arl0 init 0.0
ar0, ar1 subinstr 71
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 71
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 70, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 70
arl0 init 0.0
ar0, ar1 diskin2 "samples/Bass Tubano.wav", 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 69
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 68, 0.0, 32.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 68
arl0 init 0.0
ar0, ar1 subinstr 57
ar2, ar3 reverbsc ar0, ar1, 0.6, 12000.0
ar4 = (ar0 + ar2)
ar0 = (1.3 * ar4)
ar2, ar4 subinstr 63
ar5 = (ar0 + ar2)
ar0, ar2 subinstr 67
ar6 = (0.8 * ar0)
ar0 = (0.8 * ar2)
ar2, ar7 reverbsc ar6, ar0, 0.9, 12000.0
ar8 = (ar6 + ar2)
ar2 = (ar5 + ar8)
arl0 = ar2
ar2 = arl0
S26 sprintf "p1_%d", p4
 chnmix ar2, S26
arl1 init 0.0
ar2 = (ar1 + ar3)
ar1 = (1.3 * ar2)
ar2 = (ar1 + ar4)
ar1 = (ar0 + ar7)
ar0 = (ar2 + ar1)
arl1 = ar0
ar0 = arl1
S43 sprintf "p2_%d", p4
 chnmix ar0, S43
S46 sprintf "alive_%d", p4
kr0 chnget S46
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S46
endin

instr 67
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.125
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 66, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 66
arl0 init 0.0
if (0.0 >= 3.0) then
    ir3 = 0.0
else
    ir3 = 3.0
endif
kr0 linseg 0.0, 0.25, 1.0, ir3, 1.0, 0.75, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 65
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 65
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 64, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 64
arl0 init 0.0
ar0, ar1 diskin2 "samples/Breakdown Fast.wav", 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 63
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 62, 0.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 62
arl0 init 0.0
ar0, ar1 subinstr 61
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 61
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 60, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 60
arl0 init 0.0
ar0, ar1 subinstr 59
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 59
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 58, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 58
arl0 init 0.0
ar0, ar1 diskin2 "samples/Egg Shaker 02.wav", 2.0, 0.0, 1.0
fr0 pvsanal ar0, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, 0.5
ar0 pvsynth fr1
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, 0.5
ar1 pvsynth fr1
ar2 = (ar0 + ar1)
ar0 = (ar2 / 2.0)
ar1 oscil3 1.0, 1.0, 1
ar2 = (0.5 * ar1)
ar1 = (0.5 + ar2)
ar2, ar3 pan2 ar0, ar1
arl0 = ar2
ar0 = arl0
S23 sprintf "p1_%d", p4
 chnmix ar0, S23
arl1 init 0.0
arl1 = ar3
ar0 = arl1
S33 sprintf "p2_%d", p4
 chnmix ar0, S33
S36 sprintf "alive_%d", p4
kr0 chnget S36
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S36
endin

instr 57
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 10
     event "i", 56, 0.0, 2.0, ir3
     event "i", 56, 0.75, 2.0, ir3
     event "i", 56, 1.5, 2.0, ir3
     event "i", 56, 2.0, 2.0, ir3
     event "i", 56, 3.5, 2.0, ir3
endif
S22 sprintf "p1_%d", ir3
ar0 chnget S22
S25 sprintf "p2_%d", ir3
ar1 chnget S25
 chnclear S22
 chnclear S25
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S48 sprintf "alive_%d", ir3
 chnset kr0, S48
endin

instr 56
arl0 init 0.0
ar0, ar1 subinstr 55
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 55
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 54, 0.0, 2.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 54
arl0 init 0.0
ar0, ar1 diskin2 "samples/Bass Tubano.wav", 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 53
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 52, 0.0, 64.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 52
arl0 init 0.0
ar0, ar1 subinstr 31
ar2, ar3 subinstr 35
ar4 = (ar0 + ar2)
ar0, ar2 subinstr 41
ar5 = (ar4 + ar0)
ar0, ar4 subinstr 47
ar6 = (ar5 + ar0)
ar0, ar5 subinstr 51
ar7 = (ar0 + ar5)
ar0 = (ar7 / 2.0)
ar5 oscil3 1.0, 0.1, 1
ar7 = (0.5 * ar5)
ar5 = (0.5 + ar7)
ar7, ar8 pan2 ar0, ar5
ar0 = (ar6 + ar7)
ar5 = (0.7 * ar0)
arl0 = ar5
ar0 = arl0
S30 sprintf "p1_%d", p4
 chnmix ar0, S30
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (ar0 + ar2)
ar0 = (ar1 + ar4)
ar1 = (ar0 + ar8)
ar0 = (0.7 * ar1)
arl1 = ar0
ar0 = arl1
S49 sprintf "p2_%d", p4
 chnmix ar0, S49
S52 sprintf "alive_%d", p4
kr0 chnget S52
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S52
endin

instr 51
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.3333333333333333
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 50, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 50
arl0 init 0.0
if (0.0 >= 3.9) then
    ir3 = 0.0
else
    ir3 = 3.9
endif
kr0 linseg 0.0, 2.5e-2, 1.0, ir3, 1.0, 7.5e-2, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 49
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 49
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 48, 0.0, 4.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 48
arl0 init 0.0
ar0, ar1 diskin2 "samples/Ethereal Vox 08.wav", -1.0, 6.0, 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 47
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 46, 2.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 46
arl0 init 0.0
ar0, ar1 subinstr 45
ar2, ar3 reverbsc ar0, ar1, 0.8, 12000.0
ar4 = (ar0 + ar2)
ar0 = (0.7 * ar4)
arl0 = ar0
ar0 = arl0
S14 sprintf "p1_%d", p4
 chnmix ar0, S14
arl1 init 0.0
ar0 = (ar1 + ar3)
ar1 = (0.7 * ar0)
arl1 = ar1
ar0 = arl1
S26 sprintf "p2_%d", p4
 chnmix ar0, S26
S29 sprintf "alive_%d", p4
kr0 chnget S29
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S29
endin

instr 45
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.4
if (kr0 == 1.0) then
    krl0 = 4
     event "i", 44, 0.0, 0.5, ir3
     event "i", 44, 1.75, 0.5, ir3
endif
S16 sprintf "p1_%d", ir3
ar0 chnget S16
S19 sprintf "p2_%d", ir3
ar1 chnget S19
 chnclear S16
 chnclear S19
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S42 sprintf "alive_%d", ir3
 chnset kr0, S42
endin

instr 44
arl0 init 0.0
if (0.0 >= 0.39999999999999997) then
    ir3 = 0.0
else
    ir3 = 0.39999999999999997
endif
kr0 linseg 0.0, 2.5e-2, 1.0, ir3, 1.0, 7.5e-2, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 43
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 43
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 42, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 42
arl0 init 0.0
ar0, ar1 diskin2 "samples/Ethereal Vox 08.wav", 1.0, 3.0, 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 41
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 40, 2.5, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 40
arl0 init 0.0
ar0, ar1 subinstr 39
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 39
krl0 init 10.0
ir3 FreePort 
kr0 metro 1.0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 38, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 38
arl0 init 0.0
if (0.0 >= 0.39999999999999997) then
    ir3 = 0.0
else
    ir3 = 0.39999999999999997
endif
kr0 linseg 0.0, 2.5e-2, 1.0, ir3, 1.0, 7.5e-2, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 37
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 37
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 36, 0.0, 0.5, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 36
arl0 init 0.0
ar0, ar1 diskin2 "samples/Ethereal Vox 08.wav", 1.0, 0.8, 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 35
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.5
if (kr0 == 1.0) then
    krl0 = 6
     event "i", 34, 0.0, 0.3, ir3
     event "i", 34, 1.0, 0.3, ir3
     event "i", 34, 1.5, 0.3, ir3
endif
S18 sprintf "p1_%d", ir3
ar0 chnget S18
S21 sprintf "p2_%d", ir3
ar1 chnget S21
 chnclear S18
 chnclear S21
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S44 sprintf "alive_%d", ir3
 chnset kr0, S44
endin

instr 34
arl0 init 0.0
if (0.0 >= 0.19999999999999996) then
    ir3 = 0.0
else
    ir3 = 0.19999999999999996
endif
kr0 linseg 0.0, 2.5e-2, 1.0, ir3, 1.0, 7.5e-2, 0.0, 1.0, 0.0
ar0 upsamp kr0
ar1, ar2 subinstr 33
ar3 = (ar0 * ar1)
arl0 = ar3
ar1 = arl0
S12 sprintf "p1_%d", p4
 chnmix ar1, S12
arl1 init 0.0
ar1 = (ar0 * ar2)
arl1 = ar1
ar0 = arl1
S23 sprintf "p2_%d", p4
 chnmix ar0, S23
S26 sprintf "alive_%d", p4
kr0 chnget S26
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S26
endin

instr 33
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 32, 0.0, 0.3, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 32
arl0 init 0.0
ar0, ar1 diskin2 "samples/Ethereal Vox 08.wav", 1.0, 0.0, 1.0
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 31
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 30, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 30
arl0 init 0.0
ar0 oscil3 1.0, 0.1, 1
ar1 = (0.5 * ar0)
ar0 = (0.5 + ar1)
ar1 = (1.5 * ar0)
ar0, ar2 subinstr 21
ar3, ar4 subinstr 25
ar5 = (ar0 + ar3)
ar0, ar3 subinstr 29
ar6 = (ar5 + ar0)
ar0 = (ar6 * 0.3333333333333333)
ar5 = (ar2 + ar4)
ar2 = (ar5 + ar3)
ar3 = (ar2 * 0.3333333333333333)
ar2, ar4 reverbsc ar0, ar3, 0.99, 12000.0
ar5 = (ar0 + ar2)
ar0 = (ar1 * ar5)
arl0 = ar0
ar0 = arl0
S30 sprintf "p1_%d", p4
 chnmix ar0, S30
arl1 init 0.0
ar0 = (ar3 + ar4)
ar2 = (ar1 * ar0)
arl1 = ar2
ar0 = arl1
S42 sprintf "p2_%d", p4
 chnmix ar0, S42
S45 sprintf "alive_%d", p4
kr0 chnget S45
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S45
endin

instr 29
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 28, 4.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 28
arl0 init 0.0
ar0, ar1 subinstr 27
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 27
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.23529411764705882
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 26, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 26
arl0 init 0.0
ar0, ar1 diskin2 "samples/Celtic Voice 01.wav", 1.0
fr0 pvsanal ar0, 1024.0, 256.0, 1024.0, 1.0
kr0 = semitone(18.0)
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl0 = ar0
ar0 = arl0
S13 sprintf "p1_%d", p4
 chnmix ar0, S13
arl1 init 0.0
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl1 = ar0
ar0 = arl1
S26 sprintf "p2_%d", p4
 chnmix ar0, S26
S29 sprintf "alive_%d", p4
kr0 chnget S29
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S29
endin

instr 25
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 24, 8.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 24
arl0 init 0.0
ar0, ar1 subinstr 23
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 23
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.19047619047619047
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 22, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 22
arl0 init 0.0
ar0, ar1 diskin2 "samples/Celtic Voice 01.wav", 1.0
fr0 pvsanal ar0, 1024.0, 256.0, 1024.0, 1.0
kr0 = semitone(14.0)
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl0 = ar0
ar0 = arl0
S13 sprintf "p1_%d", p4
 chnmix ar0, S13
arl1 init 0.0
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl1 = ar0
ar0 = arl1
S26 sprintf "p2_%d", p4
 chnmix ar0, S26
S29 sprintf "alive_%d", p4
kr0 chnget S29
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S29
endin

instr 21
krl0 init 10.0
ir3 FreePort 
ar0 mpulse 1.0, 0.0, 0.0
kr0 downsamp ar0
if (kr0 == 1.0) then
    krl0 = 2
     event "i", 20, 0.0, -1.0, ir3
endif
S14 sprintf "p1_%d", ir3
ar0 chnget S14
S17 sprintf "p2_%d", ir3
ar1 chnget S17
 chnclear S14
 chnclear S17
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S40 sprintf "alive_%d", ir3
 chnset kr0, S40
endin

instr 20
arl0 init 0.0
ar0, ar1 subinstr 19
arl0 = ar0
ar0 = arl0
S9 sprintf "p1_%d", p4
 chnmix ar0, S9
arl1 init 0.0
arl1 = ar1
ar0 = arl1
S19 sprintf "p2_%d", p4
 chnmix ar0, S19
S22 sprintf "alive_%d", p4
kr0 chnget S22
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S22
endin

instr 19
krl0 init 10.0
ir3 FreePort 
kr0 metro 0.25
if (kr0 == 1.0) then
    krl0 = 2
    ir10 filelen "samples/Celtic Voice 01.wav"
     event "i", 18, 0.0, ir10, ir3
endif
S15 sprintf "p1_%d", ir3
ar0 chnget S15
S18 sprintf "p2_%d", ir3
ar1 chnget S18
 chnclear S15
 chnclear S18
arl1 init 0.0
arl2 init 0.0
arl1 = ar0
arl2 = ar1
ar0 = arl1
ar1 = arl2
 outs ar0, ar1
kr0 = krl0
S41 sprintf "alive_%d", ir3
 chnset kr0, S41
endin

instr 18
arl0 init 0.0
ar0, ar1 diskin2 "samples/Celtic Voice 01.wav", 1.0
fr0 pvsanal ar0, 1024.0, 256.0, 1024.0, 1.0
kr0 = semitone(11.0)
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl0 = ar0
ar0 = arl0
S13 sprintf "p1_%d", p4
 chnmix ar0, S13
arl1 init 0.0
fr0 pvsanal ar1, 1024.0, 256.0, 1024.0, 1.0
fr1 pvscale fr0, kr0
ar0 pvsynth fr1
arl1 = ar0
ar0 = arl1
S26 sprintf "p2_%d", p4
 chnmix ar0, S26
S29 sprintf "alive_%d", p4
kr0 chnget S29
if (kr0 < 0.0) then
     turnoff 
endif
kr1 = (kr0 - 1.0)
 chnset kr1, S29
endin

</CsInstruments>

<CsScore>

f1 0 8192 10  1.0
f2 0 8192 10  1.0 0.5 0.0 0.1

f0 604800.0

i 1885 0.0 -1.0 
i 1884 0.0 -1.0 
i 1882 0.0 -1.0 

</CsScore>

</CsoundSynthesizer>