

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue May 30 08:13:09 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 04/07/2022 GMT
    17                           ; 
    18                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   007FDD                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _interfaz
    56   007FDD  08                 	db	8
    57   000000                     _LATD	set	3980
    58   000000                     _RB4	set	31756
    59   000000                     _TRISB	set	3987
    60   000000                     _LATE0	set	31848
    61   000000                     _TRISD	set	3989
    62   000000                     _LATB	set	3978
    63   000000                     _RC6	set	31766
    64                           
    65                           ; #config settings
    66                           
    67                           	psect	cinit
    68   007FE8                     __pcinit:
    69                           	callstack 0
    70   007FE8                     start_initialization:
    71                           	callstack 0
    72   007FE8                     __initialization:
    73                           	callstack 0
    74                           
    75                           ; Initialize objects allocated to COMRAM (1 bytes)
    76                           ; load TBLPTR registers with __pidataCOMRAM
    77   007FE8  0EDD               	movlw	low __pidataCOMRAM
    78   007FEA  6EF6               	movwf	tblptrl,c
    79   007FEC  0E7F               	movlw	high __pidataCOMRAM
    80   007FEE  6EF7               	movwf	tblptrh,c
    81   007FF0  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    82   007FF2  6EF8               	movwf	tblptru,c
    83   007FF4  0009               	tblrd		*+	;fetch initializer
    84   007FF6  CFF5 F001          	movff	tablat,__pdataCOMRAM
    85   007FFA                     end_of_initialization:
    86                           	callstack 0
    87   007FFA                     __end_of__initialization:
    88                           	callstack 0
    89   007FFA  0100               	movlb	0
    90   007FFC  EFEF  F03F         	goto	_main	;jump to C main() function
    91                           
    92                           	psect	dataCOMRAM
    93   000001                     __pdataCOMRAM:
    94                           	callstack 0
    95   000001                     _interfaz:
    96                           	callstack 0
    97   000001                     	ds	1
    98                           
    99                           	psect	cstackCOMRAM
   100   000000                     __pcstackCOMRAM:
   101                           	callstack 0
   102   000000                     
   103                           ; 1 bytes @ 0x0
   104 ;;
   105 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   106 ;;
   107 ;; *************** function _main *****************
   108 ;; Defined at:
   109 ;;		line 13 in file "Proyecto.c"
   110 ;; Parameters:    Size  Location     Type
   111 ;;		None
   112 ;; Auto vars:     Size  Location     Type
   113 ;;		None
   114 ;; Return value:  Size  Location     Type
   115 ;;                  1    wreg      void 
   116 ;; Registers used:
   117 ;;		wreg, status,2
   118 ;; Tracked objects:
   119 ;;		On entry : 0/0
   120 ;;		On exit  : 0/0
   121 ;;		Unchanged: 0/0
   122 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   123 ;;      Params:         0       0       0       0       0       0       0       0       0
   124 ;;      Locals:         0       0       0       0       0       0       0       0       0
   125 ;;      Temps:          0       0       0       0       0       0       0       0       0
   126 ;;      Totals:         0       0       0       0       0       0       0       0       0
   127 ;;Total ram usage:        0 bytes
   128 ;; This function calls:
   129 ;;		Nothing
   130 ;; This function is called by:
   131 ;;		Startup code after reset
   132 ;; This function uses a non-reentrant model
   133 ;;
   134                           
   135                           	psect	text0
   136   007FDE                     __ptext0:
   137                           	callstack 0
   138   007FDE                     _main:
   139                           	callstack 31
   140                           
   141                           ;Proyecto.c: 15: TRISB = 0;
   142                           
   143                           ;incstack = 0
   144   007FDE  0E00               	movlw	0
   145   007FE0  6E93               	movwf	147,c	;volatile
   146                           
   147                           ;Proyecto.c: 16: TRISD = 0;
   148   007FE2  0E00               	movlw	0
   149   007FE4  6E95               	movwf	149,c	;volatile
   150   007FE6                     l97:
   151   007FE6  D7FF               	goto	l97
   152   007FE8                     __end_of_main:
   153                           	callstack 0
   154   000000                     
   155                           	psect	rparam
   156   000000                     
   157                           	psect	idloc
   158                           
   159                           ;Config register IDLOC0 @ 0x200000
   160                           ;	unspecified, using default values
   161   200000                     	org	2097152
   162   200000  FF                 	db	255
   163                           
   164                           ;Config register IDLOC1 @ 0x200001
   165                           ;	unspecified, using default values
   166   200001                     	org	2097153
   167   200001  FF                 	db	255
   168                           
   169                           ;Config register IDLOC2 @ 0x200002
   170                           ;	unspecified, using default values
   171   200002                     	org	2097154
   172   200002  FF                 	db	255
   173                           
   174                           ;Config register IDLOC3 @ 0x200003
   175                           ;	unspecified, using default values
   176   200003                     	org	2097155
   177   200003  FF                 	db	255
   178                           
   179                           ;Config register IDLOC4 @ 0x200004
   180                           ;	unspecified, using default values
   181   200004                     	org	2097156
   182   200004  FF                 	db	255
   183                           
   184                           ;Config register IDLOC5 @ 0x200005
   185                           ;	unspecified, using default values
   186   200005                     	org	2097157
   187   200005  FF                 	db	255
   188                           
   189                           ;Config register IDLOC6 @ 0x200006
   190                           ;	unspecified, using default values
   191   200006                     	org	2097158
   192   200006  FF                 	db	255
   193                           
   194                           ;Config register IDLOC7 @ 0x200007
   195                           ;	unspecified, using default values
   196   200007                     	org	2097159
   197   200007  FF                 	db	255
   198                           
   199                           	psect	config
   200                           
   201                           ;Config register CONFIG1L @ 0x300000
   202                           ;	unspecified, using default values
   203                           ;	PLL Prescaler Selection bits
   204                           ;	PLLDIV = 0x0, unprogrammed default
   205                           ;	System Clock Postscaler Selection bits
   206                           ;	CPUDIV = 0x0, unprogrammed default
   207                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   208                           ;	USBDIV = 0x0, unprogrammed default
   209   300000                     	org	3145728
   210   300000  00                 	db	0
   211                           
   212                           ;Config register CONFIG1H @ 0x300001
   213                           ;	unspecified, using default values
   214                           ;	Oscillator Selection bits
   215                           ;	FOSC = 0x5, unprogrammed default
   216                           ;	Fail-Safe Clock Monitor Enable bit
   217                           ;	FCMEN = 0x0, unprogrammed default
   218                           ;	Internal/External Oscillator Switchover bit
   219                           ;	IESO = 0x0, unprogrammed default
   220   300001                     	org	3145729
   221   300001  05                 	db	5
   222                           
   223                           ;Config register CONFIG2L @ 0x300002
   224                           ;	unspecified, using default values
   225                           ;	Power-up Timer Enable bit
   226                           ;	PWRT = 0x1, unprogrammed default
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOR = 0x3, unprogrammed default
   229                           ;	Brown-out Reset Voltage bits
   230                           ;	BORV = 0x3, unprogrammed default
   231                           ;	USB Voltage Regulator Enable bit
   232                           ;	VREGEN = 0x0, unprogrammed default
   233   300002                     	org	3145730
   234   300002  1F                 	db	31
   235                           
   236                           ;Config register CONFIG2H @ 0x300003
   237                           ;	unspecified, using default values
   238                           ;	Watchdog Timer Enable bit
   239                           ;	WDT = 0x1, unprogrammed default
   240                           ;	Watchdog Timer Postscale Select bits
   241                           ;	WDTPS = 0xF, unprogrammed default
   242   300003                     	org	3145731
   243   300003  1F                 	db	31
   244                           
   245                           ; Padding undefined space
   246   300004                     	org	3145732
   247   300004  FF                 	db	255
   248                           
   249                           ;Config register CONFIG3H @ 0x300005
   250                           ;	unspecified, using default values
   251                           ;	CCP2 MUX bit
   252                           ;	CCP2MX = 0x1, unprogrammed default
   253                           ;	PORTB A/D Enable bit
   254                           ;	PBADEN = 0x1, unprogrammed default
   255                           ;	Low-Power Timer 1 Oscillator Enable bit
   256                           ;	LPT1OSC = 0x0, unprogrammed default
   257                           ;	MCLR Pin Enable bit
   258                           ;	MCLRE = 0x1, unprogrammed default
   259   300005                     	org	3145733
   260   300005  83                 	db	131
   261                           
   262                           ;Config register CONFIG4L @ 0x300006
   263                           ;	unspecified, using default values
   264                           ;	Stack Full/Underflow Reset Enable bit
   265                           ;	STVREN = 0x1, unprogrammed default
   266                           ;	Single-Supply ICSP Enable bit
   267                           ;	LVP = 0x1, unprogrammed default
   268                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   269                           ;	ICPRT = 0x0, unprogrammed default
   270                           ;	Extended Instruction Set Enable bit
   271                           ;	XINST = 0x0, unprogrammed default
   272                           ;	Background Debugger Enable bit
   273                           ;	DEBUG = 0x1, unprogrammed default
   274   300006                     	org	3145734
   275   300006  85                 	db	133
   276                           
   277                           ; Padding undefined space
   278   300007                     	org	3145735
   279   300007  FF                 	db	255
   280                           
   281                           ;Config register CONFIG5L @ 0x300008
   282                           ;	unspecified, using default values
   283                           ;	Code Protection bit
   284                           ;	CP0 = 0x1, unprogrammed default
   285                           ;	Code Protection bit
   286                           ;	CP1 = 0x1, unprogrammed default
   287                           ;	Code Protection bit
   288                           ;	CP2 = 0x1, unprogrammed default
   289                           ;	Code Protection bit
   290                           ;	CP3 = 0x1, unprogrammed default
   291   300008                     	org	3145736
   292   300008  0F                 	db	15
   293                           
   294                           ;Config register CONFIG5H @ 0x300009
   295                           ;	unspecified, using default values
   296                           ;	Boot Block Code Protection bit
   297                           ;	CPB = 0x1, unprogrammed default
   298                           ;	Data EEPROM Code Protection bit
   299                           ;	CPD = 0x1, unprogrammed default
   300   300009                     	org	3145737
   301   300009  C0                 	db	192
   302                           
   303                           ;Config register CONFIG6L @ 0x30000A
   304                           ;	unspecified, using default values
   305                           ;	Write Protection bit
   306                           ;	WRT0 = 0x1, unprogrammed default
   307                           ;	Write Protection bit
   308                           ;	WRT1 = 0x1, unprogrammed default
   309                           ;	Write Protection bit
   310                           ;	WRT2 = 0x1, unprogrammed default
   311                           ;	Write Protection bit
   312                           ;	WRT3 = 0x1, unprogrammed default
   313   30000A                     	org	3145738
   314   30000A  0F                 	db	15
   315                           
   316                           ;Config register CONFIG6H @ 0x30000B
   317                           ;	unspecified, using default values
   318                           ;	Configuration Register Write Protection bit
   319                           ;	WRTC = 0x1, unprogrammed default
   320                           ;	Boot Block Write Protection bit
   321                           ;	WRTB = 0x1, unprogrammed default
   322                           ;	Data EEPROM Write Protection bit
   323                           ;	WRTD = 0x1, unprogrammed default
   324   30000B                     	org	3145739
   325   30000B  E0                 	db	224
   326                           
   327                           ;Config register CONFIG7L @ 0x30000C
   328                           ;	unspecified, using default values
   329                           ;	Table Read Protection bit
   330                           ;	EBTR0 = 0x1, unprogrammed default
   331                           ;	Table Read Protection bit
   332                           ;	EBTR1 = 0x1, unprogrammed default
   333                           ;	Table Read Protection bit
   334                           ;	EBTR2 = 0x1, unprogrammed default
   335                           ;	Table Read Protection bit
   336                           ;	EBTR3 = 0x1, unprogrammed default
   337   30000C                     	org	3145740
   338   30000C  0F                 	db	15
   339                           
   340                           ;Config register CONFIG7H @ 0x30000D
   341                           ;	unspecified, using default values
   342                           ;	Boot Block Table Read Protection bit
   343                           ;	EBTRB = 0x1, unprogrammed default
   344   30000D                     	org	3145741
   345   30000D  40                 	db	64
   346                           tosu	equ	0xFFF
   347                           tosh	equ	0xFFE
   348                           tosl	equ	0xFFD
   349                           stkptr	equ	0xFFC
   350                           pclatu	equ	0xFFB
   351                           pclath	equ	0xFFA
   352                           pcl	equ	0xFF9
   353                           tblptru	equ	0xFF8
   354                           tblptrh	equ	0xFF7
   355                           tblptrl	equ	0xFF6
   356                           tablat	equ	0xFF5
   357                           prodh	equ	0xFF4
   358                           prodl	equ	0xFF3
   359                           indf0	equ	0xFEF
   360                           postinc0	equ	0xFEE
   361                           postdec0	equ	0xFED
   362                           preinc0	equ	0xFEC
   363                           plusw0	equ	0xFEB
   364                           fsr0h	equ	0xFEA
   365                           fsr0l	equ	0xFE9
   366                           wreg	equ	0xFE8
   367                           indf1	equ	0xFE7
   368                           postinc1	equ	0xFE6
   369                           postdec1	equ	0xFE5
   370                           preinc1	equ	0xFE4
   371                           plusw1	equ	0xFE3
   372                           fsr1h	equ	0xFE2
   373                           fsr1l	equ	0xFE1
   374                           bsr	equ	0xFE0
   375                           indf2	equ	0xFDF
   376                           postinc2	equ	0xFDE
   377                           postdec2	equ	0xFDD
   378                           preinc2	equ	0xFDC
   379                           plusw2	equ	0xFDB
   380                           fsr2h	equ	0xFDA
   381                           fsr2l	equ	0xFD9
   382                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      27        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBIGSFRhhh        6A      0       0      21        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       1       1        1.1%
BITBIGSFRll         21      0       0      26        0.0%
BITBIGSFRlhl         7      0       0      25        0.0%
BITBIGSFRhl          5      0       0      23        0.0%
BITBIGSFRlhh         1      0       0      24        0.0%
BITBIGSFRhhl         1      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       1       3        0.0%
DATA                 0      0       1       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue May 30 08:13:09 2023

                     l97 7FE6                      _RB4 007C0C                      _RC6 007C16  
                   _LATB 000F8A                     _LATD 000F8C                     _main 7FDE  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _LATE0 007C68                    _TRISB 000F93                    _TRISD 000F95  
                  tablat 000FF5          __initialization 7FE8             __end_of_main 7FE8  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
           __pdataCOMRAM 0001                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0060  __end_of__initialization 7FFA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FE8                  __ramtop 0800  
                __ptext0 7FDE     end_of_initialization 7FFA            __pidataCOMRAM 7FDD  
    start_initialization 7FE8                 __Hrparam 0000                 __Lrparam 0000  
               _interfaz 0001                 isa$xinst 000000  
