;redcode
;assert 1
	SPL 0, <-2
	SLT 121, 20
	ADD 312, @410
	SPL <100, #60
	SUB 0, @0
	MOV -9, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	ADD -130, 9
	ADD 10, -6
	ADD -130, 9
	MOV 100, @802
	MOV 100, @802
	ADD 10, -6
	SUB @127, 106
	SUB 1, @70
	SUB @127, 106
	SPL <-7, @-30
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-742
	SUB 0, @0
	SUB 17, <702
	MOV -7, <-20
	SUB #-67, -30
	SUB #0, -74
	SUB @121, 8
	MOV -7, <-20
	SUB @-127, <100
	SUB <167, 150
	SUB @0, @2
	SUB #-67, -30
	SUB <167, 150
	SUB @31, <-41
	SUB 8, @12
	ADD 290, 60
	SUB #0, @2
	SUB @129, 106
	SUB @129, 106
	SUB #-67, -30
	JMN 1, @-20
	SUB #-67, -30
	SUB @0, 2
	SUB #-67, -30
	CMP -130, 9
	CMP -130, 9
	ADD #278, 0
	SUB 0, @0
