Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 20:08:49 2022
| Host         : DESKTOP-B3TH0I6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |              21 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------+-------------------------------+------------------+----------------+--------------+
|         Clock Signal        |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------+-------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/U0/clk_out1 |                   | vga_driver/hsync0             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp   |                               |                1 |              1 |         1.00 |
|  vga_driver/VGA_vsync_OBUF  |                   |                               |                3 |              5 |         1.67 |
|  vga_driver/VGA_vsync_OBUF  |                   | add_bb/ball_y[10]_i_1_n_0     |                4 |              5 |         1.25 |
|  vga_driver/VGA_vsync_OBUF  |                   | add_bb/p_1_in0                |                2 |              5 |         2.50 |
|  clk_in_IBUF_BUFG           |                   |                               |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/U0/clk_out1 | vga_driver/eqOp   | vga_driver/v_cnt0             |                3 |             10 |         3.33 |
|  vga_driver/VGA_vsync_OBUF  |                   | add_bb/ball_x_reg[10]_i_1_n_6 |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/U0/clk_out1 |                   | vga_driver/clear              |                3 |             11 |         3.67 |
|  ADC_CS2_OBUF               |                   |                               |                7 |             18 |         2.57 |
|  count_reg[4]               | adc2/count_reg[9] |                               |               10 |             22 |         2.20 |
|  clk_wiz_0_inst/U0/clk_out1 |                   |                               |               12 |             27 |         2.25 |
+-----------------------------+-------------------+-------------------------------+------------------+----------------+--------------+


