
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 45883
Command: open_checkpoint /home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2699.648 ; gain = 0.000 ; free physical = 374961 ; free virtual = 510690
INFO: [Netlist 29-17] Analyzing 5207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3942.762 ; gain = 0.000 ; free physical = 373822 ; free virtual = 509551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2.2 (64-bit) build 3788238
OpenCheckpoint Checksum | Checksum: dbcc949a
----- Checksum: PlaceDB: 00000000 ShapeSum: dbcc949a RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3942.762 ; gain = 1904.754 ; free physical = 373822 ; free virtual = 509551
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4047.484 ; gain = 96.719 ; free physical = 373806 ; free virtual = 509535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[4]_INST_0 into driver instance bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/sol_0_address0[4]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ad26e973

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374076 ; free virtual = 509806
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10597d0e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374077 ; free virtual = 509806
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10e77afc4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374075 ; free virtual = 509804
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10e77afc4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374073 ; free virtual = 509802
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10e77afc4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374073 ; free virtual = 509802
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10e77afc4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4250.422 ; gain = 0.000 ; free physical = 374073 ; free virtual = 509802
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4274.434 ; gain = 0.000 ; free physical = 374075 ; free virtual = 509804
Ending Logic Optimization Task | Checksum: 18705a7f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4274.434 ; gain = 24.012 ; free physical = 374075 ; free virtual = 509804

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4274.434 ; gain = 0.000 ; free physical = 374075 ; free virtual = 509804
Ending Netlist Obfuscation Task | Checksum: 18705a7f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4274.434 ; gain = 0.000 ; free physical = 374075 ; free virtual = 509804
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4274.434 ; gain = 331.672 ; free physical = 374075 ; free virtual = 509804
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 4354.473 ; gain = 80.039 ; free physical = 373827 ; free virtual = 509571
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373783 ; free virtual = 509534
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6c85e85

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373783 ; free virtual = 509534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373783 ; free virtual = 509534

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7320dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373773 ; free virtual = 509524

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373748 ; free virtual = 509500

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373748 ; free virtual = 509500
Phase 1 Placer Initialization | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373739 ; free virtual = 509491

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373729 ; free virtual = 509481

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373729 ; free virtual = 509481

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d2d1b1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373729 ; free virtual = 509481

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 295f056df

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373577 ; free virtual = 509328
Phase 2 Global Placement | Checksum: 295f056df

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373584 ; free virtual = 509336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 295f056df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373585 ; free virtual = 509336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237037441

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373572 ; free virtual = 509323

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26a37603c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373571 ; free virtual = 509322

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26a37603c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373571 ; free virtual = 509322

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c833d88

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373539 ; free virtual = 509291

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11c833d88

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373540 ; free virtual = 509291

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11c833d88

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373540 ; free virtual = 509291
Phase 3 Detail Placement | Checksum: 11c833d88

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373540 ; free virtual = 509291

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11c833d88

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373541 ; free virtual = 509293

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11c833d88

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373552 ; free virtual = 509304

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11c833d88

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373553 ; free virtual = 509304
Phase 4.3 Placer Reporting | Checksum: 11c833d88

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373553 ; free virtual = 509305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373554 ; free virtual = 509305

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373554 ; free virtual = 509305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dd1851f9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373553 ; free virtual = 509305
Ending Placer Task | Checksum: b58e42cd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373553 ; free virtual = 509304
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373702 ; free virtual = 509453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373582 ; free virtual = 509447
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373665 ; free virtual = 509437
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373616 ; free virtual = 509388
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4370.480 ; gain = 0.000 ; free physical = 373665 ; free virtual = 509437
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dc7208a ConstDB: 0 ShapeSum: a7c72243 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "filter_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "filter_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_1_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_1_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "orig_0_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "orig_0_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: f2791006 NumContArr: 8835794e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17aae8954

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 4498.363 ; gain = 120.855 ; free physical = 373396 ; free virtual = 509168

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17aae8954

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 4553.293 ; gain = 175.785 ; free physical = 373337 ; free virtual = 509110

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17aae8954

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 4553.293 ; gain = 175.785 ; free physical = 373337 ; free virtual = 509110
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 70032
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 70032
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: eb8bdfec

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373285 ; free virtual = 509057

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: eb8bdfec

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373285 ; free virtual = 509057
Phase 3 Initial Routing | Checksum: 19002e765

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373252 ; free virtual = 509025

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 740
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7a3e0778

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373238 ; free virtual = 509011
Phase 4 Rip-up And Reroute | Checksum: 7a3e0778

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373238 ; free virtual = 509011

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7a3e0778

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373238 ; free virtual = 509011

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7a3e0778

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373238 ; free virtual = 509011
Phase 6 Post Hold Fix | Checksum: 7a3e0778

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373238 ; free virtual = 509011

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.54224 %
  Global Horizontal Routing Utilization  = 6.44098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y129 -> INT_R_X37Y129
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X70Y146 -> INT_L_X70Y146

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 7a3e0778

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373237 ; free virtual = 509009

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7a3e0778

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 4674.090 ; gain = 296.582 ; free physical = 373235 ; free virtual = 509008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9c63f8f0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 4690.098 ; gain = 312.590 ; free physical = 373228 ; free virtual = 509000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 4690.098 ; gain = 312.590 ; free physical = 373356 ; free virtual = 509129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 4690.098 ; gain = 319.617 ; free physical = 373356 ; free virtual = 509129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4690.098 ; gain = 0.000 ; free physical = 373221 ; free virtual = 509121
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4698.102 ; gain = 8.004 ; free physical = 373308 ; free virtual = 509106
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/stencil/stencil2d/stencil_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 4762.762 ; gain = 56.656 ; free physical = 373168 ; free virtual = 508976
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 5015.461 ; gain = 252.699 ; free physical = 373102 ; free virtual = 508920
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 21:46:42 2025...
