[
  {
    "EventName": "LS_LOCKS.SPEC_LOCK_MAP_COMMIT",
    "EventCode": "0x25",
    "BriefDescription": "Unit Masks ORed. SPEC_LOCK_MAP_COMMIT",
    "PublicDescription": "Unit Masks ORed. SPEC_LOCK_MAP_COMMIT",
    "UMask": "0x8"
  },
  {
    "EventName": "LS_LOCKS.SPEC_LOCK",
    "EventCode": "0x25",
    "BriefDescription": "Unit Masks ORed. SPEC_LOCK",
    "PublicDescription": "Unit Masks ORed. SPEC_LOCK",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_LOCKS.NON_SPEC_LOCK",
    "EventCode": "0x25",
    "BriefDescription": "Unit Masks ORed. NON_SPEC_LOCK",
    "PublicDescription": "Unit Masks ORed. NON_SPEC_LOCK",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_LOCKS.BUS_LOCK",
    "EventCode": "0x25",
    "BriefDescription": "Unit Masks ORed. BUS_LOCK",
    "PublicDescription": "Unit Masks ORed. BUS_LOCK",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_DISPATCH.LD_ST_DISPATCH",
    "EventCode": "0x29",
    "BriefDescription": "Load-op-Stores.",
    "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. Load-op-Stores.",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_DISPATCH.STORE_DISPATCH",
    "EventCode": "0x29",
    "BriefDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. STORE_DISPATCH",
    "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. STORE_DISPATCH",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_DISPATCH.LD_DISPATCH",
    "EventCode": "0x29",
    "BriefDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. LD_DISPATCH",
    "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. LD_DISPATCH",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_STLF",
    "EventCode": "0x35",
    "BriefDescription": "Number of STLF hits."
  },
  {
    "EventName": "LS_DC_ACCESSES",
    "EventCode": "0x40",
    "BriefDescription": "The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event."
  },
  {
    "EventName": "LS_MAB_ALLOC_PIPE.TLB_PIPE_EARLY",
    "EventCode": "0x41",
    "BriefDescription": "MAB Allocation by Pipe. TLB_PIPE_EARLY",
    "PublicDescription": "MAB Allocation by Pipe. TLB_PIPE_EARLY",
    "UMask": "0x10"
  },
  {
    "EventName": "LS_MAB_ALLOC_PIPE.HW_PF",
    "EventCode": "0x41",
    "BriefDescription": "MAB Allocation by Pipe. HW_PF",
    "PublicDescription": "MAB Allocation by Pipe. HW_PF",
    "UMask": "0x8"
  },
  {
    "EventName": "LS_MAB_ALLOC_PIPE.TLB_PIPE_LATE",
    "EventCode": "0x41",
    "BriefDescription": "MAB Allocation by Pipe. TLB_PIPE_LATE",
    "PublicDescription": "MAB Allocation by Pipe. TLB_PIPE_LATE",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_MAB_ALLOC_PIPE.ST_PIPE",
    "EventCode": "0x41",
    "BriefDescription": "MAB Allocation by Pipe. ST_PIPE",
    "PublicDescription": "MAB Allocation by Pipe. ST_PIPE",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_MAB_ALLOC_PIPE.DATA_PIPE",
    "EventCode": "0x41",
    "BriefDescription": "MAB Allocation by Pipe. DATA_PIPE",
    "PublicDescription": "MAB Allocation by Pipe. DATA_PIPE",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD1_GL2_MISS",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD1_GL2_MISS",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD1_GL2_MISS",
    "UMask": "0x80"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD2_ML2_MISS",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD2_ML2_MISS",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD2_ML2_MISS",
    "UMask": "0x40"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD32_KL2_MISS",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD32_KL2_MISS",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD32_KL2_MISS",
    "UMask": "0x20"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD4_KL2_MISS",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD4_KL2_MISS",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD4_KL2_MISS",
    "UMask": "0x10"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD1_GL2_HIT",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD1_GL2_HIT",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD1_GL2_HIT",
    "UMask": "0x8"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD2_ML2_HIT",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD2_ML2_HIT",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD2_ML2_HIT",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD32_KL2_HIT",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD32_KL2_HIT",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD32_KL2_HIT",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_L1_D_TLB_MISS.TLB_RELOAD4_KL2_HIT",
    "EventCode": "0x45",
    "BriefDescription": "L1 DTLB Miss. TLB_RELOAD4_KL2_HIT",
    "PublicDescription": "L1 DTLB Miss. TLB_RELOAD4_KL2_HIT",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_TABLEWALKER.PERF_MON_TABLEWALK_ALLOC_ISIDE1",
    "EventCode": "0x46",
    "BriefDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_ISIDE1",
    "PublicDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_ISIDE1",
    "UMask": "0x8"
  },
  {
    "EventName": "LS_TABLEWALKER.PERF_MON_TABLEWALK_ALLOC_ISIDE0",
    "EventCode": "0x46",
    "BriefDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_ISIDE0",
    "PublicDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_ISIDE0",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_TABLEWALKER.PERF_MON_TABLEWALK_ALLOC_DSIDE1",
    "EventCode": "0x46",
    "BriefDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_DSIDE1",
    "PublicDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_DSIDE1",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_TABLEWALKER.PERF_MON_TABLEWALK_ALLOC_DSIDE0",
    "EventCode": "0x46",
    "BriefDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_DSIDE0",
    "PublicDescription": "Tablewalker allocation. PERF_MON_TABLEWALK_ALLOC_DSIDE0",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_MISAL_ACCESSES",
    "EventCode": "0x47",
    "BriefDescription": "Misaligned loads."
  },
  {
    "EventName": "LS_PREF_INSTR_DISP.PREFETCH_NTA",
    "EventCode": "0x4b",
    "BriefDescription": "Software Prefetch Instructions Dispatched. PREFETCH_NTA",
    "PublicDescription": "Software Prefetch Instructions Dispatched. PREFETCH_NTA",
    "UMask": "0x4"
  },
  {
    "EventName": "LS_PREF_INSTR_DISP.STORE_PREFETCH_W",
    "EventCode": "0x4b",
    "BriefDescription": "Software Prefetch Instructions Dispatched. STORE_PREFETCH_W",
    "PublicDescription": "Software Prefetch Instructions Dispatched. STORE_PREFETCH_W",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_PREF_INSTR_DISP.LOAD_PREFETCH_W",
    "EventCode": "0x4b",
    "BriefDescription": "Prefetch, Prefetch_T0_T1_T2.",
    "PublicDescription": "Software Prefetch Instructions Dispatched. Prefetch, Prefetch_T0_T1_T2.",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_INEF_SW_PREF.MAB_MCH_CNT",
    "EventCode": "0x52",
    "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. MAB_MCH_CNT",
    "PublicDescription": "The number of software prefetches that did not fetch data outside of the processor core. MAB_MCH_CNT",
    "UMask": "0x2"
  },
  {
    "EventName": "LS_INEF_SW_PREF.DATA_PIPE_SW_PF_DC_HIT",
    "EventCode": "0x52",
    "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. DATA_PIPE_SW_PF_DC_HIT",
    "PublicDescription": "The number of software prefetches that did not fetch data outside of the processor core. DATA_PIPE_SW_PF_DC_HIT",
    "UMask": "0x1"
  },
  {
    "EventName": "LS_NOT_HALTED_CYC",
    "EventCode": "0x76",
    "BriefDescription": "Cycles not in Halt."
  }
]