

================================================================
== Vivado HLS Report for 'demodulationFM'
================================================================
* Date:           Wed Apr 29 16:20:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.566 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10797088|  22696969| 0.108 sec | 0.227 sec |  10797088|  22696969|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+----------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+----------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   900000|    900000|         9|          -|          -|  100000|    no    |
        |- Loop 2  |       62|        62|         2|          -|          -|      31|    no    |
        |- Loop 3  |  9597024|   9597024|        96|          -|          -|   99969|    no    |
        | + HConv  |       93|        93|         3|          -|          -|      31|    no    |
        |- Loop 4  |   299997|  12199878|  3 ~ 122 |          -|          -|   99999|    no    |
        +----------+---------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 142
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 10 
9 --> 12 
10 --> 12 
11 --> 12 
12 --> 2 
13 --> 14 15 
14 --> 13 
15 --> 16 20 
16 --> 17 
17 --> 18 15 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 142 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 142 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100000 x i32]* %y_I_V), !map !100"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100000 x i32]* %y_Q_V), !map !106"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1250 x i32]* %y_demod_d_V), !map !110"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%y_demod_d_V_addr = getelementptr [1250 x i32]* %y_demod_d_V, i64 0, i64 0" [demodulation_FM.cpp:74]   --->   Operation 146 'getelementptr' 'y_demod_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%y_Q_V_addr = getelementptr [100000 x i32]* %y_Q_V, i64 0, i64 0" [demodulation_FM.cpp:74]   --->   Operation 147 'getelementptr' 'y_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%y_I_V_addr = getelementptr [100000 x i32]* %y_I_V, i64 0, i64 0" [demodulation_FM.cpp:74]   --->   Operation 148 'getelementptr' 'y_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !116"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind"   --->   Operation 150 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%hwin_I_V = alloca [31 x i32], align 4" [demodulation_FM.cpp:118]   --->   Operation 151 'alloca' 'hwin_I_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%hwin_Q_V = alloca [31 x i32], align 4" [demodulation_FM.cpp:119]   --->   Operation 152 'alloca' 'hwin_Q_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 153 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:86]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ -1194538, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %value_V_4, %15 ]"   --->   Operation 154 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%m_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %m_2, %15 ]"   --->   Operation 155 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.50ns)   --->   "%icmp_ln86 = icmp eq i17 %m_0, -31072" [demodulation_FM.cpp:86]   --->   Operation 156 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 157 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.50ns)   --->   "%m_2 = add i17 %m_0, 1" [demodulation_FM.cpp:86]   --->   Operation 158 'add' 'm_2' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %arrayctor.loop1.preheader.preheader, label %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv" [demodulation_FM.cpp:86]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%lhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_s, i8 0)" [demodulation_FM.cpp:88]   --->   Operation 160 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i40 %lhs_V to i41" [demodulation_FM.cpp:88]   --->   Operation 161 'zext' 'zext_ln728' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.69ns)   --->   "%add_ln1192 = add i41 305801472, %zext_ln728" [demodulation_FM.cpp:88]   --->   Operation 162 'add' 'add_ln1192' <Predicate = (!icmp_ln86)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%value_V_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %add_ln1192, i32 8, i32 39)" [demodulation_FM.cpp:88]   --->   Operation 163 'partselect' 'value_V_3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.54ns)   --->   "%icmp_ln1494 = icmp sgt i32 %value_V_3, 16777216" [demodulation_FM.cpp:89]   --->   Operation 164 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln86)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.78ns)   --->   "%value_V = add i32 -16777216, %value_V_3" [demodulation_FM.cpp:91]   --->   Operation 165 'add' 'value_V' <Predicate = (!icmp_ln86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.63ns)   --->   "%value_V_4 = select i1 %icmp_ln1494, i32 %value_V, i32 %value_V_3" [demodulation_FM.cpp:89]   --->   Operation 166 'select' 'value_V_4' <Predicate = (!icmp_ln86)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %value_V_4, i32 16, i32 31)" [demodulation_FM.cpp:93]   --->   Operation 167 'partselect' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %value_V_4, i32 31)" [demodulation_FM.cpp:93]   --->   Operation 168 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %value_V_4 to i16" [demodulation_FM.cpp:93]   --->   Operation 169 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.49ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [demodulation_FM.cpp:93]   --->   Operation 170 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln86)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.48ns)   --->   "%ret_V_1 = add i16 1, %ret_V" [demodulation_FM.cpp:93]   --->   Operation 171 'add' 'ret_V_1' <Predicate = (!icmp_ln86)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_1" [demodulation_FM.cpp:93]   --->   Operation 172 'select' 'select_ln851' <Predicate = (!icmp_ln86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V" [demodulation_FM.cpp:93]   --->   Operation 173 'select' 'select_ln850' <Predicate = (!icmp_ln86)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%idx_1 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:93]   --->   Operation 174 'trunc' 'idx_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i17 %m_0 to i64" [demodulation_FM.cpp:94]   --->   Operation 175 'zext' 'zext_ln94' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%y_I_V_addr_2 = getelementptr [100000 x i32]* %y_I_V, i64 0, i64 %zext_ln94" [demodulation_FM.cpp:94]   --->   Operation 176 'getelementptr' 'y_I_V_addr_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (2.66ns)   --->   "%value_r_V = load i32* %y_I_V_addr_2, align 4" [demodulation_FM.cpp:94]   --->   Operation 177 'load' 'value_r_V' <Predicate = (!icmp_ln86)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%y_Q_V_addr_2 = getelementptr [100000 x i32]* %y_Q_V, i64 0, i64 %zext_ln94" [demodulation_FM.cpp:95]   --->   Operation 178 'getelementptr' 'y_Q_V_addr_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (2.66ns)   --->   "%value_i_V = load i32* %y_Q_V_addr_2, align 4" [demodulation_FM.cpp:95]   --->   Operation 179 'load' 'value_i_V' <Predicate = (!icmp_ln86)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 180 [1/1] (1.06ns)   --->   "br label %arrayctor.loop1.preheader" [demodulation_FM.cpp:153]   --->   Operation 180 'br' <Predicate = (icmp_ln86)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 181 [1/2] (2.66ns)   --->   "%value_r_V = load i32* %y_I_V_addr_2, align 4" [demodulation_FM.cpp:94]   --->   Operation 181 'load' 'value_r_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 182 [1/2] (2.66ns)   --->   "%value_i_V = load i32* %y_Q_V_addr_2, align 4" [demodulation_FM.cpp:95]   --->   Operation 182 'load' 'value_i_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_3 : Operation 183 [1/1] (1.49ns)   --->   "%icmp_ln42 = icmp eq i16 %select_ln850, 256" [demodulation_FM.cpp:42->demodulation_FM.cpp:96]   --->   Operation 183 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %cos_lookup.exit, label %1" [demodulation_FM.cpp:42->demodulation_FM.cpp:96]   --->   Operation 184 'br' <Predicate = true> <Delay = 1.26>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:46->demodulation_FM.cpp:96]   --->   Operation 185 'bitselect' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp, true" [demodulation_FM.cpp:46->demodulation_FM.cpp:96]   --->   Operation 186 'xor' 'xor_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.49ns)   --->   "%icmp_ln46 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:46->demodulation_FM.cpp:96]   --->   Operation 187 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln42)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46, %xor_ln46" [demodulation_FM.cpp:46->demodulation_FM.cpp:96]   --->   Operation 188 'and' 'and_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (1.26ns)   --->   "br i1 %and_ln46, label %cos_lookup.exit, label %2" [demodulation_FM.cpp:46->demodulation_FM.cpp:96]   --->   Operation 189 'br' <Predicate = (!icmp_ln42)> <Delay = 1.26>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 190 'partselect' 'tmp_1' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.29ns)   --->   "%icmp_ln50 = icmp sgt i10 %tmp_1, 0" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 191 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 192 'partselect' 'tmp_2' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.25ns)   --->   "%icmp_ln50_1 = icmp slt i9 %tmp_2, 1" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 193 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.61ns)   --->   "%and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 194 'and' 'and_ln50' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %and_ln50, label %3, label %4" [demodulation_FM.cpp:50->demodulation_FM.cpp:96]   --->   Operation 195 'br' <Predicate = (!icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:54->demodulation_FM.cpp:96]   --->   Operation 196 'partselect' 'tmp_5' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.25ns)   --->   "%icmp_ln54 = icmp sgt i9 %tmp_5, 0" [demodulation_FM.cpp:54->demodulation_FM.cpp:96]   --->   Operation 197 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (1.49ns)   --->   "%icmp_ln54_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:54->demodulation_FM.cpp:96]   --->   Operation 198 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.61ns)   --->   "%and_ln54 = and i1 %icmp_ln54, %icmp_ln54_1" [demodulation_FM.cpp:54->demodulation_FM.cpp:96]   --->   Operation 199 'and' 'and_ln54' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %and_ln54, label %5, label %6" [demodulation_FM.cpp:54->demodulation_FM.cpp:96]   --->   Operation 200 'br' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 201 'bitselect' 'tmp_6' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 202 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.35ns)   --->   "%sub_ln59 = sub i6 0, %trunc_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 203 'sub' 'sub_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln59)" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 204 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.37ns)   --->   "%sub_ln59_1 = sub i7 0, %tmp_7" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 205 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 206 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln59 = select i1 %tmp_6, i7 %sub_ln59_1, i7 %tmp_3" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 207 'select' 'select_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_2 = sub i7 -64, %select_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 208 'sub' 'idx_2' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %idx_2 to i16" [demodulation_FM.cpp:59->demodulation_FM.cpp:96]   --->   Operation 209 'zext' 'zext_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit"   --->   Operation 210 'br' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.26>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:55->demodulation_FM.cpp:96]   --->   Operation 211 'zext' 'zext_ln55' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:57->demodulation_FM.cpp:96]   --->   Operation 212 'br' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 1.26>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:51->demodulation_FM.cpp:96]   --->   Operation 213 'zext' 'zext_ln51' <Predicate = (!icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.37ns)   --->   "%idx = sub i7 -64, %zext_ln51" [demodulation_FM.cpp:51->demodulation_FM.cpp:96]   --->   Operation 214 'sub' 'idx' <Predicate = (!icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %idx to i16" [demodulation_FM.cpp:51->demodulation_FM.cpp:96]   --->   Operation 215 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:53->demodulation_FM.cpp:96]   --->   Operation 216 'br' <Predicate = (!icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.26>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%idx_3_i = phi i16 [ %zext_ln51_1, %3 ], [ %zext_ln55, %5 ], [ %zext_ln59, %6 ], [ 0, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ %select_ln850, %1 ]" [demodulation_FM.cpp:51->demodulation_FM.cpp:96]   --->   Operation 217 'phi' 'idx_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %idx_3_i to i64" [demodulation_FM.cpp:64->demodulation_FM.cpp:96]   --->   Operation 218 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265" [demodulation_FM.cpp:64->demodulation_FM.cpp:96]   --->   Operation 219 'getelementptr' 'cos_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (2.66ns)   --->   "%p_Val2_9 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:96]   --->   Operation 220 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>

State 5 <SV = 4> <Delay = 4.66>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ false, %1 ]"   --->   Operation 221 'phi' 'sign_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/2] (2.66ns)   --->   "%p_Val2_9 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:96]   --->   Operation 222 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>
ST_5 : Operation 223 [1/1] (1.40ns)   --->   "%sub_ln703_4 = sub i9 0, %p_Val2_9" [demodulation_FM.cpp:64->demodulation_FM.cpp:96]   --->   Operation 223 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %sign_3_i, i9 %sub_ln703_4, i9 %p_Val2_9" [demodulation_FM.cpp:62->demodulation_FM.cpp:96]   --->   Operation 224 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %value_r_V to i40" [demodulation_FM.cpp:96]   --->   Operation 225 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %p_Val2_10 to i40" [demodulation_FM.cpp:96]   --->   Operation 226 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %sin_lookup.exit, label %7" [demodulation_FM.cpp:7->demodulation_FM.cpp:96]   --->   Operation 227 'br' <Predicate = true> <Delay = 1.26>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:11->demodulation_FM.cpp:96]   --->   Operation 228 'bitselect' 'tmp_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %tmp_9, true" [demodulation_FM.cpp:11->demodulation_FM.cpp:96]   --->   Operation 229 'xor' 'xor_ln11' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (1.49ns)   --->   "%icmp_ln11 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:11->demodulation_FM.cpp:96]   --->   Operation 230 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln42)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %icmp_ln11, %xor_ln11" [demodulation_FM.cpp:11->demodulation_FM.cpp:96]   --->   Operation 231 'and' 'and_ln11' <Predicate = (!icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (1.26ns)   --->   "br i1 %and_ln11, label %sin_lookup.exit, label %8" [demodulation_FM.cpp:11->demodulation_FM.cpp:96]   --->   Operation 232 'br' <Predicate = (!icmp_ln42)> <Delay = 1.26>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 233 'partselect' 'tmp_10' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.29ns)   --->   "%icmp_ln15 = icmp sgt i10 %tmp_10, 0" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 234 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 235 'partselect' 'tmp_11' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (1.25ns)   --->   "%icmp_ln15_1 = icmp slt i9 %tmp_11, 1" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 236 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.61ns)   --->   "%and_ln15 = and i1 %icmp_ln15, %icmp_ln15_1" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 237 'and' 'and_ln15' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %and_ln15, label %9, label %10" [demodulation_FM.cpp:15->demodulation_FM.cpp:96]   --->   Operation 238 'br' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:19->demodulation_FM.cpp:96]   --->   Operation 239 'partselect' 'tmp_12' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (1.25ns)   --->   "%icmp_ln19 = icmp sgt i9 %tmp_12, 0" [demodulation_FM.cpp:19->demodulation_FM.cpp:96]   --->   Operation 240 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (1.49ns)   --->   "%icmp_ln19_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:19->demodulation_FM.cpp:96]   --->   Operation 241 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.61ns)   --->   "%and_ln19 = and i1 %icmp_ln19, %icmp_ln19_1" [demodulation_FM.cpp:19->demodulation_FM.cpp:96]   --->   Operation 242 'and' 'and_ln19' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %and_ln19, label %11, label %12" [demodulation_FM.cpp:19->demodulation_FM.cpp:96]   --->   Operation 243 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 244 'bitselect' 'tmp_13' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 245 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.35ns)   --->   "%sub_ln24 = sub i6 0, %trunc_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 246 'sub' 'sub_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln24)" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 247 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.37ns)   --->   "%sub_ln24_1 = sub i7 0, %tmp_14" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 248 'sub' 'sub_ln24_1' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 249 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln24 = select i1 %tmp_13, i7 %sub_ln24_1, i7 %tmp_8" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 250 'select' 'select_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_4 = sub i7 -64, %select_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 251 'sub' 'idx_4' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %idx_4 to i16" [demodulation_FM.cpp:24->demodulation_FM.cpp:96]   --->   Operation 252 'zext' 'zext_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit"   --->   Operation 253 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.26>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:20->demodulation_FM.cpp:96]   --->   Operation 254 'zext' 'zext_ln20' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:22->demodulation_FM.cpp:96]   --->   Operation 255 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 1.26>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:16->demodulation_FM.cpp:96]   --->   Operation 256 'zext' 'zext_ln16' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (1.37ns)   --->   "%idx_3 = sub i7 -64, %zext_ln16" [demodulation_FM.cpp:16->demodulation_FM.cpp:96]   --->   Operation 257 'sub' 'idx_3' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %idx_3 to i16" [demodulation_FM.cpp:16->demodulation_FM.cpp:96]   --->   Operation 258 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:18->demodulation_FM.cpp:96]   --->   Operation 259 'br' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.26>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%idx_3_i2 = phi i16 [ %zext_ln16_1, %9 ], [ %zext_ln20, %11 ], [ %zext_ln24, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]" [demodulation_FM.cpp:16->demodulation_FM.cpp:96]   --->   Operation 260 'phi' 'idx_3_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i16 %idx_3_i2 to i64" [demodulation_FM.cpp:29->demodulation_FM.cpp:96]   --->   Operation 261 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1" [demodulation_FM.cpp:29->demodulation_FM.cpp:96]   --->   Operation 262 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [2/2] (2.66ns)   --->   "%p_Val2_24 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:96]   --->   Operation 263 'load' 'p_Val2_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>

State 7 <SV = 6> <Delay = 4.66>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%sign_3_i3 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]"   --->   Operation 264 'phi' 'sign_3_i3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/2] (2.66ns)   --->   "%p_Val2_24 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:96]   --->   Operation 265 'load' 'p_Val2_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>
ST_7 : Operation 266 [1/1] (1.40ns)   --->   "%sub_ln703_7 = sub i9 0, %p_Val2_24" [demodulation_FM.cpp:29->demodulation_FM.cpp:96]   --->   Operation 266 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_25 = select i1 %sign_3_i3, i9 %sub_ln703_7, i9 %p_Val2_24" [demodulation_FM.cpp:27->demodulation_FM.cpp:96]   --->   Operation 267 'select' 'p_Val2_25' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.27>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i32 %value_i_V to i40" [demodulation_FM.cpp:96]   --->   Operation 268 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %p_Val2_25 to i40" [demodulation_FM.cpp:96]   --->   Operation 269 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (6.58ns)   --->   "%mul_ln700 = mul i40 %sext_ln1118, %sext_ln1118_1" [demodulation_FM.cpp:96]   --->   Operation 270 'mul' 'mul_ln700' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (6.58ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118_4, %sext_ln1118_5" [demodulation_FM.cpp:96]   --->   Operation 271 'mul' 'mul_ln1192' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (1.69ns)   --->   "%ret_V_8 = add i40 %mul_ln700, %mul_ln1192" [demodulation_FM.cpp:96]   --->   Operation 272 'add' 'ret_V_8' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%real_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_8, i32 8, i32 39)" [demodulation_FM.cpp:96]   --->   Operation 273 'partselect' 'real_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (6.58ns)   --->   "%mul_ln700_1 = mul i40 %sext_ln1118_4, %sext_ln1118_1" [demodulation_FM.cpp:97]   --->   Operation 274 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (6.58ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118, %sext_ln1118_5" [demodulation_FM.cpp:97]   --->   Operation 275 'mul' 'mul_ln1193' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (1.69ns)   --->   "%ret_V_9 = sub i40 %mul_ln700_1, %mul_ln1193" [demodulation_FM.cpp:97]   --->   Operation 276 'sub' 'ret_V_9' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%imag_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_9, i32 8, i32 39)" [demodulation_FM.cpp:97]   --->   Operation 277 'partselect' 'imag_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (1.49ns)   --->   "%icmp_ln98 = icmp eq i16 %select_ln850, 0" [demodulation_FM.cpp:98]   --->   Operation 278 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit, label %13" [demodulation_FM.cpp:98]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (1.49ns)   --->   "%icmp_ln103 = icmp eq i16 %select_ln850, 64" [demodulation_FM.cpp:103]   --->   Operation 280 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln98)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit342, label %14" [demodulation_FM.cpp:103]   --->   Operation 281 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 282 [1/1] (2.66ns)   --->   "store i32 %real_V, i32* %y_I_V_addr_2, align 4" [demodulation_FM.cpp:110]   --->   Operation 282 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_9 : Operation 283 [1/1] (1.12ns)   --->   "br label %15"   --->   Operation 283 'br' <Predicate = true> <Delay = 1.12>

State 10 <SV = 8> <Delay = 4.44>
ST_10 : Operation 284 [1/1] (1.78ns)   --->   "%sub_ln703_2 = sub i32 0, %real_V" [demodulation_FM.cpp:105]   --->   Operation 284 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_2, i32* %y_I_V_addr_2, align 4" [demodulation_FM.cpp:105]   --->   Operation 285 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_10 : Operation 286 [1/1] (1.78ns)   --->   "%sub_ln703_3 = sub i32 0, %imag_V" [demodulation_FM.cpp:106]   --->   Operation 286 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (1.12ns)   --->   "br label %15" [demodulation_FM.cpp:107]   --->   Operation 287 'br' <Predicate = true> <Delay = 1.12>

State 11 <SV = 8> <Delay = 4.44>
ST_11 : Operation 288 [1/1] (1.78ns)   --->   "%sub_ln703 = sub i32 0, %real_V" [demodulation_FM.cpp:100]   --->   Operation 288 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (2.66ns)   --->   "store i32 %sub_ln703, i32* %y_I_V_addr_2, align 4" [demodulation_FM.cpp:100]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_11 : Operation 290 [1/1] (1.78ns)   --->   "%sub_ln703_1 = sub i32 0, %imag_V" [demodulation_FM.cpp:101]   --->   Operation 290 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (1.12ns)   --->   "br label %15" [demodulation_FM.cpp:102]   --->   Operation 291 'br' <Predicate = true> <Delay = 1.12>

State 12 <SV = 9> <Delay = 2.66>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%storemerge1771 = phi i32 [ %sub_ln703_1, %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %imag_V, %14 ], [ %sub_ln703_3, %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit342 ]"   --->   Operation 292 'phi' 'storemerge1771' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (2.66ns)   --->   "store i32 %storemerge1771, i32* %y_Q_V_addr_2, align 4" [demodulation_FM.cpp:101]   --->   Operation 293 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:86]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 2.66>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %16 ], [ 0, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 295 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (1.11ns)   --->   "%icmp_ln153 = icmp eq i5 %j_0, -1" [demodulation_FM.cpp:153]   --->   Operation 296 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 297 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (1.33ns)   --->   "%j = add i5 %j_0, 1" [demodulation_FM.cpp:153]   --->   Operation 298 'add' 'j' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader.preheader, label %16" [demodulation_FM.cpp:153]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i5 %j_0 to i64" [demodulation_FM.cpp:155]   --->   Operation 300 'zext' 'zext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%y_I_V_addr_1 = getelementptr [100000 x i32]* %y_I_V, i64 0, i64 %zext_ln155" [demodulation_FM.cpp:155]   --->   Operation 301 'getelementptr' 'y_I_V_addr_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_13 : Operation 302 [2/2] (2.66ns)   --->   "%y_I_V_load = load i32* %y_I_V_addr_1, align 4" [demodulation_FM.cpp:155]   --->   Operation 302 'load' 'y_I_V_load' <Predicate = (!icmp_ln153)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%y_Q_V_addr_1 = getelementptr [100000 x i32]* %y_Q_V, i64 0, i64 %zext_ln155" [demodulation_FM.cpp:156]   --->   Operation 303 'getelementptr' 'y_Q_V_addr_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_13 : Operation 304 [2/2] (2.66ns)   --->   "%y_Q_V_load = load i32* %y_Q_V_addr_1, align 4" [demodulation_FM.cpp:156]   --->   Operation 304 'load' 'y_Q_V_load' <Predicate = (!icmp_ln153)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_13 : Operation 305 [1/1] (1.06ns)   --->   "br label %.preheader" [demodulation_FM.cpp:158]   --->   Operation 305 'br' <Predicate = (icmp_ln153)> <Delay = 1.06>

State 14 <SV = 3> <Delay = 4.08>
ST_14 : Operation 306 [1/2] (2.66ns)   --->   "%y_I_V_load = load i32* %y_I_V_addr_1, align 4" [demodulation_FM.cpp:155]   --->   Operation 306 'load' 'y_I_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%hwin_I_V_addr = getelementptr [31 x i32]* %hwin_I_V, i64 0, i64 %zext_ln155" [demodulation_FM.cpp:155]   --->   Operation 307 'getelementptr' 'hwin_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (1.42ns)   --->   "store i32 %y_I_V_load, i32* %hwin_I_V_addr, align 4" [demodulation_FM.cpp:155]   --->   Operation 308 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_14 : Operation 309 [1/2] (2.66ns)   --->   "%y_Q_V_load = load i32* %y_Q_V_addr_1, align 4" [demodulation_FM.cpp:156]   --->   Operation 309 'load' 'y_Q_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr = getelementptr [31 x i32]* %hwin_Q_V, i64 0, i64 %zext_ln155" [demodulation_FM.cpp:156]   --->   Operation 310 'getelementptr' 'hwin_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (1.42ns)   --->   "store i32 %y_Q_V_load, i32* %hwin_Q_V_addr, align 4" [demodulation_FM.cpp:156]   --->   Operation 311 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "br label %arrayctor.loop1.preheader" [demodulation_FM.cpp:153]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.66>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%l_0 = phi i17 [ %l, %19 ], [ 31, %.preheader.preheader ]"   --->   Operation 313 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (1.50ns)   --->   "%icmp_ln158 = icmp eq i17 %l_0, -31072" [demodulation_FM.cpp:158]   --->   Operation 314 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 99969, i64 99969, i64 99969)"   --->   Operation 315 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %17" [demodulation_FM.cpp:158]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i17 %l_0 to i64" [demodulation_FM.cpp:160]   --->   Operation 317 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%y_I_V_addr_3 = getelementptr [100000 x i32]* %y_I_V, i64 0, i64 %zext_ln160" [demodulation_FM.cpp:160]   --->   Operation 318 'getelementptr' 'y_I_V_addr_3' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 319 [2/2] (2.66ns)   --->   "%in_val_I_V = load i32* %y_I_V_addr_3, align 4" [demodulation_FM.cpp:160]   --->   Operation 319 'load' 'in_val_I_V' <Predicate = (!icmp_ln158)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%y_Q_V_addr_3 = getelementptr [100000 x i32]* %y_Q_V, i64 0, i64 %zext_ln160" [demodulation_FM.cpp:161]   --->   Operation 320 'getelementptr' 'y_Q_V_addr_3' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 321 [2/2] (2.66ns)   --->   "%in_val_Q_V = load i32* %y_Q_V_addr_3, align 4" [demodulation_FM.cpp:161]   --->   Operation 321 'load' 'in_val_Q_V' <Predicate = (!icmp_ln158)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%m = alloca i32"   --->   Operation 322 'alloca' 'm' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%p_Val2_6 = alloca i32"   --->   Operation 323 'alloca' 'p_Val2_6' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%p_Val2_7 = alloca i32"   --->   Operation 324 'alloca' 'p_Val2_7' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (2.66ns)   --->   "store i32 0, i32* %y_demod_d_V_addr, align 4" [demodulation_FM.cpp:178]   --->   Operation 325 'store' <Predicate = (icmp_ln158)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 326 [2/2] (2.66ns)   --->   "%ary_r_value_0_V = load i32* %y_I_V_addr, align 4" [demodulation_FM.cpp:179]   --->   Operation 326 'load' 'ary_r_value_0_V' <Predicate = (icmp_ln158)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 327 [2/2] (2.66ns)   --->   "%ary_i_value_0_V = load i32* %y_Q_V_addr, align 4" [demodulation_FM.cpp:180]   --->   Operation 327 'load' 'ary_i_value_0_V' <Predicate = (icmp_ln158)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_15 : Operation 328 [1/1] (1.06ns)   --->   "store i32 0, i32* %m" [demodulation_FM.cpp:185]   --->   Operation 328 'store' <Predicate = (icmp_ln158)> <Delay = 1.06>

State 16 <SV = 4> <Delay = 2.66>
ST_16 : Operation 329 [1/2] (2.66ns)   --->   "%in_val_I_V = load i32* %y_I_V_addr_3, align 4" [demodulation_FM.cpp:160]   --->   Operation 329 'load' 'in_val_I_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_16 : Operation 330 [1/2] (2.66ns)   --->   "%in_val_Q_V = load i32* %y_Q_V_addr_3, align 4" [demodulation_FM.cpp:161]   --->   Operation 330 'load' 'in_val_Q_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_16 : Operation 331 [1/1] (1.06ns)   --->   "br label %18" [demodulation_FM.cpp:164]   --->   Operation 331 'br' <Predicate = true> <Delay = 1.06>

State 17 <SV = 5> <Delay = 2.76>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i32 [ 0, %17 ], [ %out_val_I_V, %_ifconv ]"   --->   Operation 332 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i32 [ 0, %17 ], [ %out_val_Q_V, %_ifconv ]"   --->   Operation 333 'phi' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %17 ], [ %i, %_ifconv ]"   --->   Operation 334 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (1.11ns)   --->   "%icmp_ln164 = icmp eq i5 %i_0, -1" [demodulation_FM.cpp:164]   --->   Operation 335 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 336 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (1.33ns)   --->   "%i = add i5 %i_0, 1" [demodulation_FM.cpp:165]   --->   Operation 337 'add' 'i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %19, label %_ifconv" [demodulation_FM.cpp:164]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %i_0 to i64" [demodulation_FM.cpp:165]   --->   Operation 339 'zext' 'zext_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (1.11ns)   --->   "%icmp_ln165 = icmp ult i5 %i_0, -2" [demodulation_FM.cpp:165]   --->   Operation 340 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln164)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i5 %i to i64" [demodulation_FM.cpp:165]   --->   Operation 341 'zext' 'zext_ln165_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%hwin_I_V_addr_1 = getelementptr [31 x i32]* %hwin_I_V, i64 0, i64 %zext_ln165_1" [demodulation_FM.cpp:165]   --->   Operation 342 'getelementptr' 'hwin_I_V_addr_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 343 [2/2] (1.42ns)   --->   "%hwin_I_V_load = load i32* %hwin_I_V_addr_1, align 4" [demodulation_FM.cpp:165]   --->   Operation 343 'load' 'hwin_I_V_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%coef_V_addr = getelementptr [31 x i12]* @coef_V, i64 0, i64 %zext_ln165" [demodulation_FM.cpp:166]   --->   Operation 344 'getelementptr' 'coef_V_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 345 [2/2] (2.66ns)   --->   "%coef_V_load = load i12* %coef_V_addr, align 2" [demodulation_FM.cpp:166]   --->   Operation 345 'load' 'coef_V_load' <Predicate = (!icmp_ln164)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_1 = getelementptr [31 x i32]* %hwin_Q_V, i64 0, i64 %zext_ln165_1" [demodulation_FM.cpp:167]   --->   Operation 346 'getelementptr' 'hwin_Q_V_addr_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_17 : Operation 347 [2/2] (1.42ns)   --->   "%hwin_Q_V_load = load i32* %hwin_Q_V_addr_1, align 4" [demodulation_FM.cpp:167]   --->   Operation 347 'load' 'hwin_Q_V_load' <Predicate = (!icmp_ln164)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_17 : Operation 348 [1/1] (2.66ns)   --->   "store i32 %p_Val2_5, i32* %y_I_V_addr_3, align 4" [demodulation_FM.cpp:170]   --->   Operation 348 'store' <Predicate = (icmp_ln164)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_17 : Operation 349 [1/1] (2.66ns)   --->   "store i32 %p_Val2_8, i32* %y_Q_V_addr_3, align 4" [demodulation_FM.cpp:171]   --->   Operation 349 'store' <Predicate = (icmp_ln164)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_17 : Operation 350 [1/1] (1.50ns)   --->   "%l = add i17 %l_0, 1" [demodulation_FM.cpp:158]   --->   Operation 350 'add' 'l' <Predicate = (icmp_ln164)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "br label %.preheader" [demodulation_FM.cpp:158]   --->   Operation 351 'br' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 3.48>
ST_18 : Operation 352 [1/2] (1.42ns)   --->   "%hwin_I_V_load = load i32* %hwin_I_V_addr_1, align 4" [demodulation_FM.cpp:165]   --->   Operation 352 'load' 'hwin_I_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_18 : Operation 353 [1/1] (0.63ns)   --->   "%select_ln165 = select i1 %icmp_ln165, i32 %hwin_I_V_load, i32 %in_val_I_V" [demodulation_FM.cpp:165]   --->   Operation 353 'select' 'select_ln165' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%hwin_I_V_addr_2 = getelementptr [31 x i32]* %hwin_I_V, i64 0, i64 %zext_ln165" [demodulation_FM.cpp:165]   --->   Operation 354 'getelementptr' 'hwin_I_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (1.42ns)   --->   "store i32 %select_ln165, i32* %hwin_I_V_addr_2, align 4" [demodulation_FM.cpp:165]   --->   Operation 355 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_18 : Operation 356 [1/2] (2.66ns)   --->   "%coef_V_load = load i12* %coef_V_addr, align 2" [demodulation_FM.cpp:166]   --->   Operation 356 'load' 'coef_V_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>
ST_18 : Operation 357 [1/2] (1.42ns)   --->   "%hwin_Q_V_load = load i32* %hwin_Q_V_addr_1, align 4" [demodulation_FM.cpp:167]   --->   Operation 357 'load' 'hwin_Q_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_18 : Operation 358 [1/1] (0.63ns)   --->   "%select_ln165_1 = select i1 %icmp_ln165, i32 %hwin_Q_V_load, i32 %in_val_Q_V" [demodulation_FM.cpp:165]   --->   Operation 358 'select' 'select_ln165_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 359 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_2 = getelementptr [31 x i32]* %hwin_Q_V, i64 0, i64 %zext_ln165" [demodulation_FM.cpp:167]   --->   Operation 359 'getelementptr' 'hwin_Q_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 360 [1/1] (1.42ns)   --->   "store i32 %select_ln165_1, i32* %hwin_Q_V_addr_2, align 4" [demodulation_FM.cpp:167]   --->   Operation 360 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>

State 19 <SV = 7> <Delay = 8.36>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [demodulation_FM.cpp:164]   --->   Operation 361 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %select_ln165 to i44" [demodulation_FM.cpp:166]   --->   Operation 362 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %coef_V_load to i44" [demodulation_FM.cpp:166]   --->   Operation 363 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (6.58ns)   --->   "%r_V_8 = mul i44 %zext_ln1118, %sext_ln1116" [demodulation_FM.cpp:166]   --->   Operation 364 'mul' 'r_V_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_5, i16 0)" [demodulation_FM.cpp:166]   --->   Operation 365 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i44 %r_V_8 to i48" [demodulation_FM.cpp:166]   --->   Operation 366 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (1.78ns)   --->   "%ret_V_10 = add i48 %sext_ln1192, %lhs_V_1" [demodulation_FM.cpp:166]   --->   Operation 367 'add' 'ret_V_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%out_val_I_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_10, i32 16, i32 47)" [demodulation_FM.cpp:166]   --->   Operation 368 'partselect' 'out_val_I_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %select_ln165_1 to i44" [demodulation_FM.cpp:168]   --->   Operation 369 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (6.58ns)   --->   "%r_V_9 = mul i44 %zext_ln1118, %sext_ln1116_1" [demodulation_FM.cpp:168]   --->   Operation 370 'mul' 'r_V_9' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_8, i16 0)" [demodulation_FM.cpp:168]   --->   Operation 371 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i44 %r_V_9 to i48" [demodulation_FM.cpp:168]   --->   Operation 372 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (1.78ns)   --->   "%ret_V_11 = add i48 %sext_ln1192_1, %lhs_V_2" [demodulation_FM.cpp:168]   --->   Operation 373 'add' 'ret_V_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%out_val_Q_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_11, i32 16, i32 47)" [demodulation_FM.cpp:168]   --->   Operation 374 'partselect' 'out_val_Q_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "br label %18" [demodulation_FM.cpp:164]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 3.72>
ST_20 : Operation 376 [1/2] (2.66ns)   --->   "%ary_r_value_0_V = load i32* %y_I_V_addr, align 4" [demodulation_FM.cpp:179]   --->   Operation 376 'load' 'ary_r_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_20 : Operation 377 [1/2] (2.66ns)   --->   "%ary_i_value_0_V = load i32* %y_Q_V_addr, align 4" [demodulation_FM.cpp:180]   --->   Operation 377 'load' 'ary_i_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_20 : Operation 378 [1/1] (1.06ns)   --->   "store i32 %ary_r_value_0_V, i32* %p_Val2_7" [demodulation_FM.cpp:185]   --->   Operation 378 'store' <Predicate = true> <Delay = 1.06>
ST_20 : Operation 379 [1/1] (1.06ns)   --->   "store i32 %ary_i_value_0_V, i32* %p_Val2_6" [demodulation_FM.cpp:185]   --->   Operation 379 'store' <Predicate = true> <Delay = 1.06>
ST_20 : Operation 380 [1/1] (1.06ns)   --->   "br label %20" [demodulation_FM.cpp:185]   --->   Operation 380 'br' <Predicate = true> <Delay = 1.06>

State 21 <SV = 5> <Delay = 2.66>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%n3_0 = phi i17 [ 1, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %n, %._crit_edge ]"   --->   Operation 381 'phi' 'n3_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (1.50ns)   --->   "%icmp_ln185 = icmp eq i17 %n3_0, -31072" [demodulation_FM.cpp:185]   --->   Operation 382 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 99999, i64 99999, i64 99999)"   --->   Operation 383 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %22, label %21" [demodulation_FM.cpp:185]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i17 %n3_0 to i64" [demodulation_FM.cpp:187]   --->   Operation 385 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%y_I_V_addr_4 = getelementptr [100000 x i32]* %y_I_V, i64 0, i64 %zext_ln187" [demodulation_FM.cpp:187]   --->   Operation 386 'getelementptr' 'y_I_V_addr_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 387 [2/2] (2.66ns)   --->   "%ary_r_value_0_V_2 = load i32* %y_I_V_addr_4, align 4" [demodulation_FM.cpp:187]   --->   Operation 387 'load' 'ary_r_value_0_V_2' <Predicate = (!icmp_ln185)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%y_Q_V_addr_4 = getelementptr [100000 x i32]* %y_Q_V, i64 0, i64 %zext_ln187" [demodulation_FM.cpp:188]   --->   Operation 388 'getelementptr' 'y_Q_V_addr_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 389 [2/2] (2.66ns)   --->   "%ary_i_value_0_V_2 = load i32* %y_Q_V_addr_4, align 4" [demodulation_FM.cpp:188]   --->   Operation 389 'load' 'ary_i_value_0_V_2' <Predicate = (!icmp_ln185)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "ret i32 0" [demodulation_FM.cpp:204]   --->   Operation 390 'ret' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 2.66>
ST_22 : Operation 391 [1/2] (2.66ns)   --->   "%ary_r_value_0_V_2 = load i32* %y_I_V_addr_4, align 4" [demodulation_FM.cpp:187]   --->   Operation 391 'load' 'ary_r_value_0_V_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_22 : Operation 392 [1/2] (2.66ns)   --->   "%ary_i_value_0_V_2 = load i32* %y_Q_V_addr_4, align 4" [demodulation_FM.cpp:188]   --->   Operation 392 'load' 'ary_i_value_0_V_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i17 %n3_0 to i3" [demodulation_FM.cpp:185]   --->   Operation 393 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 394 [1/1] (0.86ns)   --->   "%icmp_ln189 = icmp eq i3 %trunc_ln185, 0" [demodulation_FM.cpp:189]   --->   Operation 394 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i109, label %._crit_edge" [demodulation_FM.cpp:189]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 396 [21/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 396 'urem' 'urem_ln195' <Predicate = (icmp_ln189)> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 2.35>
ST_23 : Operation 397 [20/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 397 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 2.35>
ST_24 : Operation 398 [19/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 398 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 2.35>
ST_25 : Operation 399 [18/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 399 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 2.35>
ST_26 : Operation 400 [17/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 400 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 2.35>
ST_27 : Operation 401 [16/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 401 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 2.35>
ST_28 : Operation 402 [15/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 402 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 2.35>
ST_29 : Operation 403 [14/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 403 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 2.35>
ST_30 : Operation 404 [13/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 404 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 2.35>
ST_31 : Operation 405 [12/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 405 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 2.35>
ST_32 : Operation 406 [11/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 406 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 2.35>
ST_33 : Operation 407 [10/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 407 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 2.35>
ST_34 : Operation 408 [9/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 408 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 2.35>
ST_35 : Operation 409 [8/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 409 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 2.35>
ST_36 : Operation 410 [7/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 410 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 21> <Delay = 2.35>
ST_37 : Operation 411 [6/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 411 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 2.35>
ST_38 : Operation 412 [5/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 412 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 23> <Delay = 2.35>
ST_39 : Operation 413 [4/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 413 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 24> <Delay = 2.35>
ST_40 : Operation 414 [3/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 414 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 25> <Delay = 2.35>
ST_41 : Operation 415 [2/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 415 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 26> <Delay = 8.56>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%p_Val2_6_load = load i32* %p_Val2_6" [demodulation_FM.cpp:194]   --->   Operation 416 'load' 'p_Val2_6_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (0.00ns)   --->   "%p_Val2_7_load = load i32* %p_Val2_7" [demodulation_FM.cpp:193]   --->   Operation 417 'load' 'p_Val2_7_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 418 [1/1] (1.78ns)   --->   "%dii_V = sub i32 %ary_r_value_0_V_2, %p_Val2_7_load" [demodulation_FM.cpp:193]   --->   Operation 418 'sub' 'dii_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 419 [1/1] (1.78ns)   --->   "%dqq_V = sub i32 %ary_i_value_0_V_2, %p_Val2_6_load" [demodulation_FM.cpp:194]   --->   Operation 419 'sub' 'dqq_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 420 [1/21] (2.35ns)   --->   "%urem_ln195 = urem i17 %n3_0, 80" [demodulation_FM.cpp:195]   --->   Operation 420 'urem' 'urem_ln195' <Predicate = true> <Delay = 2.35> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i17 %urem_ln195 to i7" [demodulation_FM.cpp:195]   --->   Operation 421 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 422 [1/1] (1.18ns)   --->   "%icmp_ln195 = icmp eq i7 %trunc_ln195, 0" [demodulation_FM.cpp:195]   --->   Operation 422 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 423 [1/1] (1.06ns)   --->   "store i32 %ary_r_value_0_V_2, i32* %p_Val2_7" [demodulation_FM.cpp:195]   --->   Operation 423 'store' <Predicate = true> <Delay = 1.06>
ST_42 : Operation 424 [1/1] (1.06ns)   --->   "store i32 %ary_i_value_0_V_2, i32* %p_Val2_6" [demodulation_FM.cpp:195]   --->   Operation 424 'store' <Predicate = true> <Delay = 1.06>
ST_42 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i49, label %._crit_edge" [demodulation_FM.cpp:195]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 426 [1/1] (0.00ns)   --->   "%r_V = sext i32 %ary_r_value_0_V_2 to i64" [demodulation_FM.cpp:198]   --->   Operation 426 'sext' 'r_V' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %dqq_V to i64" [demodulation_FM.cpp:198]   --->   Operation 427 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 428 [1/1] (6.58ns)   --->   "%r_V_10 = mul nsw i64 %r_V, %sext_ln1118_2" [demodulation_FM.cpp:198]   --->   Operation 428 'mul' 'r_V_10' <Predicate = (icmp_ln195)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 429 [1/1] (0.00ns)   --->   "%r_V_4 = sext i32 %ary_i_value_0_V_2 to i64" [demodulation_FM.cpp:198]   --->   Operation 429 'sext' 'r_V_4' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i32 %dii_V to i64" [demodulation_FM.cpp:198]   --->   Operation 430 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 431 [1/1] (6.58ns)   --->   "%r_V_11 = mul nsw i64 %sext_ln1118_3, %r_V_4" [demodulation_FM.cpp:198]   --->   Operation 431 'mul' 'r_V_11' <Predicate = (icmp_ln195)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 432 [1/1] (6.58ns)   --->   "%r_V_12 = mul nsw i64 %r_V, %r_V" [demodulation_FM.cpp:198]   --->   Operation 432 'mul' 'r_V_12' <Predicate = (icmp_ln195)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 433 [1/1] (6.58ns)   --->   "%r_V_13 = mul nsw i64 %r_V_4, %r_V_4" [demodulation_FM.cpp:198]   --->   Operation 433 'mul' 'r_V_13' <Predicate = (icmp_ln195)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i64 %r_V_12 to i65" [demodulation_FM.cpp:198]   --->   Operation 434 'sext' 'lhs_V_3' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%rhs_V = sext i64 %r_V_13 to i65" [demodulation_FM.cpp:198]   --->   Operation 435 'sext' 'rhs_V' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (1.98ns)   --->   "%ret_V_5 = add nsw i65 %lhs_V_3, %rhs_V" [demodulation_FM.cpp:198]   --->   Operation 436 'add' 'ret_V_5' <Predicate = (icmp_ln195)> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 27> <Delay = 5.03>
ST_43 : Operation 437 [1/1] (1.98ns)   --->   "%ret_V_12 = sub i64 %r_V_10, %r_V_11" [demodulation_FM.cpp:198]   --->   Operation 437 'sub' 'ret_V_12' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_4 = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %ret_V_12, i32 0)" [demodulation_FM.cpp:198]   --->   Operation 438 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i65 %ret_V_5 to i96" [demodulation_FM.cpp:198]   --->   Operation 439 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 440 [100/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 440 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 28> <Delay = 3.04>
ST_44 : Operation 441 [99/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 441 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 29> <Delay = 3.04>
ST_45 : Operation 442 [98/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 442 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 30> <Delay = 3.04>
ST_46 : Operation 443 [97/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 443 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 31> <Delay = 3.04>
ST_47 : Operation 444 [96/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 444 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 3.04>
ST_48 : Operation 445 [95/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 445 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 33> <Delay = 3.04>
ST_49 : Operation 446 [94/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 446 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 34> <Delay = 3.04>
ST_50 : Operation 447 [93/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 447 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 35> <Delay = 3.04>
ST_51 : Operation 448 [92/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 448 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 36> <Delay = 3.04>
ST_52 : Operation 449 [91/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 449 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 37> <Delay = 3.04>
ST_53 : Operation 450 [90/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 450 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 38> <Delay = 3.04>
ST_54 : Operation 451 [89/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 451 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 39> <Delay = 3.04>
ST_55 : Operation 452 [88/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 452 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 40> <Delay = 3.04>
ST_56 : Operation 453 [87/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 453 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 41> <Delay = 3.04>
ST_57 : Operation 454 [86/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 454 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 42> <Delay = 3.04>
ST_58 : Operation 455 [85/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 455 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 43> <Delay = 3.04>
ST_59 : Operation 456 [84/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 456 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 44> <Delay = 3.04>
ST_60 : Operation 457 [83/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 457 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 45> <Delay = 3.04>
ST_61 : Operation 458 [82/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 458 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 46> <Delay = 3.04>
ST_62 : Operation 459 [81/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 459 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 47> <Delay = 3.04>
ST_63 : Operation 460 [80/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 460 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 48> <Delay = 3.04>
ST_64 : Operation 461 [79/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 461 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 49> <Delay = 3.04>
ST_65 : Operation 462 [78/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 462 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 50> <Delay = 3.04>
ST_66 : Operation 463 [77/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 463 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 51> <Delay = 3.04>
ST_67 : Operation 464 [76/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 464 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 52> <Delay = 3.04>
ST_68 : Operation 465 [75/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 465 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 53> <Delay = 3.04>
ST_69 : Operation 466 [74/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 466 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 54> <Delay = 3.04>
ST_70 : Operation 467 [73/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 467 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 55> <Delay = 3.04>
ST_71 : Operation 468 [72/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 468 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 56> <Delay = 3.04>
ST_72 : Operation 469 [71/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 469 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 57> <Delay = 3.04>
ST_73 : Operation 470 [70/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 470 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 58> <Delay = 3.04>
ST_74 : Operation 471 [69/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 471 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 59> <Delay = 3.04>
ST_75 : Operation 472 [68/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 472 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 60> <Delay = 3.04>
ST_76 : Operation 473 [67/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 473 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 61> <Delay = 3.04>
ST_77 : Operation 474 [66/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 474 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 62> <Delay = 3.04>
ST_78 : Operation 475 [65/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 475 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 63> <Delay = 3.04>
ST_79 : Operation 476 [64/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 476 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 64> <Delay = 3.04>
ST_80 : Operation 477 [63/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 477 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 65> <Delay = 3.04>
ST_81 : Operation 478 [62/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 478 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 66> <Delay = 3.04>
ST_82 : Operation 479 [61/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 479 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 67> <Delay = 3.04>
ST_83 : Operation 480 [60/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 480 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 68> <Delay = 3.04>
ST_84 : Operation 481 [59/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 481 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 69> <Delay = 3.04>
ST_85 : Operation 482 [58/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 482 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 70> <Delay = 3.04>
ST_86 : Operation 483 [57/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 483 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 71> <Delay = 3.04>
ST_87 : Operation 484 [56/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 484 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 72> <Delay = 3.04>
ST_88 : Operation 485 [55/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 485 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 73> <Delay = 3.04>
ST_89 : Operation 486 [54/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 486 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 74> <Delay = 3.04>
ST_90 : Operation 487 [53/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 487 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 75> <Delay = 3.04>
ST_91 : Operation 488 [52/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 488 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 76> <Delay = 3.04>
ST_92 : Operation 489 [51/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 489 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 77> <Delay = 3.04>
ST_93 : Operation 490 [50/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 490 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 78> <Delay = 3.04>
ST_94 : Operation 491 [49/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 491 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 79> <Delay = 3.04>
ST_95 : Operation 492 [48/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 492 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 80> <Delay = 3.04>
ST_96 : Operation 493 [47/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 493 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 81> <Delay = 3.04>
ST_97 : Operation 494 [46/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 494 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 82> <Delay = 3.04>
ST_98 : Operation 495 [45/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 495 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 83> <Delay = 3.04>
ST_99 : Operation 496 [44/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 496 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 84> <Delay = 3.04>
ST_100 : Operation 497 [43/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 497 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 85> <Delay = 3.04>
ST_101 : Operation 498 [42/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 498 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 86> <Delay = 3.04>
ST_102 : Operation 499 [41/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 499 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 87> <Delay = 3.04>
ST_103 : Operation 500 [40/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 500 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 88> <Delay = 3.04>
ST_104 : Operation 501 [39/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 501 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 89> <Delay = 3.04>
ST_105 : Operation 502 [38/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 502 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 90> <Delay = 3.04>
ST_106 : Operation 503 [37/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 503 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 91> <Delay = 3.04>
ST_107 : Operation 504 [36/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 504 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 92> <Delay = 3.04>
ST_108 : Operation 505 [35/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 505 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 93> <Delay = 3.04>
ST_109 : Operation 506 [34/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 506 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 94> <Delay = 3.04>
ST_110 : Operation 507 [33/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 507 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 95> <Delay = 3.04>
ST_111 : Operation 508 [32/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 508 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 96> <Delay = 3.04>
ST_112 : Operation 509 [31/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 509 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 97> <Delay = 3.04>
ST_113 : Operation 510 [30/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 510 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 98> <Delay = 3.04>
ST_114 : Operation 511 [29/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 511 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 99> <Delay = 3.04>
ST_115 : Operation 512 [28/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 512 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 100> <Delay = 3.04>
ST_116 : Operation 513 [27/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 513 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 101> <Delay = 3.04>
ST_117 : Operation 514 [26/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 514 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 102> <Delay = 3.04>
ST_118 : Operation 515 [25/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 515 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 103> <Delay = 3.04>
ST_119 : Operation 516 [24/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 516 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 104> <Delay = 3.04>
ST_120 : Operation 517 [23/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 517 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 105> <Delay = 3.04>
ST_121 : Operation 518 [22/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 518 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 106> <Delay = 3.04>
ST_122 : Operation 519 [21/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 519 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 107> <Delay = 3.04>
ST_123 : Operation 520 [20/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 520 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 108> <Delay = 3.04>
ST_124 : Operation 521 [19/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 521 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 109> <Delay = 3.04>
ST_125 : Operation 522 [18/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 522 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 110> <Delay = 3.04>
ST_126 : Operation 523 [17/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 523 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 111> <Delay = 3.04>
ST_127 : Operation 524 [16/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 524 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 112> <Delay = 3.04>
ST_128 : Operation 525 [15/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 525 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 113> <Delay = 3.04>
ST_129 : Operation 526 [14/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 526 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 114> <Delay = 3.04>
ST_130 : Operation 527 [13/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 527 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 115> <Delay = 3.04>
ST_131 : Operation 528 [12/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 528 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 116> <Delay = 3.04>
ST_132 : Operation 529 [11/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 529 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 117> <Delay = 3.04>
ST_133 : Operation 530 [10/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 530 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 118> <Delay = 3.04>
ST_134 : Operation 531 [9/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 531 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 119> <Delay = 3.04>
ST_135 : Operation 532 [8/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 532 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 120> <Delay = 3.04>
ST_136 : Operation 533 [7/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 533 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 121> <Delay = 3.04>
ST_137 : Operation 534 [6/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 534 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 122> <Delay = 3.04>
ST_138 : Operation 535 [5/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 535 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 123> <Delay = 3.04>
ST_139 : Operation 536 [4/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 536 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 124> <Delay = 3.04>
ST_140 : Operation 537 [3/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 537 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 125> <Delay = 3.04>
ST_141 : Operation 538 [2/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 538 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 126> <Delay = 5.71>
ST_142 : Operation 539 [1/1] (0.00ns)   --->   "%m_load = load i32* %m" [demodulation_FM.cpp:197]   --->   Operation 539 'load' 'm_load' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 0.00>
ST_142 : Operation 540 [1/1] (1.78ns)   --->   "%m_1 = add nsw i32 %m_load, 1" [demodulation_FM.cpp:197]   --->   Operation 540 'add' 'm_1' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i32 %m_1 to i64" [demodulation_FM.cpp:198]   --->   Operation 541 'sext' 'sext_ln198' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 0.00>
ST_142 : Operation 542 [1/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp_4, %sext_ln1148" [demodulation_FM.cpp:198]   --->   Operation 542 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %sdiv_ln1148, i32 16, i32 47)" [demodulation_FM.cpp:198]   --->   Operation 543 'partselect' 'trunc_ln2' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 0.00>
ST_142 : Operation 544 [1/1] (0.00ns)   --->   "%y_demod_d_V_addr_1 = getelementptr [1250 x i32]* %y_demod_d_V, i64 0, i64 %sext_ln198" [demodulation_FM.cpp:198]   --->   Operation 544 'getelementptr' 'y_demod_d_V_addr_1' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 0.00>
ST_142 : Operation 545 [1/1] (2.66ns)   --->   "store i32 %trunc_ln2, i32* %y_demod_d_V_addr_1, align 4" [demodulation_FM.cpp:198]   --->   Operation 545 'store' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_142 : Operation 546 [1/1] (1.06ns)   --->   "store i32 %m_1, i32* %m" [demodulation_FM.cpp:199]   --->   Operation 546 'store' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 1.06>
ST_142 : Operation 547 [1/1] (0.00ns)   --->   "br label %._crit_edge" [demodulation_FM.cpp:199]   --->   Operation 547 'br' <Predicate = (icmp_ln189 & icmp_ln195)> <Delay = 0.00>
ST_142 : Operation 548 [1/1] (1.50ns)   --->   "%n = add i17 %n3_0, 1" [demodulation_FM.cpp:185]   --->   Operation 548 'add' 'n' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 549 [1/1] (0.00ns)   --->   "br label %20" [demodulation_FM.cpp:185]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('value.V', demodulation_FM.cpp:89) [22]  (1.06 ns)

 <State 2>: 6.15ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('value.V', demodulation_FM.cpp:89) [22]  (0 ns)
	'add' operation ('add_ln1192', demodulation_FM.cpp:88) [31]  (1.69 ns)
	'add' operation ('value.V', demodulation_FM.cpp:91) [34]  (1.78 ns)
	'select' operation ('value.V', demodulation_FM.cpp:89) [35]  (0.631 ns)
	'icmp' operation ('icmp_ln851', demodulation_FM.cpp:93) [39]  (1.5 ns)
	'select' operation ('select_ln851', demodulation_FM.cpp:93) [41]  (0 ns)
	'select' operation ('select_ln850', demodulation_FM.cpp:93) [42]  (0.549 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:96) [73]  (1.36 ns)
	'sub' operation ('sub_ln59_1', demodulation_FM.cpp:59->demodulation_FM.cpp:96) [75]  (1.37 ns)
	'select' operation ('select_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:96) [77]  (0 ns)
	'sub' operation ('idx', demodulation_FM.cpp:59->demodulation_FM.cpp:96) [78]  (1.37 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'phi' operation ('idx_3_i', demodulation_FM.cpp:51->demodulation_FM.cpp:96) with incoming values : ('select_ln850', demodulation_FM.cpp:93) ('zext_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:96) ('zext_ln55', demodulation_FM.cpp:55->demodulation_FM.cpp:96) ('zext_ln51_1', demodulation_FM.cpp:51->demodulation_FM.cpp:96) [90]  (0 ns)
	'getelementptr' operation ('cos_table_addr', demodulation_FM.cpp:64->demodulation_FM.cpp:96) [93]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:64->demodulation_FM.cpp:96) on array 'cos_table' [94]  (2.66 ns)

 <State 5>: 4.67ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:64->demodulation_FM.cpp:96) on array 'cos_table' [94]  (2.66 ns)
	'sub' operation ('sub_ln703_4', demodulation_FM.cpp:64->demodulation_FM.cpp:96) [95]  (1.4 ns)
	'select' operation ('__Val2__', demodulation_FM.cpp:62->demodulation_FM.cpp:96) [96]  (0.599 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'phi' operation ('idx_3_i2', demodulation_FM.cpp:16->demodulation_FM.cpp:96) with incoming values : ('select_ln850', demodulation_FM.cpp:93) ('zext_ln24', demodulation_FM.cpp:24->demodulation_FM.cpp:96) ('zext_ln20', demodulation_FM.cpp:20->demodulation_FM.cpp:96) ('zext_ln16_1', demodulation_FM.cpp:16->demodulation_FM.cpp:96) [139]  (0 ns)
	'getelementptr' operation ('sin_table_addr', demodulation_FM.cpp:29->demodulation_FM.cpp:96) [142]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:29->demodulation_FM.cpp:96) on array 'sin_table' [143]  (2.66 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:29->demodulation_FM.cpp:96) on array 'sin_table' [143]  (2.66 ns)
	'sub' operation ('sub_ln703_7', demodulation_FM.cpp:29->demodulation_FM.cpp:96) [144]  (1.4 ns)
	'select' operation ('__Val2__', demodulation_FM.cpp:27->demodulation_FM.cpp:96) [145]  (0.599 ns)

 <State 8>: 8.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', demodulation_FM.cpp:96) [149]  (6.58 ns)
	'add' operation ('ret.V', demodulation_FM.cpp:96) [150]  (1.69 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln110', demodulation_FM.cpp:110) of variable 'real.V', demodulation_FM.cpp:96 on array 'y_I_V' [162]  (2.66 ns)

 <State 10>: 4.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_2', demodulation_FM.cpp:105) [165]  (1.78 ns)
	'store' operation ('store_ln105', demodulation_FM.cpp:105) of variable 'sub_ln703_2', demodulation_FM.cpp:105 on array 'y_I_V' [166]  (2.66 ns)

 <State 11>: 4.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', demodulation_FM.cpp:100) [170]  (1.78 ns)
	'store' operation ('store_ln100', demodulation_FM.cpp:100) of variable 'sub_ln703', demodulation_FM.cpp:100 on array 'y_I_V' [171]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('imag.V', demodulation_FM.cpp:97) ('sub_ln703_3', demodulation_FM.cpp:106) ('sub_ln703_1', demodulation_FM.cpp:101) [175]  (0 ns)
	'store' operation ('store_ln101', demodulation_FM.cpp:101) of variable '__Val2__' on array 'y_Q_V' [176]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', demodulation_FM.cpp:153) [181]  (0 ns)
	'getelementptr' operation ('y_I_V_addr_1', demodulation_FM.cpp:155) [188]  (0 ns)
	'load' operation ('y_I_V_load', demodulation_FM.cpp:155) on array 'y_I_V' [189]  (2.66 ns)

 <State 14>: 4.09ns
The critical path consists of the following:
	'load' operation ('y_I_V_load', demodulation_FM.cpp:155) on array 'y_I_V' [189]  (2.66 ns)
	'store' operation ('store_ln155', demodulation_FM.cpp:155) of variable 'y_I_V_load', demodulation_FM.cpp:155 on array 'hwin_I.V', demodulation_FM.cpp:118 [191]  (1.43 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('l', demodulation_FM.cpp:158) [200]  (0 ns)
	'getelementptr' operation ('y_I_V_addr_3', demodulation_FM.cpp:160) [206]  (0 ns)
	'load' operation ('in_val_I.V', demodulation_FM.cpp:160) on array 'y_I_V' [207]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'load' operation ('in_val_I.V', demodulation_FM.cpp:160) on array 'y_I_V' [207]  (2.66 ns)

 <State 17>: 2.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', demodulation_FM.cpp:165) [214]  (0 ns)
	'add' operation ('i', demodulation_FM.cpp:165) [217]  (1.34 ns)
	'getelementptr' operation ('hwin_I_V_addr_1', demodulation_FM.cpp:165) [224]  (0 ns)
	'load' operation ('hwin_I_V_load', demodulation_FM.cpp:165) on array 'hwin_I.V', demodulation_FM.cpp:118 [225]  (1.43 ns)

 <State 18>: 3.48ns
The critical path consists of the following:
	'load' operation ('hwin_I_V_load', demodulation_FM.cpp:165) on array 'hwin_I.V', demodulation_FM.cpp:118 [225]  (1.43 ns)
	'select' operation ('select_ln165', demodulation_FM.cpp:165) [226]  (0.631 ns)
	'store' operation ('store_ln165', demodulation_FM.cpp:165) of variable 'select_ln165', demodulation_FM.cpp:165 on array 'hwin_I.V', demodulation_FM.cpp:118 [228]  (1.43 ns)

 <State 19>: 8.37ns
The critical path consists of the following:
	'mul' operation ('r.V', demodulation_FM.cpp:166) [233]  (6.58 ns)
	'add' operation ('ret.V', demodulation_FM.cpp:166) [236]  (1.79 ns)

 <State 20>: 3.73ns
The critical path consists of the following:
	'load' operation ('ary_r_value_0.V', demodulation_FM.cpp:179) on array 'y_I_V' [260]  (2.66 ns)
	'store' operation ('store_ln185', demodulation_FM.cpp:185) of variable 'ary_r_value_0.V', demodulation_FM.cpp:179 on local variable '__Val2__' [262]  (1.06 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:185) [267]  (0 ns)
	'getelementptr' operation ('y_I_V_addr_4', demodulation_FM.cpp:187) [273]  (0 ns)
	'load' operation ('ary_r_value_0.V', demodulation_FM.cpp:187) on array 'y_I_V' [274]  (2.66 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'load' operation ('ary_r_value_0.V', demodulation_FM.cpp:187) on array 'y_I_V' [274]  (2.66 ns)

 <State 23>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 24>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 25>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 26>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 27>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 28>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 29>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 30>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 31>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 32>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 33>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 34>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 35>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 36>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 37>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 38>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 39>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 40>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 41>: 2.35ns
The critical path consists of the following:
	'urem' operation ('urem_ln195', demodulation_FM.cpp:195) [285]  (2.35 ns)

 <State 42>: 8.57ns
The critical path consists of the following:
	'mul' operation ('r.V', demodulation_FM.cpp:198) [302]  (6.58 ns)
	'add' operation ('ret.V', demodulation_FM.cpp:198) [306]  (1.99 ns)

 <State 43>: 5.04ns
The critical path consists of the following:
	'sub' operation ('ret.V', demodulation_FM.cpp:198) [301]  (1.99 ns)
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 44>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 45>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 46>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 47>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 48>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 49>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 50>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 51>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 52>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 53>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 54>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 55>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 56>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 57>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 58>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 59>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 60>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 61>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 62>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 63>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 64>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 65>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 66>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 67>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 68>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 69>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 70>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 71>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 72>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 73>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 74>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 75>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 76>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 77>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 78>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 79>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 80>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 81>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 82>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 83>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 84>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 85>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 86>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 87>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 88>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 89>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 90>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 91>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 92>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 93>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 94>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 95>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 96>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 97>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 98>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 99>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 100>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 101>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 102>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 103>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 104>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 105>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 106>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 107>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 108>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 109>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 110>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 111>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 112>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 113>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 114>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 115>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 116>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 117>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 118>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 119>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 120>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 121>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 122>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 123>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 124>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 125>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 126>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 127>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 128>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 129>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 130>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 131>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 132>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 133>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 134>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 135>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 136>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 137>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 138>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 139>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 140>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 141>: 3.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)

 <State 142>: 5.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:198) [309]  (3.05 ns)
	'store' operation ('store_ln198', demodulation_FM.cpp:198) of variable 'trunc_ln2', demodulation_FM.cpp:198 on array 'y_demod_d_V' [312]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
