#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028746881360 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v00000287468e8a10_0 .var "clk", 0 0;
v00000287468e8d30_0 .var "reset", 0 0;
S_00000287468814f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0000028746881360;
 .timescale -9 -10;
v000002874687f4e0_0 .var/i "i", 31 0;
S_0000028746869810 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_0000028746881360;
 .timescale -9 -10;
v000002874687f940_0 .var/i "i", 31 0;
S_00000287468699a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_0000028746881360;
 .timescale -9 -10;
v000002874687ed60_0 .var/i "i", 31 0;
S_00000287468672f0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 31, 2 31 0, S_0000028746881360;
 .timescale -9 -10;
v000002874687eae0_0 .var/i "i", 31 0;
S_0000028746867480 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 35, 2 35 0, S_0000028746881360;
 .timescale -9 -10;
v000002874687f9e0_0 .var/i "i", 31 0;
S_000002874685e5b0 .scope module, "datapath" "Datapath" 2 6, 2 54 0, S_0000028746881360;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000028746867de0 .functor AND 1, v00000287468e2790_0, v00000287468e2010_0, C4<1>, C4<1>;
v00000287468e9550_0 .net "ALUControl", 3 0, v00000287468e21f0_0;  1 drivers
v00000287468e9230_0 .net "ALUOp", 2 0, v00000287468e1d90_0;  1 drivers
v00000287468e8150_0 .net "ALUResult", 31 0, v000002874687f120_0;  1 drivers
v00000287468e80b0_0 .net "ALUSrc", 0 0, v00000287468e20b0_0;  1 drivers
v00000287468e8c90_0 .net "Branch", 0 0, v00000287468e2790_0;  1 drivers
v00000287468e99b0_0 .net "MemRead", 0 0, v00000287468e28d0_0;  1 drivers
v00000287468e8790_0 .net "MemWrite", 0 0, v00000287468e1b10_0;  1 drivers
v00000287468e9c30_0 .net "MemtoReg", 0 0, v00000287468e2d30_0;  1 drivers
v00000287468e8ab0_0 .net "PC", 31 0, v00000287468e1a70_0;  1 drivers
v00000287468e8470_0 .net "RegWrite", 0 0, v00000287468e2330_0;  1 drivers
v00000287468e8b50_0 .net "addout0", 31 0, L_00000287468e92d0;  1 drivers
v00000287468e9d70_0 .net "addout1", 31 0, L_00000287468e9870;  1 drivers
v00000287468e9050_0 .net "clk", 0 0, v00000287468e8a10_0;  1 drivers
v00000287468e9910_0 .net "immediate", 31 0, v00000287468e2290_0;  1 drivers
v00000287468e8830_0 .net "instruction", 31 0, v00000287468e16b0_0;  1 drivers
v00000287468e8bf0_0 .net "muxout0", 31 0, v00000287468e26f0_0;  1 drivers
v00000287468e9f50_0 .net "muxout1", 31 0, v00000287468e2c90_0;  1 drivers
v00000287468e9e10_0 .net "muxout2", 31 0, v00000287468e2dd0_0;  1 drivers
v00000287468e9690_0 .net "readData1", 31 0, v00000287468e1570_0;  1 drivers
v00000287468e8970_0 .net "readData2", 31 0, v00000287468e1610_0;  1 drivers
v00000287468e8f10_0 .net "readData3", 31 0, v00000287468e2830_0;  1 drivers
v00000287468e9730_0 .net "reset", 0 0, v00000287468e8d30_0;  1 drivers
v00000287468e95f0_0 .net "zero", 0 0, v00000287468e2010_0;  1 drivers
L_00000287468e8dd0 .part v00000287468e16b0_0, 12, 3;
L_00000287468e9eb0 .part v00000287468e16b0_0, 0, 7;
L_00000287468e9190 .part v00000287468e16b0_0, 15, 5;
L_00000287468e86f0 .part v00000287468e16b0_0, 20, 5;
L_00000287468e97d0 .part v00000287468e16b0_0, 7, 5;
S_000002874685e740 .scope module, "add0" "Add" 2 70, 3 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000002874687f620_0 .net "a", 31 0, v00000287468e1a70_0;  alias, 1 drivers
L_00000287468f0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002874687eea0_0 .net "b", 31 0, L_00000287468f0088;  1 drivers
v000002874687f760_0 .net "result", 31 0, L_00000287468e92d0;  alias, 1 drivers
L_00000287468e92d0 .arith/sum 32, v00000287468e1a70_0, L_00000287468f0088;
S_000002874685d090 .scope module, "add1" "Add" 2 71, 3 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000002874687ec20_0 .net "a", 31 0, v00000287468e1a70_0;  alias, 1 drivers
v000002874687ecc0_0 .net "b", 31 0, v00000287468e2290_0;  alias, 1 drivers
v000002874687f080_0 .net "result", 31 0, L_00000287468e9870;  alias, 1 drivers
L_00000287468e9870 .arith/sum 32, v00000287468e1a70_0, v00000287468e2290_0;
S_000002874685d220 .scope module, "alu" "ALU" 2 72, 4 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028746848590 .param/l "ADD" 1 4 11, C4<0010>;
P_00000287468485c8 .param/l "AND" 1 4 12, C4<0000>;
P_0000028746848600 .param/l "BNE" 1 4 15, C4<0110>;
P_0000028746848638 .param/l "LB" 1 4 9, C4<0010>;
P_0000028746848670 .param/l "ORI" 1 4 13, C4<0001>;
P_00000287468486a8 .param/l "SB" 1 4 10, C4<0010>;
P_00000287468486e0 .param/l "SLL" 1 4 14, C4<1000>;
v000002874687ee00_0 .net "ALUControl", 3 0, v00000287468e21f0_0;  alias, 1 drivers
v000002874687f120_0 .var "ALUResult", 31 0;
v000002874687f1c0_0 .net "a", 31 0, v00000287468e1570_0;  alias, 1 drivers
v000002874687f260_0 .net "b", 31 0, v00000287468e26f0_0;  alias, 1 drivers
v00000287468e2010_0 .var "zero", 0 0;
E_00000287468776a0 .event anyedge, v000002874687ee00_0, v000002874687f1c0_0, v000002874687f260_0, v000002874687f120_0;
S_0000028746848720 .scope module, "alucontrol" "ALUControl" 2 73, 5 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v00000287468e21f0_0 .var "ALUControl", 3 0;
v00000287468e2ab0_0 .net "ALUOp", 2 0, v00000287468e1d90_0;  alias, 1 drivers
v00000287468e25b0_0 .net "instruction", 2 0, L_00000287468e8dd0;  1 drivers
E_0000028746877c20 .event anyedge, v00000287468e2ab0_0, v00000287468e25b0_0;
S_00000287468540c0 .scope module, "control" "Control" 2 74, 6 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v00000287468e1d90_0 .var "ALUOp", 2 0;
v00000287468e20b0_0 .var "ALUSrc", 0 0;
v00000287468e2790_0 .var "Branch", 0 0;
v00000287468e28d0_0 .var "MemRead", 0 0;
v00000287468e1b10_0 .var "MemWrite", 0 0;
v00000287468e2d30_0 .var "MemtoReg", 0 0;
v00000287468e2330_0 .var "RegWrite", 0 0;
v00000287468e2f10_0 .net "instruction", 6 0, L_00000287468e9eb0;  1 drivers
E_00000287468790a0 .event anyedge, v00000287468e2f10_0;
S_0000028746854250 .scope module, "datamemory" "DataMemory" 2 75, 7 1 0, S_000002874685e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v00000287468e1e30_0 .net "MemRead", 0 0, v00000287468e28d0_0;  alias, 1 drivers
v00000287468e1ed0_0 .net "MemWrite", 0 0, v00000287468e1b10_0;  alias, 1 drivers
v00000287468e1cf0_0 .net "address", 31 0, v000002874687f120_0;  alias, 1 drivers
v00000287468e2b50 .array "memory", 31 0, 31 0;
v00000287468e2830_0 .var "readData", 31 0;
v00000287468e2150_0 .net "writeData", 31 0, v00000287468e1610_0;  alias, 1 drivers
v00000287468e2b50_0 .array/port v00000287468e2b50, 0;
v00000287468e2b50_1 .array/port v00000287468e2b50, 1;
E_0000028746878f60/0 .event anyedge, v00000287468e28d0_0, v000002874687f120_0, v00000287468e2b50_0, v00000287468e2b50_1;
v00000287468e2b50_2 .array/port v00000287468e2b50, 2;
v00000287468e2b50_3 .array/port v00000287468e2b50, 3;
v00000287468e2b50_4 .array/port v00000287468e2b50, 4;
v00000287468e2b50_5 .array/port v00000287468e2b50, 5;
E_0000028746878f60/1 .event anyedge, v00000287468e2b50_2, v00000287468e2b50_3, v00000287468e2b50_4, v00000287468e2b50_5;
v00000287468e2b50_6 .array/port v00000287468e2b50, 6;
v00000287468e2b50_7 .array/port v00000287468e2b50, 7;
v00000287468e2b50_8 .array/port v00000287468e2b50, 8;
v00000287468e2b50_9 .array/port v00000287468e2b50, 9;
E_0000028746878f60/2 .event anyedge, v00000287468e2b50_6, v00000287468e2b50_7, v00000287468e2b50_8, v00000287468e2b50_9;
v00000287468e2b50_10 .array/port v00000287468e2b50, 10;
v00000287468e2b50_11 .array/port v00000287468e2b50, 11;
v00000287468e2b50_12 .array/port v00000287468e2b50, 12;
v00000287468e2b50_13 .array/port v00000287468e2b50, 13;
E_0000028746878f60/3 .event anyedge, v00000287468e2b50_10, v00000287468e2b50_11, v00000287468e2b50_12, v00000287468e2b50_13;
v00000287468e2b50_14 .array/port v00000287468e2b50, 14;
v00000287468e2b50_15 .array/port v00000287468e2b50, 15;
v00000287468e2b50_16 .array/port v00000287468e2b50, 16;
v00000287468e2b50_17 .array/port v00000287468e2b50, 17;
E_0000028746878f60/4 .event anyedge, v00000287468e2b50_14, v00000287468e2b50_15, v00000287468e2b50_16, v00000287468e2b50_17;
v00000287468e2b50_18 .array/port v00000287468e2b50, 18;
v00000287468e2b50_19 .array/port v00000287468e2b50, 19;
v00000287468e2b50_20 .array/port v00000287468e2b50, 20;
v00000287468e2b50_21 .array/port v00000287468e2b50, 21;
E_0000028746878f60/5 .event anyedge, v00000287468e2b50_18, v00000287468e2b50_19, v00000287468e2b50_20, v00000287468e2b50_21;
v00000287468e2b50_22 .array/port v00000287468e2b50, 22;
v00000287468e2b50_23 .array/port v00000287468e2b50, 23;
v00000287468e2b50_24 .array/port v00000287468e2b50, 24;
v00000287468e2b50_25 .array/port v00000287468e2b50, 25;
E_0000028746878f60/6 .event anyedge, v00000287468e2b50_22, v00000287468e2b50_23, v00000287468e2b50_24, v00000287468e2b50_25;
v00000287468e2b50_26 .array/port v00000287468e2b50, 26;
v00000287468e2b50_27 .array/port v00000287468e2b50, 27;
v00000287468e2b50_28 .array/port v00000287468e2b50, 28;
v00000287468e2b50_29 .array/port v00000287468e2b50, 29;
E_0000028746878f60/7 .event anyedge, v00000287468e2b50_26, v00000287468e2b50_27, v00000287468e2b50_28, v00000287468e2b50_29;
v00000287468e2b50_30 .array/port v00000287468e2b50, 30;
v00000287468e2b50_31 .array/port v00000287468e2b50, 31;
E_0000028746878f60/8 .event anyedge, v00000287468e2b50_30, v00000287468e2b50_31, v00000287468e1b10_0, v00000287468e2150_0;
E_0000028746878f60 .event/or E_0000028746878f60/0, E_0000028746878f60/1, E_0000028746878f60/2, E_0000028746878f60/3, E_0000028746878f60/4, E_0000028746878f60/5, E_0000028746878f60/6, E_0000028746878f60/7, E_0000028746878f60/8;
S_0000028746844be0 .scope module, "immgen" "ImmGen" 2 76, 8 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0000028746881df0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0000028746881e28 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0000028746881e60 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0000028746881e98 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v00000287468e2290_0 .var "immediate", 31 0;
v00000287468e2650_0 .net "instruction", 31 0, v00000287468e16b0_0;  alias, 1 drivers
E_0000028746878b20 .event anyedge, v00000287468e2650_0;
S_0000028746844d70 .scope module, "instructionmemory" "InstructionMemory" 2 77, 9 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v00000287468e16b0_0 .var "instruction", 31 0;
v00000287468e23d0 .array "memory", 31 0, 31 0;
v00000287468e2510_0 .net "readAddress", 31 0, v00000287468e1a70_0;  alias, 1 drivers
v00000287468e23d0_0 .array/port v00000287468e23d0, 0;
v00000287468e23d0_1 .array/port v00000287468e23d0, 1;
v00000287468e23d0_2 .array/port v00000287468e23d0, 2;
E_00000287468789e0/0 .event anyedge, v000002874687f620_0, v00000287468e23d0_0, v00000287468e23d0_1, v00000287468e23d0_2;
v00000287468e23d0_3 .array/port v00000287468e23d0, 3;
v00000287468e23d0_4 .array/port v00000287468e23d0, 4;
v00000287468e23d0_5 .array/port v00000287468e23d0, 5;
v00000287468e23d0_6 .array/port v00000287468e23d0, 6;
E_00000287468789e0/1 .event anyedge, v00000287468e23d0_3, v00000287468e23d0_4, v00000287468e23d0_5, v00000287468e23d0_6;
v00000287468e23d0_7 .array/port v00000287468e23d0, 7;
v00000287468e23d0_8 .array/port v00000287468e23d0, 8;
v00000287468e23d0_9 .array/port v00000287468e23d0, 9;
v00000287468e23d0_10 .array/port v00000287468e23d0, 10;
E_00000287468789e0/2 .event anyedge, v00000287468e23d0_7, v00000287468e23d0_8, v00000287468e23d0_9, v00000287468e23d0_10;
v00000287468e23d0_11 .array/port v00000287468e23d0, 11;
v00000287468e23d0_12 .array/port v00000287468e23d0, 12;
v00000287468e23d0_13 .array/port v00000287468e23d0, 13;
v00000287468e23d0_14 .array/port v00000287468e23d0, 14;
E_00000287468789e0/3 .event anyedge, v00000287468e23d0_11, v00000287468e23d0_12, v00000287468e23d0_13, v00000287468e23d0_14;
v00000287468e23d0_15 .array/port v00000287468e23d0, 15;
v00000287468e23d0_16 .array/port v00000287468e23d0, 16;
v00000287468e23d0_17 .array/port v00000287468e23d0, 17;
v00000287468e23d0_18 .array/port v00000287468e23d0, 18;
E_00000287468789e0/4 .event anyedge, v00000287468e23d0_15, v00000287468e23d0_16, v00000287468e23d0_17, v00000287468e23d0_18;
v00000287468e23d0_19 .array/port v00000287468e23d0, 19;
v00000287468e23d0_20 .array/port v00000287468e23d0, 20;
v00000287468e23d0_21 .array/port v00000287468e23d0, 21;
v00000287468e23d0_22 .array/port v00000287468e23d0, 22;
E_00000287468789e0/5 .event anyedge, v00000287468e23d0_19, v00000287468e23d0_20, v00000287468e23d0_21, v00000287468e23d0_22;
v00000287468e23d0_23 .array/port v00000287468e23d0, 23;
v00000287468e23d0_24 .array/port v00000287468e23d0, 24;
v00000287468e23d0_25 .array/port v00000287468e23d0, 25;
v00000287468e23d0_26 .array/port v00000287468e23d0, 26;
E_00000287468789e0/6 .event anyedge, v00000287468e23d0_23, v00000287468e23d0_24, v00000287468e23d0_25, v00000287468e23d0_26;
v00000287468e23d0_27 .array/port v00000287468e23d0, 27;
v00000287468e23d0_28 .array/port v00000287468e23d0, 28;
v00000287468e23d0_29 .array/port v00000287468e23d0, 29;
v00000287468e23d0_30 .array/port v00000287468e23d0, 30;
E_00000287468789e0/7 .event anyedge, v00000287468e23d0_27, v00000287468e23d0_28, v00000287468e23d0_29, v00000287468e23d0_30;
v00000287468e23d0_31 .array/port v00000287468e23d0, 31;
E_00000287468789e0/8 .event anyedge, v00000287468e23d0_31;
E_00000287468789e0 .event/or E_00000287468789e0/0, E_00000287468789e0/1, E_00000287468789e0/2, E_00000287468789e0/3, E_00000287468789e0/4, E_00000287468789e0/5, E_00000287468789e0/6, E_00000287468789e0/7, E_00000287468789e0/8;
S_000002874683bc20 .scope module, "mux0" "Mux" 2 78, 10 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v00000287468e2470_0 .net "Control", 0 0, v00000287468e20b0_0;  alias, 1 drivers
v00000287468e2bf0_0 .net "in0", 31 0, v00000287468e1610_0;  alias, 1 drivers
v00000287468e2a10_0 .net "in1", 31 0, v00000287468e2290_0;  alias, 1 drivers
v00000287468e26f0_0 .var "out", 31 0;
E_0000028746878fa0 .event anyedge, v00000287468e20b0_0, v000002874687ecc0_0, v00000287468e2150_0;
S_00000287468e5220 .scope module, "mux1" "Mux" 2 79, 10 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v00000287468e19d0_0 .net "Control", 0 0, L_0000028746867de0;  1 drivers
v00000287468e2970_0 .net "in0", 31 0, L_00000287468e92d0;  alias, 1 drivers
v00000287468e1750_0 .net "in1", 31 0, L_00000287468e9870;  alias, 1 drivers
v00000287468e2c90_0 .var "out", 31 0;
E_0000028746878ae0 .event anyedge, v00000287468e19d0_0, v000002874687f080_0, v000002874687f760_0;
S_00000287468e5b80 .scope module, "mux2" "Mux" 2 80, 10 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v00000287468e11b0_0 .net "Control", 0 0, v00000287468e2d30_0;  alias, 1 drivers
v00000287468e1f70_0 .net "in0", 31 0, v000002874687f120_0;  alias, 1 drivers
v00000287468e1bb0_0 .net "in1", 31 0, v00000287468e2830_0;  alias, 1 drivers
v00000287468e2dd0_0 .var "out", 31 0;
E_0000028746879060 .event anyedge, v00000287468e2d30_0, v00000287468e2830_0, v000002874687f120_0;
S_00000287468e5090 .scope module, "pc" "PC" 2 81, 11 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v00000287468e2e70_0 .net "PCIn", 31 0, v00000287468e2c90_0;  alias, 1 drivers
v00000287468e1a70_0 .var "PCOut", 31 0;
v00000287468e1070_0 .net "clk", 0 0, v00000287468e8a10_0;  alias, 1 drivers
v00000287468e1250_0 .net "reset", 0 0, v00000287468e8d30_0;  alias, 1 drivers
E_0000028746878a60 .event posedge, v00000287468e1070_0;
S_00000287468e5d10 .scope module, "registers" "Registers" 2 82, 12 1 0, S_000002874685e5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v00000287468e1c50_0 .net "RegWrite", 0 0, v00000287468e2330_0;  alias, 1 drivers
L_00000287468f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000287468e1110_0 .net *"_ivl_10", 1 0, L_00000287468f00d0;  1 drivers
v00000287468e12f0_0 .net *"_ivl_14", 31 0, L_00000287468e85b0;  1 drivers
v00000287468e1390_0 .net *"_ivl_16", 6 0, L_00000287468e8290;  1 drivers
L_00000287468f0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000287468e17f0_0 .net *"_ivl_19", 1 0, L_00000287468f0118;  1 drivers
v00000287468e1430_0 .net *"_ivl_5", 31 0, L_00000287468e9370;  1 drivers
v00000287468e14d0_0 .net *"_ivl_7", 6 0, L_00000287468e9410;  1 drivers
v00000287468e1570_0 .var "readData1", 31 0;
v00000287468e1610_0 .var "readData2", 31 0;
v00000287468e1890_0 .net "readReg1", 4 0, L_00000287468e9190;  1 drivers
v00000287468e1930_0 .net "readReg2", 4 0, L_00000287468e86f0;  1 drivers
v00000287468e94b0 .array "registers", 31 0, 31 0;
v00000287468e81f0_0 .net "writeData", 31 0, v00000287468e2dd0_0;  alias, 1 drivers
v00000287468e88d0_0 .net "writeReg", 4 0, L_00000287468e97d0;  1 drivers
E_00000287468790e0 .event anyedge, v00000287468e2330_0, v00000287468e2dd0_0, v00000287468e88d0_0;
E_0000028746879120 .event anyedge, L_00000287468e85b0, v00000287468e1930_0;
E_0000028746879160 .event anyedge, L_00000287468e9370, v00000287468e1890_0;
v00000287468e94b0_0 .array/port v00000287468e94b0, 0;
E_0000028746878a20 .event anyedge, v00000287468e94b0_0;
L_00000287468e9370 .array/port v00000287468e94b0, L_00000287468e9410;
L_00000287468e9410 .concat [ 5 2 0 0], L_00000287468e9190, L_00000287468f00d0;
L_00000287468e85b0 .array/port v00000287468e94b0, L_00000287468e8290;
L_00000287468e8290 .concat [ 5 2 0 0], L_00000287468e86f0, L_00000287468f0118;
    .scope S_000002874685d220;
T_0 ;
    %wait E_00000287468776a0;
    %load/vec4 v000002874687ee00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %add;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %add;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %add;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %and;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %or;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000002874687f1c0_0;
    %ix/getv 4, v000002874687f260_0;
    %shiftl 4;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000002874687f1c0_0;
    %load/vec4 v000002874687f260_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000002874687f120_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000002874687f120_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v00000287468e2010_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028746848720;
T_1 ;
    %wait E_0000028746877c20;
    %load/vec4 v00000287468e2ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000287468e25b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000287468e21f0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000287468540c0;
T_2 ;
    %wait E_00000287468790a0;
    %load/vec4 v00000287468e2f10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2d30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000287468e1d90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e20b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e2330_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028746854250;
T_3 ;
    %wait E_0000028746878f60;
    %load/vec4 v00000287468e1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v00000287468e1cf0_0;
    %load/vec4a v00000287468e2b50, 4;
    %store/vec4 v00000287468e2830_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000287468e1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000287468e2150_0;
    %ix/getv 4, v00000287468e1cf0_0;
    %store/vec4a v00000287468e2b50, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028746844be0;
T_4 ;
    %wait E_0000028746878b20;
    %load/vec4 v00000287468e2650_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000287468e2290_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000287468e2650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000287468e2290_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000287468e2650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000287468e2290_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000287468e2650_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000287468e2650_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000287468e2290_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000287468e2650_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000287468e2650_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000287468e2650_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000287468e2290_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028746844d70;
T_5 ;
    %wait E_00000287468789e0;
    %load/vec4 v00000287468e2510_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000287468e23d0, 4;
    %store/vec4 v00000287468e16b0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002874683bc20;
T_6 ;
    %wait E_0000028746878fa0;
    %load/vec4 v00000287468e2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000287468e2a10_0;
    %store/vec4 v00000287468e26f0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000287468e2bf0_0;
    %store/vec4 v00000287468e26f0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000287468e5220;
T_7 ;
    %wait E_0000028746878ae0;
    %load/vec4 v00000287468e19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000287468e1750_0;
    %store/vec4 v00000287468e2c90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000287468e2970_0;
    %store/vec4 v00000287468e2c90_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000287468e5b80;
T_8 ;
    %wait E_0000028746879060;
    %load/vec4 v00000287468e11b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000287468e1bb0_0;
    %store/vec4 v00000287468e2dd0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000287468e1f70_0;
    %store/vec4 v00000287468e2dd0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000287468e5090;
T_9 ;
    %wait E_0000028746878a60;
    %load/vec4 v00000287468e1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000287468e1a70_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000287468e2e70_0;
    %store/vec4 v00000287468e1a70_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000287468e5d10;
T_10 ;
    %wait E_0000028746878a20;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000287468e94b0, 4, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000287468e5d10;
T_11 ;
    %wait E_0000028746879160;
    %load/vec4 v00000287468e1890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000287468e94b0, 4;
    %store/vec4 v00000287468e1570_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000287468e5d10;
T_12 ;
    %wait E_0000028746879120;
    %load/vec4 v00000287468e1930_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000287468e94b0, 4;
    %store/vec4 v00000287468e1610_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000287468e5d10;
T_13 ;
    %wait E_00000287468790e0;
    %load/vec4 v00000287468e1c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000287468e81f0_0;
    %load/vec4 v00000287468e88d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000287468e94b0, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028746881360;
T_14 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v00000287468e2b50 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v00000287468e23d0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v00000287468e94b0 {0 0 0};
    %fork t_1, S_00000287468814f0;
    %jmp t_0;
    .scope S_00000287468814f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687f4e0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002874687f4e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v000002874687f4e0_0, &A<v00000287468e2b50, v000002874687f4e0_0 > {0 0 0};
    %load/vec4 v000002874687f4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002874687f4e0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0000028746881360;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_0000028746869810;
    %jmp t_2;
    .scope S_0000028746869810;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687f940_0, 0, 32;
T_14.2 ;
    %load/vec4 v000002874687f940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v000002874687f940_0, &A<v00000287468e23d0, v000002874687f940_0 > {0 0 0};
    %load/vec4 v000002874687f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000002874687f940_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0000028746881360;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_00000287468699a0;
    %jmp t_4;
    .scope S_00000287468699a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687ed60_0, 0, 32;
T_14.4 ;
    %load/vec4 v000002874687ed60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v000002874687ed60_0, &A<v00000287468e94b0, v000002874687ed60_0 > {0 0 0};
    %load/vec4 v000002874687ed60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002874687ed60_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0000028746881360;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %vpi_call 2 25 "$display", "Program Counter = %2d", v00000287468e1a70_0 {0 0 0};
    %vpi_call 2 26 "$display", "Instruction = %h", v00000287468e16b0_0 {0 0 0};
    %vpi_call 2 27 "$display" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000028746881360;
T_15 ;
    %wait E_0000028746878b20;
    %fork t_7, S_00000287468672f0;
    %jmp t_6;
    .scope S_00000287468672f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687eae0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002874687eae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 2 32 "$display", "DataMemory [%2d] = %d", v000002874687eae0_0, &A<v00000287468e2b50, v000002874687eae0_0 > {0 0 0};
    %load/vec4 v000002874687eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002874687eae0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0000028746881360;
t_6 %join;
    %vpi_call 2 34 "$display" {0 0 0};
    %fork t_9, S_0000028746867480;
    %jmp t_8;
    .scope S_0000028746867480;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002874687f9e0_0, 0, 32;
T_15.2 ;
    %load/vec4 v000002874687f9e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %vpi_call 2 36 "$display", "Register [%2d] = %d", v000002874687f9e0_0, &A<v00000287468e94b0, v000002874687f9e0_0 > {0 0 0};
    %load/vec4 v000002874687f9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002874687f9e0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0000028746881360;
t_8 %join;
    %vpi_call 2 38 "$display" {0 0 0};
    %vpi_call 2 39 "$display", "Program Counter = %2d", v00000287468e1a70_0 {0 0 0};
    %vpi_call 2 40 "$display", "Instruction = %h", v00000287468e16b0_0 {0 0 0};
    %vpi_call 2 41 "$display" {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000028746881360;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287468e8d30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287468e8d30_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000028746881360;
T_17 ;
    %delay 10, 0;
    %load/vec4 v00000287468e8a10_0;
    %inv;
    %store/vec4 v00000287468e8a10_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
