{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 15:42:41 2006 " "Info: Processing started: Sat Sep 23 15:42:41 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PFD_test -c PFD_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PFD_test -c PFD_test" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pfd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pfd " "Info: Found entity 1: pfd" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PFD_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PFD_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PFD_test " "Info: Found entity 1: PFD_test" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "PFD_test " "Info: Elaborating entity \"PFD_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pfd pfd:comb_60 " "Info: Elaborating entity \"pfd\" for hierarchy \"pfd:comb_60\"" {  } { { "PFD_test.v" "comb_60" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 45 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pfd.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/pfd.v" 25 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] VCC " "Warning: Pin \"LED\[5\]\" stuck at VCC" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] VCC " "Warning: Pin \"LED\[6\]\" stuck at VCC" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] VCC " "Warning: Pin \"LED\[7\]\" stuck at VCC" {  } { { "PFD_test.v" "" { Text "C:/HPDSDR/trunk/VK6APH/PFD/PFD_test.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 15:42:42 2006 " "Info: Processing ended: Sat Sep 23 15:42:42 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
