{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 6,
    "design__inferred_latch__count": 0,
    "design__instance__count": 236,
    "design__instance__area": 0,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 2,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.005481639411300421,
    "power__switching__total": 0.0016581747913733125,
    "power__leakage__total": 3.571047457739951e-08,
    "power__total": 0.007139849942177534,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 5.090231491499188,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": -994.704606393175,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": -1989.40921278635,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": -994.704606393175,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 2,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 18,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 6.953134265158347,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": -995.3606931522219,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": -1990.7213863044437,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": -995.3606931522219,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 2,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 2,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 5.656030470737907,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": -994.9607428458058,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": -1989.9214856916117,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": -994.9607428458058,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 2,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 18,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0,
    "clock__skew__worst_setup": 0,
    "timing__hold__ws": 5.090231491499188,
    "timing__setup__ws": -995.3606931522219,
    "timing__hold__tns": 0,
    "timing__setup__tns": -1990.7213863044437,
    "timing__hold__wns": 0,
    "timing__setup__wns": -995.3606931522219,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 6,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 2000.0 2000.0",
    "design__core__bbox": "358.08 359.1 1641.6 1640.52",
    "design__io": 40,
    "design__die__area": 4000000,
    "design__core__area": 1644730,
    "design__instance__count__stdcell": 0,
    "design__instance__area__stdcell": 0,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 184,
    "design__instance__area__padcells": 1108800,
    "design__instance__count__cover": 52,
    "design__instance__area__cover": 254800,
    "design__instance__utilization": 0,
    "design__instance__utilization__stdcell": 0,
    "design__rows": 339,
    "design__rows:CoreSite": 339,
    "design__sites": 906486,
    "design__sites:CoreSite": 906486,
    "design__instance__count__class:input_pad": 18,
    "design__instance__area__class:input_pad": 259200,
    "design__instance__count__class:output_pad": 16,
    "design__instance__area__class:output_pad": 230400,
    "design__instance__count__class:input_output_pad": 2,
    "design__instance__area__class:input_output_pad": 28800,
    "design__instance__count__class:power_pad": 16,
    "design__instance__area__class:power_pad": 230400,
    "flow__warnings__count": 5,
    "flow__errors__count": 0,
    "design__instance__count__class:pad_spacer": 132,
    "design__instance__area__class:pad_spacer": 360000,
    "design__instance__count__class:cover": 52,
    "design__instance__area__class:cover": 254800,
    "design__xor_difference__count": 0,
    "magic__illegal_overlap__count": 6380
}