Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 09:30:14 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mani_readout_wrapper_timing_summary_routed.rpt -pb mani_readout_wrapper_timing_summary_routed.pb -rpx mani_readout_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mani_readout_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.958        0.000                      0                 2747        0.033        0.000                      0                 2747        4.020        0.000                       0                  1352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.958        0.000                      0                 2747        0.033        0.000                      0                 2747        4.020        0.000                       0                  1352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 3.340ns (44.216%)  route 4.214ns (55.784%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.874     9.832    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.153     9.985 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.501    10.486    mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.465    12.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X51Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/C
                         clock pessimism              0.266    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)       -0.312    12.444    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.311ns (46.180%)  route 3.859ns (53.820%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.021     9.978    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.124    10.102 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.102    mani_readout_i/LTC2324_read_0/inst/clk_counter[3]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.465    12.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/C
                         clock pessimism              0.288    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.081    12.859    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 3.304ns (46.127%)  route 3.859ns (53.873%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.021     9.978    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.117    10.095 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    10.095    mani_readout_i/LTC2324_read_0/inst/clk_counter[4]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.465    12.644    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[4]/C
                         clock pessimism              0.288    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.118    12.896    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.311ns (47.074%)  route 3.723ns (52.926%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.884     9.842    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.124     9.966 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.966    mani_readout_i/LTC2324_read_0/inst/clk_counter[11]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)        0.081    12.835    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 3.311ns (47.114%)  route 3.717ns (52.886%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.878     9.836    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.124     9.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.960    mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y93         FDRE (Setup_fdre_C_D)        0.081    12.835    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 3.311ns (47.148%)  route 3.712ns (52.852%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.873     9.831    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.124     9.955 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.955    mani_readout_i/LTC2324_read_0/inst/clk_counter[10]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)        0.077    12.831    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 3.311ns (47.173%)  route 3.708ns (52.827%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.870     9.827    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.951    mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y93         FDRE (Setup_fdre_C_D)        0.077    12.831    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 3.304ns (47.022%)  route 3.723ns (52.978%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.884     9.842    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.117     9.959 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.959    mani_readout_i/LTC2324_read_0/inst/clk_counter[12]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)        0.118    12.872    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 3.304ns (47.061%)  route 3.717ns (52.939%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.878     9.836    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I1_O)        0.117     9.953 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.953    mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y93         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y93         FDRE (Setup_fdre_C_D)        0.118    12.872    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 3.303ns (47.088%)  route 3.712ns (52.912%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.638     2.932    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y92         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.617     4.027    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     4.872 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.872    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.986 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.986    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.100 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.100    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.214    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.328 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.328    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.442 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.442    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.776 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.989     6.765    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.303     7.068 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.068    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.601 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.233     8.833    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.957 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.873     9.831    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X50Y94         LUT3 (Prop_lut3_I1_O)        0.116     9.947 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.947    mani_readout_i/LTC2324_read_0/inst/clk_counter[9]_i_1_n_0
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.466    12.645    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X50Y94         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]/C
                         clock pessimism              0.263    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)        0.118    12.872    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  2.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/nread_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/Q
                         net (fo=2, routed)           0.133     1.165    mani_readout_i/LTC2324_read_0/inst/nread_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.380 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.380    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.755%)  route 0.186ns (59.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.635     0.971    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.186     1.285    mani_readout_i/state/U0/gpio_core_1/gpio_io_i_d2[0]
    SLICE_X46Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/state/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.011     1.249    mani_readout_i/state/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/nread_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/Q
                         net (fo=2, routed)           0.133     1.165    mani_readout_i/LTC2324_read_0/inst/nread_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.391 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.391    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    mani_readout_i/LTC2324_read_0/inst/nread_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.726%)  route 0.333ns (70.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y98         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=5, routed)           0.333     1.369    mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X43Y101        FDRE                                         r  mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y101        FDRE (Hold_fdre_C_D)         0.070     1.312    mani_readout_i/state/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mani_readout_i/data/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.721%)  route 0.174ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/data/U0/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  mani_readout_i/data/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/data/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.174     1.290    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X40Y98         FDRE                                         r  mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.071     1.227    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/nread_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/Q
                         net (fo=2, routed)           0.133     1.165    mani_readout_i/LTC2324_read_0/inst/nread_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.416 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.416    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    mani_readout_i/LTC2324_read_0/inst/nread_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/nread_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/Q
                         net (fo=2, routed)           0.133     1.165    mani_readout_i/LTC2324_read_0/inst/nread_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.416 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.416    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y100        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    mani_readout_i/LTC2324_read_0/inst/nread_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.907%)  route 0.191ns (50.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.659     0.995    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.191     1.327    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.049     1.376 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.376    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[53]
    SLICE_X26Y99         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/nread_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y99         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[18]/Q
                         net (fo=2, routed)           0.133     1.165    mani_readout_i/LTC2324_read_0/inst/nread_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.325 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.326    mani_readout_i/LTC2324_read_0/inst/nread_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.365 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.365    mani_readout_i/LTC2324_read_0/inst/nread_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.419 r  mani_readout_i/LTC2324_read_0/inst/nread_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.419    mani_readout_i/LTC2324_read_0/inst/nread_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y101        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/nread_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    mani_readout_i/LTC2324_read_0/inst/nread_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.227%)  route 0.341ns (70.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.559     0.895    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y98         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=5, routed)           0.341     1.377    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X38Y103        FDRE                                         r  mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y103        FDRE                                         r  mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.063     1.304    mani_readout_i/data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.124ns (5.697%)  route 2.052ns (94.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.052     2.052    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y108        LUT1 (Prop_lut1_I0_O)        0.124     2.176 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.176    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.831    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.037%)  route 0.848ns (94.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.848     0.848    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.893 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.893    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.909     1.275    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.039ns  (logic 0.609ns (29.867%)  route 1.430ns (70.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.640     2.934    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.843     4.233    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.153     4.386 r  mani_readout_i/LTC2324_read_0/inst/state[0]_INST_0/O
                         net (fo=1, routed)           0.587     4.973    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X51Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.641     2.820    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.025ns  (logic 0.610ns (30.118%)  route 1.415ns (69.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.640     2.934    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.846     4.236    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.154     4.390 r  mani_readout_i/LTC2324_read_0/inst/state[1]_INST_0/O
                         net (fo=1, routed)           0.570     4.959    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X52Y97         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.467     2.646    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y97         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.245ns  (logic 0.419ns (33.647%)  route 0.826ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/Q
                         net (fo=1, routed)           0.826     4.382    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X36Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.580%)  route 0.668ns (59.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/Q
                         net (fo=2, routed)           0.668     4.261    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.831    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y103        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.269%)  route 0.801ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.946    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=38, routed)          0.801     4.203    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X51Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.641     2.820    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.920%)  route 0.605ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/Q
                         net (fo=2, routed)           0.605     4.162    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X46Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.702%)  route 0.586ns (58.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.586     4.143    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X41Y101        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.654     2.833    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.443%)  route 0.485ns (51.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.485     4.078    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X45Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.831    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.603%)  route 0.520ns (55.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.844     3.138    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/Q
                         net (fo=2, routed)           0.520     4.077    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.155%)  route 0.509ns (54.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.843     3.137    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/Q
                         net (fo=2, routed)           0.509     4.065    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X43Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.540%)  route 0.104ns (42.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           0.104     1.220    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X45Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.513%)  route 0.122ns (46.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/Q
                         net (fo=2, routed)           0.122     1.238    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X47Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.941%)  route 0.125ns (47.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           0.125     1.240    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X41Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.088%)  route 0.176ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/Q
                         net (fo=2, routed)           0.176     1.279    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X42Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.438%)  route 0.169ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.169     1.284    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X45Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.402%)  route 0.170ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/Q
                         net (fo=2, routed)           0.170     1.286    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.010%)  route 0.172ns (54.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/Q
                         net (fo=2, routed)           0.172     1.287    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X43Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y105        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.389%)  route 0.189ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/Q
                         net (fo=2, routed)           0.189     1.291    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X43Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.585%)  route 0.175ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.639     0.975    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/Q
                         net (fo=2, routed)           0.175     1.291    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X47Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.218%)  route 0.178ns (55.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.638     0.974    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y105        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/Q
                         net (fo=2, routed)           0.178     1.293    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X44Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y106        FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.416ns  (logic 5.222ns (38.924%)  route 8.194ns (61.076%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.124     5.477 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.365     9.843    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    13.416 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    13.416    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.092ns  (logic 1.611ns (31.636%)  route 3.481ns (68.364%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           1.774     2.066    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.111 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.707     3.818    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     5.092 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     5.092    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.153ns (41.862%)  route 5.768ns (58.138%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.946    mani_readout_i/control/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y98         FDRE                                         r  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  mani_readout_i/control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.403     4.805    mani_readout_i/LTC2324_read_0/inst/control[2]
    SLICE_X53Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.929 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           4.365     9.294    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.868 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    12.868    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.147ns (46.737%)  route 4.726ns (53.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.652     2.946    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X37Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           4.726     8.091    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.728    11.819 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.819    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.080ns (51.396%)  route 3.858ns (48.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.640     2.934    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X52Y97         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           3.858     7.248    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.872 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    10.872    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.054ns (51.862%)  route 3.763ns (48.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.651     2.945    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           3.763     7.164    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598    10.762 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000    10.762    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.439ns (51.196%)  route 1.372ns (48.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           1.372     2.405    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.703 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000     3.703    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.465ns (50.234%)  route 1.451ns (49.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X52Y97         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           1.451     2.481    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.805 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.805    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.436ns (43.654%)  route 1.853ns (56.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.556     0.892    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X37Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           1.853     2.873    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.308     4.181 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.181    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.460ns (42.968%)  route 1.938ns (57.032%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y97         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg/Q
                         net (fo=2, routed)           0.230     1.260    mani_readout_i/LTC2324_read_0/inst/synch_cnv_reg_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.305 r  mani_readout_i/LTC2324_read_0/inst/cnv_INST_0/O
                         net (fo=1, routed)           1.707     3.012    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.286 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     4.286    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.012ns  (logic 1.969ns (28.077%)  route 5.043ns (71.923%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.118     5.471 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.905    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.326     6.231 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.781     7.012    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.012ns  (logic 1.969ns (28.077%)  route 5.043ns (71.923%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.118     5.471 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.905    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.326     6.231 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.781     7.012    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.715ns  (logic 1.969ns (29.317%)  route 4.746ns (70.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.118     5.471 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.905    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.326     6.231 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.484     6.715    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.467     2.646    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.715ns  (logic 1.969ns (29.317%)  route 4.746ns (70.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.118     5.471 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.905    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.326     6.231 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.484     6.715    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.467     2.646    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.715ns  (logic 1.969ns (29.317%)  route 4.746ns (70.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=3, routed)           3.829     5.353    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.118     5.471 f  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.905    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.326     6.231 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.484     6.715    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.467     2.646    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X53Y98         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.674ns (25.531%)  route 4.882ns (74.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.341     4.891    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.015 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.541     6.556    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.654     2.833    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.674ns (25.531%)  route 4.882ns (74.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.341     4.891    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.015 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.541     6.556    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.654     2.833    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.674ns (25.531%)  route 4.882ns (74.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.341     4.891    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.015 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.541     6.556    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.654     2.833    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.674ns (25.531%)  route 4.882ns (74.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           3.341     4.891    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.015 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          1.541     6.556    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.654     2.833    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y101        FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.496ns  (logic 1.743ns (26.830%)  route 4.753ns (73.170%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.088     5.677    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X41Y96         LUT5 (Prop_lut5_I4_O)        0.154     5.831 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.665     6.496    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.479     2.658    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X37Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.266ns (19.186%)  route 1.121ns (80.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdo_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.387    mani_readout_i/LTC2324_read_0/inst/sdo
    SLICE_X49Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.911     1.277    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y102        FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.317ns (17.425%)  route 1.502ns (82.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.502     1.819    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.859ns  (logic 0.362ns (19.471%)  route 1.497ns (80.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.497     1.814    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.859    mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.356ns (18.309%)  route 1.586ns (81.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.942    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.362ns (18.067%)  route 1.641ns (81.933%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.641     1.958    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.003 r  mani_readout_i/LTC2324_dummy_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     2.003    mani_readout_i/LTC2324_dummy_0/inst/state_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X41Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.359ns (17.547%)  route 1.687ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.522     1.839    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.881 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.165     2.045    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.359ns (17.547%)  route 1.687ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.522     1.839    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.881 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.165     2.045    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.359ns (17.547%)  route 1.687ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.522     1.839    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.881 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.165     2.045    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[4]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.359ns (17.547%)  route 1.687ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.522     1.839    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.881 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.165     2.045    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[5]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.359ns (17.547%)  route 1.687ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.522     1.839    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.042     1.881 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          0.165     2.045    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X36Y96         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[6]/C





