 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:32:04 2025
****************************************

Operating Conditions: wc_1.10V_125C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG253_S17
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG36_S12
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clk_r_REG253_S17/CP (HS65_LS_DFPQX4)                    0.00       0.05 r
  clk_r_REG253_S17/Q (HS65_LS_DFPQX4)                     0.31       0.36 r
  U5431/Z (HS65_LSS_XNOR3X2)                              0.31       0.66 f
  U5429/Z (HS65_LSS_XOR3X2)                               0.19       0.86 r
  U5428/Z (HS65_LS_OAI22X1)                               0.27       1.13 f
  U3143/Z (HS65_LS_IVX2)                                  0.32       1.44 r
  U3142/Z (HS65_LS_NOR2X2)                                0.24       1.68 f
  U9426/Z (HS65_LS_NAND2X2)                               0.37       2.05 r
  U3033/Z (HS65_LS_IVX2)                                  0.36       2.41 f
  U2986/Z (HS65_LS_NOR2X2)                                0.24       2.66 r
  U2684/Z (HS65_LS_OA22X4)                                0.21       2.87 r
  U2678/Z (HS65_LS_NAND3X2)                               0.14       3.01 f
  U2382/Z (HS65_LS_IVX2)                                  0.11       3.12 r
  U2380/Z (HS65_LS_NOR4ABX2)                              0.19       3.30 r
  U2379/Z (HS65_LS_NAND4ABX3)                             0.15       3.46 f
  U2378/Z (HS65_LS_NOR3X1)                                0.12       3.57 r
  U2373/Z (HS65_LS_NOR4ABX2)                              0.35       3.92 r
  U2031/Z (HS65_LSS_XOR2X3)                               0.33       4.25 r
  U2029/Z (HS65_LSS_XOR3X2)                               0.27       4.52 f
  clk_r_REG36_S12/D (HS65_LS_DFPQX4)                      0.00       4.52 f
  data arrival time                                                  4.52

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.05       5.05
  clock uncertainty                                      -0.05       5.00
  clk_r_REG36_S12/CP (HS65_LS_DFPQX4)                     0.00       5.00 r
  library setup time                                     -0.15       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


1
