Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sat Apr 20 18:16:42 2019
| Host         : Lenny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file period_counter_timing_summary_routed.rpt -pb period_counter_timing_summary_routed.pb -rpx period_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : period_counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.734        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.734        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.246%)  route 3.111ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.783     9.335    p_next
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y54         FDCE (Setup_fdce_C_CE)      -0.205    15.069    p_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.246%)  route 3.111ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.783     9.335    p_next
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y54         FDCE (Setup_fdce_C_CE)      -0.205    15.069    p_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.246%)  route 3.111ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.783     9.335    p_next
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[2]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y54         FDCE (Setup_fdce_C_CE)      -0.205    15.069    p_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.246%)  route 3.111ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.783     9.335    p_next
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[3]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y54         FDCE (Setup_fdce_C_CE)      -0.205    15.069    p_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.644     9.197    p_next
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[4]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDCE (Setup_fdce_C_CE)      -0.169    15.105    p_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.644     9.197    p_next
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[5]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDCE (Setup_fdce_C_CE)      -0.169    15.105    p_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.025%)  route 2.814ns (75.975%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     9.039    p_next
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[6]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDCE (Setup_fdce_C_CE)      -0.169    15.104    p_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.025%)  route 2.814ns (75.975%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     9.039    p_next
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[7]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDCE (Setup_fdce_C_CE)      -0.169    15.104    p_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.025%)  route 2.814ns (75.975%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     9.039    p_next
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[8]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDCE (Setup_fdce_C_CE)      -0.169    15.104    p_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 t_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.025%)  route 2.814ns (75.975%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  t_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.518     5.853 r  t_reg_reg[0]/Q
                         net (fo=3, routed)           0.824     6.677    t_reg[0]
    SLICE_X86Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  t_reg[16]_i_5/O
                         net (fo=17, routed)          1.077     7.878    t_reg[16]_i_5_n_0
    SLICE_X88Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.002 f  p_reg[9]_i_3/O
                         net (fo=1, routed)           0.426     8.428    p_reg[9]_i_3_n_0
    SLICE_X88Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.552 r  p_reg[9]_i_1/O
                         net (fo=10, routed)          0.487     9.039    p_next
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.611    15.034    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[9]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDCE (Setup_fdce_C_CE)      -0.169    15.104    p_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 p_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  p_reg_reg[4]/Q
                         net (fo=4, routed)           0.149     1.840    prd_OBUF[4]
    SLICE_X88Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  p_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    p_reg[4]_i_1_n_0
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y54         FDCE (Hold_fdce_C_D)         0.121     1.647    p_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 p_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  p_reg_reg[7]/Q
                         net (fo=4, routed)           0.150     1.839    prd_OBUF[7]
    SLICE_X88Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.884 r  p_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.884    p_reg[7]_i_1_n_0
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDCE (Hold_fdce_C_D)         0.121     1.646    p_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y60         FDCE                                         r  FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=3, routed)           0.133     1.822    state_reg[3]
    SLICE_X88Y60         FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y60         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y60         FDPE (Hold_fdpe_C_D)         0.059     1.583    FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  p_reg_reg[3]/Q
                         net (fo=5, routed)           0.170     1.838    prd_OBUF[3]
    SLICE_X87Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.883 r  p_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    p_reg[3]_i_1_n_0
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y54         FDCE (Hold_fdce_C_D)         0.092     1.618    p_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 p_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  p_reg_reg[5]/Q
                         net (fo=3, routed)           0.187     1.878    prd_OBUF[5]
    SLICE_X88Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.923 r  p_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    p_reg[5]_i_1_n_0
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  p_reg_reg[5]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y54         FDCE (Hold_fdce_C_D)         0.120     1.646    p_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 p_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  p_reg_reg[6]/Q
                         net (fo=5, routed)           0.198     1.888    prd_OBUF[6]
    SLICE_X88Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  p_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.933    p_reg[6]_i_1_n_0
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDCE (Hold_fdce_C_D)         0.120     1.645    p_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 p_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.958%)  route 0.194ns (51.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  p_reg_reg[0]/Q
                         net (fo=8, routed)           0.194     1.861    prd_OBUF[0]
    SLICE_X87Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.906 r  p_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    p_reg[2]_i_1_n_0
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y54         FDCE (Hold_fdce_C_D)         0.092     1.618    p_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 p_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.468%)  route 0.206ns (52.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.141     1.667 f  p_reg_reg[0]/Q
                         net (fo=8, routed)           0.206     1.873    prd_OBUF[0]
    SLICE_X87Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  p_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    p_reg[0]_i_1_n_0
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y54         FDCE (Hold_fdce_C_D)         0.091     1.617    p_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 p_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.486%)  route 0.213ns (50.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  p_reg_reg[8]/Q
                         net (fo=3, routed)           0.213     1.903    prd_OBUF[8]
    SLICE_X88Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.948 r  p_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.948    p_reg[9]_i_2_n_0
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDCE                                         r  p_reg_reg[9]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDCE (Hold_fdce_C_D)         0.121     1.646    p_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 p_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.227%)  route 0.208ns (52.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  p_reg_reg[0]/Q
                         net (fo=8, routed)           0.208     1.875    prd_OBUF[0]
    SLICE_X87Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  p_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_reg[1]_i_1_n_0
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X87Y54         FDCE                                         r  p_reg_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y54         FDCE (Hold_fdce_C_D)         0.092     1.618    p_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y61    delay_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    p_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    p_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    p_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    p_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    delay_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    p_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    p_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    p_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y57    p_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y58    t_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    t_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    t_reg_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    FSM_onehot_state_reg_reg[3]/C



