Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 19 09:31:31 2022
| Host         : LAPTOP-GQ2R1443 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cronometro_timing_summary_routed.rpt -rpx cronometro_timing_summary_routed.rpx
| Design       : cronometro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn_reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn_start (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn_stop (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: print_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.451        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.451        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.044ns (42.544%)  route 4.111ns (57.456%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 r  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 r  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 r  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.324    10.395    var_un_sec[3]_i_3_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.124    10.519 r  var_un_sec[3]_i_6/O
                         net (fo=4, routed)           0.835    11.354    var_un_sec[3]_i_6_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.152    11.506 r  var_un_sec[0]_i_1/O
                         net (fo=1, routed)           0.803    12.309    var_un_sec[0]_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  var_un_sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  var_un_sec_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)       -0.329    14.760    var_un_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_min_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.030ns (46.978%)  route 3.420ns (53.022%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  count_segment_reg[24]_i_2/O[3]
                         net (fo=3, routed)           0.760     8.964    p_0_in[24]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.332     9.296 f  var_min[3]_i_9/O
                         net (fo=1, routed)           0.452     9.748    var_min[3]_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.076 f  var_min[3]_i_4/O
                         net (fo=1, routed)           0.436    10.512    var_min[3]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.636 r  var_min[3]_i_3/O
                         net (fo=4, routed)           0.305    10.941    var_min[3]_i_3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.065 r  var_min[3]_i_1/O
                         net (fo=4, routed)           0.539    11.604    var_min[3]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  var_min_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  var_min_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    var_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_min_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 3.030ns (48.019%)  route 3.280ns (51.981%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  count_segment_reg[24]_i_2/O[3]
                         net (fo=3, routed)           0.760     8.964    p_0_in[24]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.332     9.296 f  var_min[3]_i_9/O
                         net (fo=1, routed)           0.452     9.748    var_min[3]_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.076 f  var_min[3]_i_4/O
                         net (fo=1, routed)           0.436    10.512    var_min[3]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.636 r  var_min[3]_i_3/O
                         net (fo=4, routed)           0.305    10.941    var_min[3]_i_3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.065 r  var_min[3]_i_1/O
                         net (fo=4, routed)           0.399    11.464    var_min[3]_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  var_min_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  var_min_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    var_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_min_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 3.030ns (48.019%)  route 3.280ns (51.981%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  count_segment_reg[24]_i_2/O[3]
                         net (fo=3, routed)           0.760     8.964    p_0_in[24]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.332     9.296 f  var_min[3]_i_9/O
                         net (fo=1, routed)           0.452     9.748    var_min[3]_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.076 f  var_min[3]_i_4/O
                         net (fo=1, routed)           0.436    10.512    var_min[3]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.636 r  var_min[3]_i_3/O
                         net (fo=4, routed)           0.305    10.941    var_min[3]_i_3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.065 r  var_min[3]_i_1/O
                         net (fo=4, routed)           0.399    11.464    var_min[3]_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  var_min_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  var_min_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    var_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_min_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 3.030ns (48.019%)  route 3.280ns (51.981%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.204 r  count_segment_reg[24]_i_2/O[3]
                         net (fo=3, routed)           0.760     8.964    p_0_in[24]
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.332     9.296 f  var_min[3]_i_9/O
                         net (fo=1, routed)           0.452     9.748    var_min[3]_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.076 f  var_min[3]_i_4/O
                         net (fo=1, routed)           0.436    10.512    var_min[3]_i_4_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.636 r  var_min[3]_i_3/O
                         net (fo=4, routed)           0.305    10.941    var_min[3]_i_3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.065 r  var_min[3]_i_1/O
                         net (fo=4, routed)           0.399    11.464    var_min[3]_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  var_min_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  var_min_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    var_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 3.016ns (45.932%)  route 3.550ns (54.068%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 r  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 r  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 r  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.324    10.395    var_un_sec[3]_i_3_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.124    10.519 r  var_un_sec[3]_i_6/O
                         net (fo=4, routed)           0.699    11.218    var_un_sec[3]_i_6_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.342 r  var_un_sec[2]_i_1/O
                         net (fo=1, routed)           0.379    11.721    var_un_sec[2]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.067    15.021    var_un_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 2.892ns (47.189%)  route 3.237ns (52.811%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 f  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 f  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 f  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.516    10.586    var_un_sec[3]_i_3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  var_un_sec[3]_i_1/O
                         net (fo=8, routed)           0.573    11.283    var_un_sec[3]_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  var_un_sec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  var_un_sec_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    var_un_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 2.892ns (47.563%)  route 3.188ns (52.437%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 f  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 f  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 f  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.516    10.586    var_un_sec[3]_i_3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  var_un_sec[3]_i_1/O
                         net (fo=8, routed)           0.525    11.235    var_un_sec[3]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    var_un_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 2.892ns (47.563%)  route 3.188ns (52.437%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 f  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 f  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 f  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.516    10.586    var_un_sec[3]_i_3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  var_un_sec[3]_i_1/O
                         net (fo=8, routed)           0.525    11.235    var_un_sec[3]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    var_un_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 count_segment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_un_sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 2.892ns (47.563%)  route 3.188ns (52.437%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.478     5.632 r  count_segment_reg[0]/Q
                         net (fo=4, routed)           0.454     6.086    count_segment_reg_n_0_[0]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.295     6.381 r  count_segment[4]_i_3/O
                         net (fo=1, routed)           0.474     6.855    count_segment[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.435 r  count_segment_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_segment_reg[4]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_segment_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_segment_reg[8]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  count_segment_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    count_segment_reg[12]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  count_segment_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    count_segment_reg[16]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  count_segment_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    count_segment_reg[20]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  count_segment_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    count_segment_reg[24]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.227 f  count_segment_reg[26]_i_2/O[0]
                         net (fo=3, routed)           0.716     8.942    p_0_in[25]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.292     9.234 f  var_un_sec[3]_i_8/O
                         net (fo=1, routed)           0.505     9.739    var_un_sec[3]_i_8_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.331    10.070 f  var_un_sec[3]_i_3/O
                         net (fo=2, routed)           0.516    10.586    var_un_sec[3]_i_3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  var_un_sec[3]_i_1/O
                         net (fo=8, routed)           0.525    11.235    var_un_sec[3]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  var_un_sec_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    var_un_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_segment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_segment_reg[3]/Q
                         net (fo=2, routed)           0.164     1.802    count_segment_reg_n_0_[3]
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  count_segment[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    count_segment[3]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.121     1.595    count_segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_segment_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  count_segment_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_segment_reg[13]/Q
                         net (fo=2, routed)           0.168     1.781    count_segment_reg_n_0_[13]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  count_segment[13]_i_1/O
                         net (fo=1, routed)           0.000     1.826    count_segment[13]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  count_segment_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  count_segment_reg[13]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.091     1.563    count_segment_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_segment_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  count_segment_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_segment_reg[17]/Q
                         net (fo=2, routed)           0.168     1.780    count_segment_reg_n_0_[17]
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  count_segment[17]_i_1/O
                         net (fo=1, routed)           0.000     1.825    count_segment[17]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  count_segment_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  count_segment_reg[17]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.091     1.562    count_segment_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_segment_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  count_segment_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count_segment_reg[21]/Q
                         net (fo=2, routed)           0.168     1.779    count_segment_reg_n_0_[21]
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  count_segment[21]_i_1/O
                         net (fo=1, routed)           0.000     1.824    count_segment[21]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  count_segment_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  count_segment_reg[21]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.091     1.561    count_segment_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_segment_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_segment_reg[2]/Q
                         net (fo=2, routed)           0.175     1.813    count_segment_reg_n_0_[2]
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  count_segment[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    count_segment[2]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  count_segment_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.120     1.594    count_segment_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_segment_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_segment_reg[5]/Q
                         net (fo=2, routed)           0.175     1.813    count_segment_reg_n_0_[5]
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  count_segment[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    count_segment[5]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  count_segment_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.120     1.594    count_segment_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_segment_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  count_segment_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_segment_reg[11]/Q
                         net (fo=2, routed)           0.175     1.813    count_segment_reg_n_0_[11]
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  count_segment[11]_i_1/O
                         net (fo=1, routed)           0.000     1.858    count_segment[11]_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  count_segment_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  count_segment_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.120     1.594    count_segment_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_segment_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_segment_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_segment_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_segment_reg[24]/Q
                         net (fo=2, routed)           0.173     1.786    count_segment_reg_n_0_[24]
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  count_segment[24]_i_1/O
                         net (fo=1, routed)           0.000     1.831    count_segment[24]_i_1_n_0
    SLICE_X62Y17         FDRE                                         r  count_segment_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_segment_reg[24]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.092     1.564    count_segment_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 var_dec_sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            var_dec_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.199%)  route 0.197ns (48.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  var_dec_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  var_dec_sec_reg[1]/Q
                         net (fo=11, routed)          0.197     1.833    var_dec_sec_reg_n_0_[1]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.043     1.876 r  var_dec_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    var_dec_sec[2]_i_1_n_0
    SLICE_X64Y17         FDRE                                         r  var_dec_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  var_dec_sec_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.131     1.603    var_dec_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 print_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  print_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  print_reg/Q
                         net (fo=15, routed)          0.187     1.820    print
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  print_i_1/O
                         net (fo=1, routed)           0.000     1.865    print_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  print_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  print_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.588    print_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   count_display_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   count_display_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   count_display_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   count_display_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   count_display_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   count_display_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   count_display_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   count_display_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   count_display_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   count_segment_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   count_segment_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   count_display_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   count_display_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   count_display_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_display_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_display_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_display_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_display_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_display_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   count_display_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   count_segment_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   count_segment_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   count_segment_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   count_segment_reg[16]/C



