
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 21:12:39 2025
Host:		ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
**ERROR: Design must be in memory before running "floorPlan"
Design must be in memory before running "floorPlan"
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
**ERROR: (TCLCMD-989):	cannot open SDC file './constraints/core.sdc' for mode 'CON'

couldn't read file "loadDesignTech.tcl": stale remote file handle
couldn't change working directory to "..": stale remote file handle
child process exited abnormally
ambiguous command name "c": calNegSlack calculate_ccopt_cannot_clone_reason canvas case catch ccopt_add_exclusion_drivers ccopt_design ccopt_pro cd chan changeBBoxMasterFromR0 changeBBoxMasterToR0 changeBumpMaster changeClockMeshStatus changeClockStatus changeDieSize changeFloorplan changeInstName changeIoConstraints changeUseClockNetStatus characterizeClockMesh checkAssembledSdcCCD checkBondPadSpacing checkBudgetSdcCCD checkBump checkClockTreeCellHalo checkDesign checkFPlan checkFPlanSpace checkFiller checkFootPrint checkHierRoute checkMacroLLOnTrack checkMultiCpuUsage checkNamespaceBindings checkNetlist checkPinAssignment checkPlace checkRoute checkSdcCCD checkTQuantusModelFile checkTimingLibrary checkUnique checkWhatIfTiming check_ccopt_clock_tree_convergence check_instance_library_in_views check_ldb_version check_noise check_pg_library check_power_library check_sdp_group check_syntax check_timing checkbutton ciopLoadBumpColorMapFile ckCloneGate ckDecloneGate ckECO ckEcoBalanceRoute ckSynthesis cleanRedundantIsoCell cleanRedundantShifter cleanupExcludeNet cleanupSpecifyClockTree clearActiveLogicView clearClockDisplay clearDeCapCellCandidates clearDrc clearGlobalNets clearScanDisplay clearSpareCellDisplay clipboard clock clockDesign clockSpiceOut cloneMSVGate clonePlace close close_ctd_win close_on_eof cloud_opt cloud_place colorizeGeometry commitCPF commit_module_model commit_power_intent commit_proto_model commit_pushdown_eco comparePinAssignStatistics compareSdcCCD compare_cellview compare_collections compare_model_timing compileDesign concat configure_ipd_mode congRepair connectMacroFeedthrough continue convertBlackBoxToFence convertFenceToBlackBox convertFenceToLef copyOaRestoreFiles copyObject copy_bump copy_collection copy_design copy_design_hier coroutine createAbuttedFPlan createActiveLogicView createBasicPathGroups createBusGuide createClockMeshCutout createClockTreeSpec createDensityArea createFence createGAFillerGroup createGuide createInstGroup createInterfaceLogic createIoRow createLib createLogicHierarchy createMarker createNetGroup createPGPin createPhysicalPin createPinBlkg createPinGroup createPinGuide createPipelineBusGuide createPipelineNetGroup createPlaceBlockage createPtnCut createPtnFeedthrough createRcCornersFromConfigTop createRegion createRouteBlk createRow createSdpGroup createShield createShifterRows createSignalPin createSnapshot createSoftGuide createSpareModule createStairwayBoundary createTQuantusModelFile createTSVNoLoadSPEF createTrack createUserBundleNet createUserDisableForCombLoopBreak createWhatIfInternalGeneratedClock create_analysis_view create_buffer_psPM_table create_bump create_ccopt_clock_spine create_ccopt_clock_tree create_ccopt_clock_tree_source_group create_ccopt_clock_tree_spec create_ccopt_flexible_htree create_ccopt_generated_clock_tree create_ccopt_macro_model_spec create_ccopt_preferred_cell_stripe create_ccopt_skew_group create_clock create_constraint_mode create_current_region create_delay_corner create_die_model create_ecsm_extension create_flexfiller_route_blockage create_generated_clock create_hier_view create_inst_space_group create_library_set create_op_cond create_path_category create_power_pads create_proto_model create_ps_per_micron_model create_pushdown_eco create_rc_corner create_relative_floorplan create_route_type create_spice_deck create_stress_rule create_what_if_shape ctd_trace ctd_win cts_refine_clock_tree_placement current_design current_instance cutBoxListFromPowerDomain cutPowerDomainByOverlaps cutRectilinearInst cutRow

*** Memory Usage v#1 (Current mem = 421.609M, initial mem = 149.258M) ***
*** Message Summary: 0 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:00:58.4, real=0:04:47, mem=421.6M) ---
