<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</p>
        <p>Date: Wed Jan  4 07:36:31 2023
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(876, 82)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>15876</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>(880, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</td>
                <td>3951</td>
            </tr>
            <tr>
                <td>3</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(876, 81)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>3712</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>(878, 81)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</td>
                <td>3616</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>(879, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_gbs_1</td>
                <td>3064</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(864, 81)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>2481</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>(867, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</td>
                <td>1327</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(877, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>1241</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>(868, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</td>
                <td>763</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(879, 81)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
            </tr>
            <tr>
                <td>11</td>
                <td>CLKINT_0/U0</td>
                <td>(867, 81)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(880, 81)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>REF_CLK_0</td>
                <td>C2</td>
                <td>GPIO145PB2/CLKIN_S_2/CCC_SW_CLKIN_S_2/CCC_SW_PLL1_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOPAD:Y</td>
                <td>(72, 1)</td>
                <td>CLKINT_0/U0</td>
                <td>REF_CLK_0_ibuf/YIN</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(903, 199)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q</td>
                <td>(1294, 100)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE:Q</td>
                <td>(911, 166)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE_net</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</td>
                <td>(1132, 127)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</td>
                <td>(1132, 127)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(903, 199)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD:Q</td>
                <td>(1332, 211)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/DFN1_CMD_Q</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK</td>
                <td>(368, 2)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0_RCOSC_160MHZ_CLK_DIV</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK</td>
                <td>(1602, 158)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>PCIe_EP_0/PCIe_TX_PLL_0_CLK_125</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1596, 215)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(1596, 215)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>REF_CLK_0</td>
                <td>C2</td>
                <td>GPIO145PB2/CLKIN_S_2/CCC_SW_CLKIN_S_2/CCC_SW_PLL1_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOPAD:Y</td>
                <td>(72, 1)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(0, 5)</td>
                <td>REF_CLK_0_ibuf/YIN</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>-</td>
                <td>-</td>
                <td>-</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>PF_DDR4_SS_0/CCC_0/pll_inst_0:REF_CLK_0</td>
                <td>(1596, 215)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0</td>
                <td>(876, 82)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</td>
                <td>15876</td>
                <td>1</td>
                <td>(1309, 66)</td>
                <td>147</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1309, 96)</td>
                <td>1778</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1309, 123)</td>
                <td>2078</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1309, 150)</td>
                <td>2174</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1309, 177)</td>
                <td>2641</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1309, 204)</td>
                <td>1965</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1315, 39)</td>
                <td>21</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1315, 66)</td>
                <td>895</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1315, 96)</td>
                <td>1569</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1315, 123)</td>
                <td>1356</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1315, 150)</td>
                <td>490</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12</td>
                <td>(1315, 177)</td>
                <td>586</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13</td>
                <td>(1315, 204)</td>
                <td>176</td>
            </tr>
            <tr>
                <td>2</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0</td>
                <td>(880, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1</td>
                <td>3951</td>
                <td>1</td>
                <td>(1309, 97)</td>
                <td>435</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1309, 124)</td>
                <td>436</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1309, 151)</td>
                <td>936</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1309, 178)</td>
                <td>1005</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1309, 205)</td>
                <td>1053</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1315, 178)</td>
                <td>39</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1315, 205)</td>
                <td>47</td>
            </tr>
            <tr>
                <td>3</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</td>
                <td>(876, 81)</td>
                <td>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</td>
                <td>3712</td>
                <td>1</td>
                <td>(1308, 66)</td>
                <td>34</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1308, 96)</td>
                <td>472</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1308, 123)</td>
                <td>385</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1308, 150)</td>
                <td>756</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1308, 177)</td>
                <td>240</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1314, 66)</td>
                <td>30</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1314, 96)</td>
                <td>167</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1314, 123)</td>
                <td>737</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1314, 150)</td>
                <td>353</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1314, 177)</td>
                <td>507</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1314, 204)</td>
                <td>31</td>
            </tr>
            <tr>
                <td>4</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0</td>
                <td>(878, 81)</td>
                <td>PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y</td>
                <td>3616</td>
                <td>1</td>
                <td>(1309, 68)</td>
                <td>113</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1309, 98)</td>
                <td>428</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1309, 125)</td>
                <td>339</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1309, 152)</td>
                <td>129</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1309, 179)</td>
                <td>51</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1315, 41)</td>
                <td>21</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1315, 68)</td>
                <td>839</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1315, 98)</td>
                <td>1211</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1315, 125)</td>
                <td>386</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1315, 152)</td>
                <td>99</td>
            </tr>
            <tr>
                <td>5</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_GB0</td>
                <td>(879, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_gbs_1</td>
                <td>3064</td>
                <td>1</td>
                <td>(1313, 98)</td>
                <td>425</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1313, 125)</td>
                <td>796</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1313, 152)</td>
                <td>333</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1313, 179)</td>
                <td>1218</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1313, 206)</td>
                <td>266</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1319, 152)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1319, 179)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1319, 206)</td>
                <td>24</td>
            </tr>
            <tr>
                <td>6</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0</td>
                <td>(864, 81)</td>
                <td>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</td>
                <td>2481</td>
                <td>1</td>
                <td>(438, 96)</td>
                <td>147</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(438, 123)</td>
                <td>517</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(438, 150)</td>
                <td>555</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(438, 177)</td>
                <td>583</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(438, 204)</td>
                <td>679</td>
            </tr>
            <tr>
                <td>7</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>(867, 82)</td>
                <td>PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</td>
                <td>1327</td>
                <td>1</td>
                <td>(443, 98)</td>
                <td>147</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(443, 125)</td>
                <td>512</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(443, 152)</td>
                <td>518</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(443, 179)</td>
                <td>148</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(443, 206)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>8</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(877, 81)</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>1241</td>
                <td>1</td>
                <td>(1311, 96)</td>
                <td>21</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1311, 150)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1317, 123)</td>
                <td>90</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1317, 150)</td>
                <td>628</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1317, 177)</td>
                <td>488</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1317, 204)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>9</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0</td>
                <td>(868, 82)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y</td>
                <td>763</td>
                <td>1</td>
                <td>(439, 178)</td>
                <td>100</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(439, 205)</td>
                <td>663</td>
            </tr>
            <tr>
                <td>10</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(879, 81)</td>
                <td>PF_DDR4_SS_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
                <td>1</td>
                <td>(1312, 206)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1318, 206)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>CLKINT_0/U0</td>
                <td>(867, 81)</td>
                <td>CLKINT_0/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(436, 14)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0</td>
                <td>(880, 81)</td>
                <td>PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(1314, 151)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>3</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>24</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>96</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>2453</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
