 as their main system repre-
sentation. As illustrated in Fig. 112.11, a signal-ﬂow diagram is a directed graph with the nodes representing
standard arithmetic, dynamic and logic control blocks such as adders, delays, various ﬁlters, nonlinear blocks,
and  Boolean  logic  blocks.  The  connections  between  the  blocks  represent  “signal”  information  which  is