Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  7 21:31:34 2018
| Host         : LAPTOP-GDRKMBCO running 64-bit major release  (build 9200)
| Command      : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
| Design       : System_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 104
+--------+----------+-------------------------------------------------------------------+------------+
| Rule   | Severity | Description                                                       | Violations |
+--------+----------+-------------------------------------------------------------------+------------+
| DPIP-1 | Warning  | Input pipelining                                                  | 32         |
| AVAL-4 | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 64         |
| AVAL-5 | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 8          |
+--------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


