Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 09:59:55 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_basic_timing_summary_routed.rpt -pb text_LCD_basic_timing_summary_routed.pb -rpx text_LCD_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_basic
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (106)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (106)
--------------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  125          inf        0.000                      0                  125           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 1.648ns (21.043%)  route 6.183ns (78.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.990     7.831    FSM_sequential_state[2]_i_2_n_0
    SLICE_X81Y149        FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 1.648ns (21.043%)  route 6.183ns (78.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.990     7.831    FSM_sequential_state[2]_i_2_n_0
    SLICE_X81Y149        FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 1.648ns (21.043%)  route 6.183ns (78.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.990     7.831    FSM_sequential_state[2]_i_2_n_0
    SLICE_X81Y149        FDCE                                         f  cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 1.648ns (21.043%)  route 6.183ns (78.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.990     7.831    FSM_sequential_state[2]_i_2_n_0
    SLICE_X81Y149        FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 1.648ns (21.914%)  route 5.872ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.679     7.520    FSM_sequential_state[2]_i_2_n_0
    SLICE_X79Y150        FDCE                                         f  cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 1.648ns (21.914%)  route 5.872ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.679     7.520    FSM_sequential_state[2]_i_2_n_0
    SLICE_X79Y150        FDCE                                         f  cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 1.648ns (21.914%)  route 5.872ns (78.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.679     7.520    FSM_sequential_state[2]_i_2_n_0
    SLICE_X79Y150        FDCE                                         f  cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 1.648ns (21.930%)  route 5.866ns (78.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.673     7.514    FSM_sequential_state[2]_i_2_n_0
    SLICE_X79Y149        FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 1.648ns (21.930%)  route 5.866ns (78.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.193     4.717    rst_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.841 f  FSM_sequential_state[2]_i_2/O
                         net (fo=45, routed)          2.673     7.514    FSM_sequential_state[2]_i_2_n_0
    SLICE_X79Y149        FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.407%)  route 0.215ns (53.593%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X78Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.215     0.356    state[1]
    SLICE_X83Y152        LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     0.401    cnt[18]
    SLICE_X83Y152        FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.914%)  route 0.201ns (49.086%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X84Y152        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          0.201     0.365    state[2]
    SLICE_X83Y153        LUT6 (Prop_lut6_I4_O)        0.045     0.410 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     0.410    cnt[24]
    SLICE_X83Y153        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.217%)  route 0.225ns (54.783%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X78Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.225     0.366    state[1]
    SLICE_X78Y153        LUT6 (Prop_lut6_I3_O)        0.045     0.411 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.411    cnt[22]
    SLICE_X78Y153        FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.121%)  route 0.208ns (49.879%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X84Y152        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          0.208     0.372    state[2]
    SLICE_X84Y151        LUT6 (Prop_lut6_I4_O)        0.045     0.417 r  LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    LCD_DATA[1]_i_1_n_0
    SLICE_X84Y151        FDCE                                         r  LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.452%)  route 0.232ns (55.548%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X78Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.232     0.373    state[1]
    SLICE_X78Y152        LUT6 (Prop_lut6_I1_O)        0.045     0.418 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    state__0[1]
    SLICE_X78Y152        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.267ns (58.430%)  route 0.190ns (41.570%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X77Y153        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=31, routed)          0.190     0.331    state[0]
    SLICE_X77Y153        LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     0.376    FSM_sequential_state[0]_i_6_n_0
    SLICE_X77Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.438    FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X77Y153        MUXF8 (Prop_muxf8_I1_O)      0.019     0.457 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.457    state__0[0]
    SLICE_X77Y153        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.914%)  route 0.256ns (55.086%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X84Y150        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=36, routed)          0.256     0.420    cnt_reg_n_0_[0]
    SLICE_X84Y150        LUT6 (Prop_lut6_I0_O)        0.045     0.465 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.465    cnt[0]_i_1_n_0
    SLICE_X84Y150        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.441%)  route 0.286ns (60.559%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y152        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X78Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.286     0.427    state[1]
    SLICE_X79Y153        LUT6 (Prop_lut6_I3_O)        0.045     0.472 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.472    cnt[23]
    SLICE_X79Y153        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.321%)  route 0.336ns (61.679%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X84Y150        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=36, routed)          0.336     0.500    cnt_reg_n_0_[0]
    SLICE_X84Y154        LUT6 (Prop_lut6_I2_O)        0.045     0.545 r  LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.545    LCD_DATA[0]_i_1_n_0
    SLICE_X84Y154        FDCE                                         r  LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.209ns (37.036%)  route 0.355ns (62.964%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X84Y150        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=36, routed)          0.355     0.519    cnt_reg_n_0_[0]
    SLICE_X84Y153        LUT6 (Prop_lut6_I4_O)        0.045     0.564 r  LCD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.564    LCD_DATA[3]_i_1_n_0
    SLICE_X84Y153        FDCE                                         r  LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------





