

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Sat Jan 31 20:47:18 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        riscv_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         7|          7|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 2 3 4 5 7 6 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 8 
7 --> 6 
8 --> 9 10 2 
9 --> 11 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 12 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 14 'store' 'store_ln31' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 16 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %pc_1, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.19ns)   --->   "%icmp_ln42 = icmp_eq  i20 %tmp, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 18 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %cleanup351.loopexit.exitStub.loopexit, void %cleanup.cont" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 19 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%pc_idx = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %pc_1, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:41]   --->   Operation 20 'partselect' 'pc_idx' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %pc_idx" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 21 'zext' 'zext_ln47' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln47" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 22 'getelementptr' 'mem_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 23 'load' 'insn' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 24 'specpipeline' 'specpipeline_ln47' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 25 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 26 'load' 'insn' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:52]   --->   Operation 27 'trunc' 'opcode' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 28 'partselect' 'rd' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:54]   --->   Operation 29 'partselect' 'rs1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 30 'partselect' 'rs2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:56]   --->   Operation 31 'partselect' 'func3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 32 'partselect' 'func7' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.87ns)   --->   "%icmp_ln60 = icmp_eq  i7 %opcode, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:60]   --->   Operation 33 'icmp' 'icmp_ln60' <Predicate = (icmp_ln42)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%func7_1 = select i1 %icmp_ln60, i7 %func7, i7 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:60]   --->   Operation 34 'select' 'func7_1' <Predicate = (icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%funcx = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %func7_1, i3 %func3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:61]   --->   Operation 35 'bitconcatenate' 'funcx' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66]   --->   Operation 36 'partselect' 'immI' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i12 %immI" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66]   --->   Operation 37 'sext' 'sext_ln66' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 38 'bitselect' 'tmp_4' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 39 'partselect' 'tmp_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %insn, i32 25, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 40 'partselect' 'tmp_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %insn, i32 7, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 41 'partselect' 'tmp_3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%immS = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 42 'bitconcatenate' 'immS' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i12 %immS" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 43 'sext' 'sext_ln67' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %insn, i32 25, i32 30" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 44 'partselect' 'tmp_5' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 45 'bitselect' 'tmp_6' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imm_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_6, i1 %tmp_4, i6 %tmp_5, i4 %tmp_1, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 46 'bitconcatenate' 'imm_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i13 %imm_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 47 'sext' 'sext_ln68' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 49 'bitselect' 'tmp_8' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 50 'partselect' 'tmp_9' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%imm_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i8 %tmp_9, i1 %tmp_8, i10 %tmp_s, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 51 'bitconcatenate' 'imm_3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75]   --->   Operation 52 'partselect' 'tmp_7' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%imm_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75]   --->   Operation 53 'bitconcatenate' 'imm_4' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.06ns)   --->   "%switch_ln78 = switch i7 %opcode, void %sw.epilog, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb71, i7 99, void %sw.bb72, i7 111, void %sw.bb73, i7 55, void %sw.bb74, i7 23, void %sw.bb74" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:78]   --->   Operation 54 'switch' 'switch_ln78' <Predicate = (icmp_ln42)> <Delay = 2.06>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %rs1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 55 'zext' 'zext_ln100' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln100" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 56 'getelementptr' 'reg_file_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 57 'load' 'src1' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %insn, i32 5, i32 6" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 58 'partselect' 'tmp_10' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 59 'trunc' 'trunc_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i1.i4, i2 %tmp_10, i1 1, i4 %trunc_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.87ns)   --->   "%icmp_ln101 = icmp_eq  i7 %or_ln, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 61 'icmp' 'icmp_ln101' <Predicate = (icmp_ln42)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %rs2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 62 'zext' 'zext_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 63 'getelementptr' 'reg_file_addr_1' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 64 'load' 'reg_file_load' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 65 [1/1] (2.06ns)   --->   "%br_ln96 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55)> <Delay = 2.06>
ST_4 : Operation 66 [1/1] (2.06ns)   --->   "%br_ln92 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (icmp_ln42 & opcode == 111)> <Delay = 2.06>
ST_4 : Operation 67 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:89]   --->   Operation 67 'br' 'br_ln89' <Predicate = (icmp_ln42 & opcode == 99)> <Delay = 2.06>
ST_4 : Operation 68 [1/1] (2.06ns)   --->   "%br_ln86 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:86]   --->   Operation 68 'br' 'br_ln86' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 2.06>
ST_4 : Operation 69 [1/1] (2.06ns)   --->   "%br_ln83 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:83]   --->   Operation 69 'br' 'br_ln83' <Predicate = (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3) | (icmp_ln42 & opcode == 19)> <Delay = 2.06>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%imm_5 = phi i32 %imm_4, void %sw.bb74, i32 %imm_3, void %sw.bb73, i32 %sext_ln68, void %sw.bb72, i32 %sext_ln67, void %sw.bb71, i32 %sext_ln66, void %sw.bb, i32 0, void %cleanup.cont"   --->   Operation 70 'phi' 'imm_5' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 71 'load' 'src1' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %sw.epilog._crit_edge, void" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 72 'br' 'br_ln101' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_4 : Operation 73 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 73 'load' 'reg_file_load' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln101 = br void %sw.epilog._crit_edge" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 74 'br' 'br_ln101' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%src2 = phi i32 %reg_file_load, void, i32 %imm_5, void %sw.epilog"   --->   Operation 75 'phi' 'src2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm_5" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 76 'add' 'addr' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 77 'trunc' 'trunc_ln105' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%res_b = add i32 %imm_5, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:110]   --->   Operation 78 'add' 'res_b' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%pc_2 = add i32 %pc_1, i32 4" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:111]   --->   Operation 79 'add' 'pc_2' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%imm12 = shl i32 %imm_5, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:114]   --->   Operation 80 'shl' 'imm12' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.10ns)   --->   "%switch_ln119 = switch i7 %opcode, void %cleanup312.thread.exitStub, i7 23, void %sw.bb254, i7 51, void %sw.bb94, i7 19, void %sw.bb94, i7 3, void %sw.bb152, i7 35, void %sw.bb193, i7 99, void %sw.bb202, i7 111, void %sw.bb249, i7 103, void %sw.bb250, i7 55, void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:119]   --->   Operation 81 'switch' 'switch_ln119' <Predicate = (icmp_ln42)> <Delay = 3.10>
ST_4 : Operation 82 [1/1] (3.10ns)   --->   "%switch_ln185 = switch i3 %func3, void %sw.epilog261, i3 0, void %sw.bb204, i3 1, void %sw.bb210, i3 4, void %sw.bb216, i3 5, void %sw.bb224, i3 6, void %sw.bb232, i3 7, void %sw.bb240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:185]   --->   Operation 82 'switch' 'switch_ln185' <Predicate = (icmp_ln42 & opcode == 99)> <Delay = 3.10>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%switch_ln176 = switch i3 %func3, void %sw.epilog201, i3 0, void %sw.bb195, i3 1, void %sw.bb197, i3 2, void %sw.bb199" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:176]   --->   Operation 83 'switch' 'switch_ln176' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 1.65>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:179]   --->   Operation 84 'write' 'write_ln179' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln179 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:179]   --->   Operation 85 'br' 'br_ln179' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:178]   --->   Operation 86 'write' 'write_ln178' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln178 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:178]   --->   Operation 87 'br' 'br_ln178' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:177]   --->   Operation 88 'write' 'write_ln177' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln177 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:177]   --->   Operation 89 'br' 'br_ln177' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.73ns)   --->   "%switch_ln126 = switch i10 %funcx, void %sw.default, i10 0, void %sw.bb96, i10 256, void %sw.bb99, i10 64, void %sw.bb102, i10 96, void %sw.bb104, i10 112, void %sw.bb106, i10 1, void %sw.bb108, i10 5, void %sw.bb110, i10 261, void %sw.bb112, i10 2, void %sw.bb116, i10 3, void %sw.bb121" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:126]   --->   Operation 90 'switch' 'switch_ln126' <Predicate = (icmp_ln42 & opcode == 51) | (icmp_ln42 & opcode == 19)> <Delay = 1.73>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln60, void %cleanup312.thread.exitStub, void %land.lhs.true" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 91 'br' 'br_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3) | (icmp_ln42 & opcode == 19 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.87ns)   --->   "%icmp_ln141 = icmp_eq  i7 %func7_1, i7 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 92 'icmp' 'icmp_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.65ns)   --->   "%icmp_ln141_1 = icmp_eq  i3 %func3, i3 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 93 'icmp' 'icmp_ln141_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln141 = and i1 %icmp_ln141, i1 %icmp_ln141_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 94 'and' 'and_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %and_ln141, void %cleanup312.thread.exitStub, void %if.end150" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 95 'br' 'br_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 96 'getelementptr' 'reg_file_addr_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%reg_file_load_1 = load i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 97 'load' 'reg_file_load_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.42>
ST_5 : Operation 98 [1/1] (3.10ns)   --->   "%br_ln203 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:203]   --->   Operation 98 'br' 'br_ln203' <Predicate = (icmp_ln42 & opcode == 103)> <Delay = 3.10>
ST_5 : Operation 99 [1/1] (3.10ns)   --->   "%br_ln198 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 99 'br' 'br_ln198' <Predicate = (icmp_ln42 & opcode == 111)> <Delay = 3.10>
ST_5 : Operation 100 [1/1] (3.10ns)   --->   "%br_ln182 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:182]   --->   Operation 100 'br' 'br_ln182' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 3.10>
ST_5 : Operation 101 [1/1] (1.56ns)   --->   "%icmp_ln154 = icmp_eq  i2 %trunc_ln105, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:154]   --->   Operation 101 'icmp' 'icmp_ln154' <Predicate = (icmp_ln42 & opcode == 3)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %cleanup312.thread.exitStub, void %if.end160" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:154]   --->   Operation 102 'br' 'br_ln154' <Predicate = (icmp_ln42 & opcode == 3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%idx = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 103 'partselect' 'idx' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %addr, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 104 'partselect' 'tmp_11' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.19ns)   --->   "%icmp_ln160 = icmp_eq  i20 %tmp_11, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 105 'icmp' 'icmp_ln160' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %cleanup312.thread.exitStub, void %cleanup.cont173" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 106 'br' 'br_ln160' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %idx" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 107 'zext' 'zext_ln164' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln164" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 108 'getelementptr' 'mem_addr_1' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (3.25ns)   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 109 'load' 'val' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 110 [1/1] (4.42ns)   --->   "%res_10 = ashr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 110 'ashr' 'res_10' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 261)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (4.42ns)   --->   "%res_9 = lshr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133]   --->   Operation 111 'lshr' 'res_9' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (4.42ns)   --->   "%res_8 = shl i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 112 'shl' 'res_8' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load_1 = load i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 113 'load' 'reg_file_load_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 6> <Delay = 6.91>
ST_6 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln191 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 114 'icmp' 'icmp_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_j_8)   --->   "%xor_ln191 = xor i1 %icmp_ln191, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 115 'xor' 'xor_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_8 = select i1 %xor_ln191, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 116 'select' 'res_j_8' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (3.10ns)   --->   "%br_ln191 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 117 'br' 'br_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 3.10>
ST_6 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 118 'icmp' 'icmp_ln190' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.69ns)   --->   "%res_j_7 = select i1 %icmp_ln190, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 119 'select' 'res_j_7' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (3.10ns)   --->   "%br_ln190 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 120 'br' 'br_ln190' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 3.10>
ST_6 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln189 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 121 'icmp' 'icmp_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node res_j_6)   --->   "%xor_ln189 = xor i1 %icmp_ln189, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 122 'xor' 'xor_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_6 = select i1 %xor_ln189, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 123 'select' 'res_j_6' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (3.10ns)   --->   "%br_ln189 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 124 'br' 'br_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 3.10>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln188 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 125 'icmp' 'icmp_ln188' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.69ns)   --->   "%res_j_5 = select i1 %icmp_ln188, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 126 'select' 'res_j_5' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (3.10ns)   --->   "%br_ln188 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 127 'br' 'br_ln188' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 3.10>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln187 = icmp_ne  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 128 'icmp' 'icmp_ln187' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.69ns)   --->   "%res_j_4 = select i1 %icmp_ln187, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 129 'select' 'res_j_4' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (3.10ns)   --->   "%br_ln187 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 130 'br' 'br_ln187' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 3.10>
ST_6 : Operation 131 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 131 'icmp' 'icmp_ln186' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.69ns)   --->   "%res_j_3 = select i1 %icmp_ln186, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 132 'select' 'res_j_3' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (3.10ns)   --->   "%br_ln186 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 133 'br' 'br_ln186' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 3.10>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%res_18 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 134 'trunc' 'res_18' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i16 %res_18" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 135 'zext' 'zext_ln170' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.10ns)   --->   "%br_ln170 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 136 'br' 'br_ln170' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%res_17 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 137 'trunc' 'res_17' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %res_17" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 138 'zext' 'zext_ln169' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (3.10ns)   --->   "%br_ln169 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 139 'br' 'br_ln169' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%res_16 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 140 'trunc' 'res_16' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i16 %res_16" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 141 'sext' 'sext_ln168' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.10ns)   --->   "%br_ln168 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 142 'br' 'br_ln168' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%res_15 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 143 'trunc' 'res_15' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i8 %res_15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 144 'sext' 'sext_ln167' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (3.10ns)   --->   "%br_ln167 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 145 'br' 'br_ln167' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 146 [1/1] (2.55ns)   --->   "%res_12 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 146 'icmp' 'res_12' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %res_12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 147 'zext' 'zext_ln136' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.10ns)   --->   "%br_ln136 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 148 'br' 'br_ln136' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 3.10>
ST_6 : Operation 149 [1/1] (2.55ns)   --->   "%res_11 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 149 'icmp' 'res_11' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i1 %res_11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 150 'zext' 'zext_ln135' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (3.10ns)   --->   "%br_ln135 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 151 'br' 'br_ln135' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 3.10>
ST_6 : Operation 152 [1/1] (0.99ns)   --->   "%res_7 = and i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 152 'and' 'res_7' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 112)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (3.10ns)   --->   "%br_ln131 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 153 'br' 'br_ln131' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 112)> <Delay = 3.10>
ST_6 : Operation 154 [1/1] (0.99ns)   --->   "%res_6 = or i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130]   --->   Operation 154 'or' 'res_6' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (3.10ns)   --->   "%br_ln130 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130]   --->   Operation 155 'br' 'br_ln130' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 96)> <Delay = 3.10>
ST_6 : Operation 156 [1/1] (0.99ns)   --->   "%res_5 = xor i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 156 'xor' 'res_5' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 64)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (3.10ns)   --->   "%br_ln129 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 157 'br' 'br_ln129' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 64)> <Delay = 3.10>
ST_6 : Operation 158 [1/1] (2.55ns)   --->   "%res_4 = sub i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 158 'sub' 'res_4' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 256)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (3.10ns)   --->   "%br_ln128 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 159 'br' 'br_ln128' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 256)> <Delay = 3.10>
ST_6 : Operation 160 [1/1] (2.55ns)   --->   "%res_3 = add i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127]   --->   Operation 160 'add' 'res_3' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (3.10ns)   --->   "%br_ln127 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127]   --->   Operation 161 'br' 'br_ln127' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 3.10>
ST_6 : Operation 162 [1/2] (6.91ns)   --->   "%res_14 = mul i32 %reg_file_load_1, i32 %src1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 162 'mul' 'res_14' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (2.55ns)   --->   "%res = add i32 %imm12, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 163 'add' 'res' <Predicate = (icmp_ln42 & opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.10ns)   --->   "%br_ln211 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:211]   --->   Operation 164 'br' 'br_ln211' <Predicate = (icmp_ln42 & opcode == 23)> <Delay = 3.10>

State 7 <SV = 5> <Delay = 6.91>
ST_7 : Operation 165 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 165 'load' 'val' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 166 [1/1] (3.10ns)   --->   "%switch_ln166 = switch i3 %func3, void %sw.epilog261, i3 0, void %sw.bb175, i3 1, void %sw.bb180, i3 4, void %sw.bb185, i3 5, void %sw.bb188, i3 2, void %sw.bb191" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:166]   --->   Operation 166 'switch' 'switch_ln166' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_7 : Operation 167 [1/1] (3.10ns)   --->   "%br_ln171 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 167 'br' 'br_ln171' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 2 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_7 : Operation 168 [1/1] (3.10ns)   --->   "%br_ln134 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 168 'br' 'br_ln134' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 261)> <Delay = 3.10>
ST_7 : Operation 169 [1/1] (3.10ns)   --->   "%br_ln133 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133]   --->   Operation 169 'br' 'br_ln133' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 5)> <Delay = 3.10>
ST_7 : Operation 170 [1/1] (3.10ns)   --->   "%br_ln132 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 170 'br' 'br_ln132' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 1)> <Delay = 3.10>
ST_7 : Operation 171 [2/2] (6.91ns)   --->   "%res_14 = mul i32 %reg_file_load_1, i32 %src1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 171 'mul' 'res_14' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.36>
ST_8 : Operation 172 [1/1] (3.10ns)   --->   "%br_ln149 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 172 'br' 'br_ln149' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.10>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%res_2 = phi i32 %res, void %sw.bb254, i32 %pc_2, void %sw.bb250, i32 %pc_2, void %sw.bb249, i32 %src2, void %sw.epilog201, i32 0, void %sw.bb240, i32 0, void %sw.bb232, i32 0, void %sw.bb224, i32 0, void %sw.bb216, i32 0, void %sw.bb210, i32 0, void %sw.bb204, i32 %val, void %sw.bb191, i32 %zext_ln170, void %sw.bb188, i32 %zext_ln169, void %sw.bb185, i32 %sext_ln168, void %sw.bb180, i32 %sext_ln167, void %sw.bb175, i32 %res_14, void %if.end150, i32 %zext_ln136, void %sw.bb121, i32 %zext_ln135, void %sw.bb116, i32 %res_10, void %sw.bb112, i32 %res_9, void %sw.bb110, i32 %res_8, void %sw.bb108, i32 %res_7, void %sw.bb106, i32 %res_6, void %sw.bb104, i32 %res_5, void %sw.bb102, i32 %res_4, void %sw.bb99, i32 %res_3, void %sw.bb96, i32 %imm12, void %sw.epilog._crit_edge, i32 0, void %cleanup.cont173, i32 0, void %sw.bb202"   --->   Operation 173 'phi' 'res_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%res_j_1 = phi i32 0, void %sw.bb254, i32 %addr, void %sw.bb250, i32 %res_b, void %sw.bb249, i32 0, void %sw.epilog201, i32 %res_j_8, void %sw.bb240, i32 %res_j_7, void %sw.bb232, i32 %res_j_6, void %sw.bb224, i32 %res_j_5, void %sw.bb216, i32 %res_j_4, void %sw.bb210, i32 %res_j_3, void %sw.bb204, i32 0, void %sw.bb191, i32 0, void %sw.bb188, i32 0, void %sw.bb185, i32 0, void %sw.bb180, i32 0, void %sw.bb175, i32 0, void %if.end150, i32 0, void %sw.bb121, i32 0, void %sw.bb116, i32 0, void %sw.bb112, i32 0, void %sw.bb110, i32 0, void %sw.bb108, i32 0, void %sw.bb106, i32 0, void %sw.bb104, i32 0, void %sw.bb102, i32 0, void %sw.bb99, i32 0, void %sw.bb96, i32 0, void %sw.epilog._crit_edge, i32 0, void %cleanup.cont173, i32 0, void %sw.bb202"   --->   Operation 174 'phi' 'res_j_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.87ns)   --->   "%switch_ln219 = switch i7 %opcode, void %land.lhs.true289, i7 35, void %if.then263, i7 99, void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:219]   --->   Operation 175 'switch' 'switch_ln219' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87>
ST_8 : Operation 176 [1/1] (1.56ns)   --->   "%icmp_ln220 = icmp_eq  i2 %trunc_ln105, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:220]   --->   Operation 176 'icmp' 'icmp_ln220' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %if.end286, void %if.else271" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:220]   --->   Operation 177 'br' 'br_ln220' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%idx_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:223]   --->   Operation 178 'partselect' 'idx_1' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %addr, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 179 'partselect' 'tmp_12' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (2.19ns)   --->   "%icmp_ln224 = icmp_eq  i20 %tmp_12, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 180 'icmp' 'icmp_ln224' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %cleanup312.thread.exitStub, void %if.end280" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 181 'br' 'br_ln224' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i10 %idx_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 182 'zext' 'zext_ln228' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln228" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 183 'getelementptr' 'mem_addr_2' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln228 = store i32 %res_2, i10 %mem_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 184 'store' 'store_ln228' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end286"   --->   Operation 185 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln230 = br void %if.end295" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 186 'br' 'br_ln230' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (1.78ns)   --->   "%icmp_ln230 = icmp_eq  i5 %rd, i5 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 187 'icmp' 'icmp_ln230' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %if.then291, void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 188 'br' 'br_ln230' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i5 %rd" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 189 'zext' 'zext_ln231' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_addr_3 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln231" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 190 'getelementptr' 'reg_file_addr_3' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i32 %res_2, i5 %reg_file_addr_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 191 'store' 'store_ln231' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln232 = br void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:232]   --->   Operation 192 'br' 'br_ln232' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end295"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (1.87ns)   --->   "%icmp_ln19 = icmp_eq  i7 %opcode, i7 111" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 194 'icmp' 'icmp_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (1.87ns)   --->   "%icmp_ln19_1 = icmp_eq  i7 %opcode, i7 103" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 195 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 196 'or' 'or_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (1.87ns)   --->   "%icmp_ln19_2 = icmp_eq  i7 %opcode, i7 99" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 197 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %icmp_ln19_2, i1 %or_ln19" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 198 'or' 'or_ln19_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %or_ln19_1, void %if.end295.cleanup.cont336_crit_edge, void %if.then300" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 199 'br' 'br_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 %pc_2, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 200 'store' 'store_ln31' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 1.70>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont336"   --->   Operation 201 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 202 'trunc' 'trunc_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (1.56ns)   --->   "%icmp_ln236 = icmp_ne  i2 %trunc_ln236, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 203 'icmp' 'icmp_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.69ns)   --->   "%spec_select = select i1 %icmp_ln236, i32 %pc_1, i32 %res_j_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 204 'select' 'spec_select' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %if.then300.cleanup.cont336_crit_edge, void %cleanup351.loopexit.exitStub.loopexit" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 205 'br' 'br_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 %spec_select, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 206 'store' 'store_ln31' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1 & !icmp_ln236)> <Delay = 1.70>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont336"   --->   Operation 207 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1 & !icmp_ln236)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 208 'br' 'br_ln34' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup351.loopexit.exitStub"   --->   Operation 209 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup351.loopexit.exitStub"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.58>
ST_11 : Operation 211 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 211 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pstrb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc                (alloca        ) [ 011111111000]
specinterface_ln0 (specinterface ) [ 000000000000]
store_ln31        (store         ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
pc_1              (load          ) [ 000111111000]
tmp               (partselect    ) [ 000000000000]
icmp_ln42         (icmp          ) [ 001111111000]
br_ln42           (br            ) [ 000000000000]
pc_idx            (partselect    ) [ 000000000000]
zext_ln47         (zext          ) [ 000000000000]
mem_addr          (getelementptr ) [ 000100000000]
specpipeline_ln47 (specpipeline  ) [ 000000000000]
specloopname_ln34 (specloopname  ) [ 000000000000]
insn              (load          ) [ 000000000000]
opcode            (trunc         ) [ 001111111000]
rd                (partselect    ) [ 000011111000]
rs1               (partselect    ) [ 000000000000]
rs2               (partselect    ) [ 000000000000]
func3             (partselect    ) [ 000011111000]
func7             (partselect    ) [ 000000000000]
icmp_ln60         (icmp          ) [ 000010000000]
func7_1           (select        ) [ 000010000000]
funcx             (bitconcatenate) [ 000011111000]
immI              (partselect    ) [ 000000000000]
sext_ln66         (sext          ) [ 001111111000]
tmp_4             (bitselect     ) [ 000000000000]
tmp_1             (partselect    ) [ 000000000000]
tmp_2             (partselect    ) [ 000000000000]
tmp_3             (partselect    ) [ 000000000000]
immS              (bitconcatenate) [ 000000000000]
sext_ln67         (sext          ) [ 001111111000]
tmp_5             (partselect    ) [ 000000000000]
tmp_6             (bitselect     ) [ 000000000000]
imm_2             (bitconcatenate) [ 000000000000]
sext_ln68         (sext          ) [ 001111111000]
tmp_s             (partselect    ) [ 000000000000]
tmp_8             (bitselect     ) [ 000000000000]
tmp_9             (partselect    ) [ 000000000000]
imm_3             (bitconcatenate) [ 001111111000]
tmp_7             (partselect    ) [ 000000000000]
imm_4             (bitconcatenate) [ 001111111000]
switch_ln78       (switch        ) [ 001111111000]
zext_ln100        (zext          ) [ 000000000000]
reg_file_addr     (getelementptr ) [ 000010000000]
tmp_10            (partselect    ) [ 000000000000]
trunc_ln101       (trunc         ) [ 000000000000]
or_ln             (bitconcatenate) [ 000000000000]
icmp_ln101        (icmp          ) [ 001111111000]
zext_ln101        (zext          ) [ 000010000000]
reg_file_addr_1   (getelementptr ) [ 000010000000]
br_ln96           (br            ) [ 000000000000]
br_ln92           (br            ) [ 000000000000]
br_ln89           (br            ) [ 000000000000]
br_ln86           (br            ) [ 000000000000]
br_ln83           (br            ) [ 000000000000]
imm_5             (phi           ) [ 000010000000]
src1              (load          ) [ 000001110000]
br_ln101          (br            ) [ 000000000000]
reg_file_load     (load          ) [ 000000000000]
br_ln101          (br            ) [ 000000000000]
src2              (phi           ) [ 001111111000]
addr              (add           ) [ 001111111000]
trunc_ln105       (trunc         ) [ 000001111000]
res_b             (add           ) [ 001111111000]
pc_2              (add           ) [ 001111111000]
imm12             (shl           ) [ 001111111000]
switch_ln119      (switch        ) [ 001111111000]
switch_ln185      (switch        ) [ 001111111000]
switch_ln176      (switch        ) [ 000000000000]
write_ln179       (write         ) [ 000000000000]
br_ln179          (br            ) [ 000000000000]
write_ln178       (write         ) [ 000000000000]
br_ln178          (br            ) [ 000000000000]
write_ln177       (write         ) [ 000000000000]
br_ln177          (br            ) [ 000000000000]
switch_ln126      (switch        ) [ 000000000000]
br_ln141          (br            ) [ 000000000000]
icmp_ln141        (icmp          ) [ 000000000000]
icmp_ln141_1      (icmp          ) [ 000000000000]
and_ln141         (and           ) [ 001111111000]
br_ln141          (br            ) [ 000000000000]
reg_file_addr_2   (getelementptr ) [ 000001000000]
br_ln203          (br            ) [ 001111111000]
br_ln198          (br            ) [ 001111111000]
br_ln182          (br            ) [ 001111111000]
icmp_ln154        (icmp          ) [ 001111111000]
br_ln154          (br            ) [ 000000000000]
idx               (partselect    ) [ 000000000000]
tmp_11            (partselect    ) [ 000000000000]
icmp_ln160        (icmp          ) [ 001111111000]
br_ln160          (br            ) [ 000000000000]
zext_ln164        (zext          ) [ 000000000000]
mem_addr_1        (getelementptr ) [ 000000110000]
res_10            (ashr          ) [ 001111111000]
res_9             (lshr          ) [ 001111111000]
res_8             (shl           ) [ 001111111000]
reg_file_load_1   (load          ) [ 000000110000]
icmp_ln191        (icmp          ) [ 000000000000]
xor_ln191         (xor           ) [ 000000000000]
res_j_8           (select        ) [ 001111111000]
br_ln191          (br            ) [ 001111111000]
icmp_ln190        (icmp          ) [ 000000000000]
res_j_7           (select        ) [ 001111111000]
br_ln190          (br            ) [ 001111111000]
icmp_ln189        (icmp          ) [ 000000000000]
xor_ln189         (xor           ) [ 000000000000]
res_j_6           (select        ) [ 001111111000]
br_ln189          (br            ) [ 001111111000]
icmp_ln188        (icmp          ) [ 000000000000]
res_j_5           (select        ) [ 001111111000]
br_ln188          (br            ) [ 001111111000]
icmp_ln187        (icmp          ) [ 000000000000]
res_j_4           (select        ) [ 001111111000]
br_ln187          (br            ) [ 001111111000]
icmp_ln186        (icmp          ) [ 000000000000]
res_j_3           (select        ) [ 001111111000]
br_ln186          (br            ) [ 001111111000]
res_18            (trunc         ) [ 000000000000]
zext_ln170        (zext          ) [ 001111111000]
br_ln170          (br            ) [ 001111111000]
res_17            (trunc         ) [ 000000000000]
zext_ln169        (zext          ) [ 001111111000]
br_ln169          (br            ) [ 001111111000]
res_16            (trunc         ) [ 000000000000]
sext_ln168        (sext          ) [ 001111111000]
br_ln168          (br            ) [ 001111111000]
res_15            (trunc         ) [ 000000000000]
sext_ln167        (sext          ) [ 001111111000]
br_ln167          (br            ) [ 001111111000]
res_12            (icmp          ) [ 000000000000]
zext_ln136        (zext          ) [ 001111111000]
br_ln136          (br            ) [ 001111111000]
res_11            (icmp          ) [ 000000000000]
zext_ln135        (zext          ) [ 001111111000]
br_ln135          (br            ) [ 001111111000]
res_7             (and           ) [ 001111111000]
br_ln131          (br            ) [ 001111111000]
res_6             (or            ) [ 001111111000]
br_ln130          (br            ) [ 001111111000]
res_5             (xor           ) [ 001111111000]
br_ln129          (br            ) [ 001111111000]
res_4             (sub           ) [ 001111111000]
br_ln128          (br            ) [ 001111111000]
res_3             (add           ) [ 001111111000]
br_ln127          (br            ) [ 001111111000]
res_14            (mul           ) [ 001111111000]
res               (add           ) [ 001111111000]
br_ln211          (br            ) [ 001111111000]
val               (load          ) [ 001111111000]
switch_ln166      (switch        ) [ 001111111000]
br_ln171          (br            ) [ 001111111000]
br_ln134          (br            ) [ 001111111000]
br_ln133          (br            ) [ 001111111000]
br_ln132          (br            ) [ 001111111000]
br_ln149          (br            ) [ 000000000000]
res_2             (phi           ) [ 000000001000]
res_j_1           (phi           ) [ 000000001000]
switch_ln219      (switch        ) [ 000000000000]
icmp_ln220        (icmp          ) [ 001111111000]
br_ln220          (br            ) [ 000000000000]
idx_1             (partselect    ) [ 000000000000]
tmp_12            (partselect    ) [ 000000000000]
icmp_ln224        (icmp          ) [ 001111111000]
br_ln224          (br            ) [ 000000000000]
zext_ln228        (zext          ) [ 000000000000]
mem_addr_2        (getelementptr ) [ 000000000000]
store_ln228       (store         ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
br_ln230          (br            ) [ 000000000000]
icmp_ln230        (icmp          ) [ 001111111000]
br_ln230          (br            ) [ 000000000000]
zext_ln231        (zext          ) [ 000000000000]
reg_file_addr_3   (getelementptr ) [ 000000000000]
store_ln231       (store         ) [ 000000000000]
br_ln232          (br            ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
icmp_ln19         (icmp          ) [ 000000000000]
icmp_ln19_1       (icmp          ) [ 000000000000]
or_ln19           (or            ) [ 000000000000]
icmp_ln19_2       (icmp          ) [ 000000000000]
or_ln19_1         (or            ) [ 001111111000]
br_ln19           (br            ) [ 000000000000]
store_ln31        (store         ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
trunc_ln236       (trunc         ) [ 000000000000]
icmp_ln236        (icmp          ) [ 001111111000]
spec_select       (select        ) [ 000000000000]
br_ln236          (br            ) [ 000000000000]
store_ln31        (store         ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
br_ln34           (br            ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
ret_ln0           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrb"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="pc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/4 write_ln178/4 write_ln177/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mem_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="insn/2 val/5 store_ln228/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="reg_file_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
<pin id="214" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src1/3 reg_file_load/3 reg_file_load_1/4 store_ln231/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="reg_file_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="reg_file_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="1"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_2/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mem_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mem_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="reg_file_addr_3_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_addr_3/8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="imm_5_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm_5 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="imm_5_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="13" slack="1"/>
<pin id="266" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="12" slack="1"/>
<pin id="268" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="8" bw="12" slack="1"/>
<pin id="270" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="10" bw="1" slack="1"/>
<pin id="272" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imm_5/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="src2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src2 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="src2_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src2/4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="res_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="res_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="4"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="32" slack="4"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="32" slack="4"/>
<pin id="299" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="8" bw="1" slack="1"/>
<pin id="301" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="10" bw="1" slack="1"/>
<pin id="303" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="12" bw="1" slack="1"/>
<pin id="305" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="14" bw="1" slack="1"/>
<pin id="307" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="16" bw="1" slack="1"/>
<pin id="309" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="18" bw="1" slack="1"/>
<pin id="311" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="20" bw="32" slack="2"/>
<pin id="313" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="22" bw="16" slack="1"/>
<pin id="315" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="24" bw="8" slack="1"/>
<pin id="317" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="26" bw="16" slack="1"/>
<pin id="319" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="28" bw="8" slack="1"/>
<pin id="321" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="30" bw="32" slack="1"/>
<pin id="323" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="32" bw="1" slack="1"/>
<pin id="325" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="34" bw="1" slack="1"/>
<pin id="327" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="36" bw="32" slack="3"/>
<pin id="329" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="38" bw="32" slack="3"/>
<pin id="331" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="40" bw="32" slack="3"/>
<pin id="333" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="42" bw="32" slack="1"/>
<pin id="335" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="44" bw="32" slack="1"/>
<pin id="337" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="46" bw="32" slack="1"/>
<pin id="339" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="48" bw="32" slack="1"/>
<pin id="341" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="50" bw="32" slack="1"/>
<pin id="343" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="52" bw="32" slack="4"/>
<pin id="345" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="54" bw="1" slack="2"/>
<pin id="347" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="56" bw="1" slack="4"/>
<pin id="349" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="58" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2/8 "/>
</bind>
</comp>

<comp id="362" class="1005" name="res_j_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="res_j_1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="4"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="32" slack="4"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="1" slack="3"/>
<pin id="374" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="8" bw="32" slack="1"/>
<pin id="376" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="10" bw="32" slack="1"/>
<pin id="378" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="12" bw="32" slack="1"/>
<pin id="380" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="14" bw="32" slack="1"/>
<pin id="382" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="16" bw="32" slack="1"/>
<pin id="384" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="18" bw="32" slack="1"/>
<pin id="386" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="20" bw="1" slack="2"/>
<pin id="388" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="22" bw="1" slack="1"/>
<pin id="390" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="24" bw="1" slack="1"/>
<pin id="392" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="26" bw="1" slack="1"/>
<pin id="394" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="28" bw="1" slack="1"/>
<pin id="396" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="30" bw="1" slack="0"/>
<pin id="398" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="32" bw="1" slack="1"/>
<pin id="400" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="34" bw="1" slack="1"/>
<pin id="402" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="36" bw="1" slack="2"/>
<pin id="404" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="38" bw="1" slack="2"/>
<pin id="406" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="40" bw="1" slack="2"/>
<pin id="408" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="42" bw="1" slack="1"/>
<pin id="410" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="44" bw="1" slack="1"/>
<pin id="412" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="46" bw="1" slack="1"/>
<pin id="414" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="48" bw="1" slack="1"/>
<pin id="416" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="50" bw="1" slack="1"/>
<pin id="418" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="52" bw="1" slack="4"/>
<pin id="420" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="54" bw="1" slack="2"/>
<pin id="422" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="56" bw="1" slack="4"/>
<pin id="424" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="58" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_j_1/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="2"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res_14/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/5 icmp_ln220/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="5" slack="0"/>
<pin id="461" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="idx/5 idx_1/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="20" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 tmp_12/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="20" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/5 icmp_ln224/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="0" index="1" bw="32" slack="3"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/6 icmp_ln190/6 res_12/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="3"/>
<pin id="487" dir="0" index="1" bw="32" slack="3"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/6 icmp_ln188/6 res_11/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln31_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="pc_1_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pc_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln42_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="20" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="pc_idx_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="5" slack="0"/>
<pin id="519" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pc_idx/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln47_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="opcode_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="rd_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="4" slack="0"/>
<pin id="537" dir="1" index="3" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="rs1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="rs2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="func3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="func7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func7/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln60_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="func7_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="7" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="func7_1/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="funcx_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="0"/>
<pin id="590" dir="0" index="2" bw="3" slack="0"/>
<pin id="591" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="funcx/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="immI_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="immI/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln66_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="4" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="4" slack="0"/>
<pin id="639" dir="0" index="3" bw="5" slack="0"/>
<pin id="640" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="immS_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="0"/>
<pin id="647" dir="0" index="1" bw="7" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="immS/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln67_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="imm_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="0" index="4" bw="4" slack="0"/>
<pin id="681" dir="0" index="5" bw="1" slack="0"/>
<pin id="682" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_2/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln68_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="13" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_s_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="6" slack="0"/>
<pin id="697" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_8_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="imm_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="0" index="3" bw="1" slack="0"/>
<pin id="722" dir="0" index="4" bw="1" slack="0"/>
<pin id="723" dir="0" index="5" bw="1" slack="0"/>
<pin id="724" dir="0" index="6" bw="1" slack="0"/>
<pin id="725" dir="0" index="7" bw="1" slack="0"/>
<pin id="726" dir="0" index="8" bw="1" slack="0"/>
<pin id="727" dir="0" index="9" bw="1" slack="0"/>
<pin id="728" dir="0" index="10" bw="1" slack="0"/>
<pin id="729" dir="0" index="11" bw="1" slack="0"/>
<pin id="730" dir="0" index="12" bw="1" slack="0"/>
<pin id="731" dir="0" index="13" bw="8" slack="0"/>
<pin id="732" dir="0" index="14" bw="1" slack="0"/>
<pin id="733" dir="0" index="15" bw="10" slack="0"/>
<pin id="734" dir="0" index="16" bw="1" slack="0"/>
<pin id="735" dir="1" index="17" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_3/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_7_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="20" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="imm_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="20" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_4/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="switch_ln78_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="0" index="2" bw="3" slack="0"/>
<pin id="773" dir="0" index="3" bw="6" slack="0"/>
<pin id="774" dir="0" index="4" bw="7" slack="0"/>
<pin id="775" dir="0" index="5" bw="6" slack="0"/>
<pin id="776" dir="0" index="6" bw="6" slack="0"/>
<pin id="777" dir="0" index="7" bw="7" slack="0"/>
<pin id="778" dir="0" index="8" bw="6" slack="0"/>
<pin id="779" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln78/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln100_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_10_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="4" slack="0"/>
<pin id="798" dir="0" index="3" bw="4" slack="0"/>
<pin id="799" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln101_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="or_ln_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="4" slack="0"/>
<pin id="813" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln101_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="7" slack="0"/>
<pin id="820" dir="0" index="1" bw="7" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln101_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="addr_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln105_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="res_b_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="2"/>
<pin id="842" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_b/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="pc_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="0" index="1" bw="4" slack="0"/>
<pin id="847" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc_2/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="imm12_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="5" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="imm12/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="switch_ln119_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="1"/>
<pin id="857" dir="0" index="1" bw="6" slack="0"/>
<pin id="858" dir="0" index="2" bw="7" slack="0"/>
<pin id="859" dir="0" index="3" bw="6" slack="0"/>
<pin id="860" dir="0" index="4" bw="3" slack="0"/>
<pin id="861" dir="0" index="5" bw="7" slack="0"/>
<pin id="862" dir="0" index="6" bw="6" slack="0"/>
<pin id="863" dir="0" index="7" bw="6" slack="0"/>
<pin id="864" dir="0" index="8" bw="6" slack="0"/>
<pin id="865" dir="0" index="9" bw="7" slack="0"/>
<pin id="866" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln119/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="switch_ln185_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="1"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="0" index="3" bw="3" slack="0"/>
<pin id="881" dir="0" index="4" bw="3" slack="0"/>
<pin id="882" dir="0" index="5" bw="2" slack="0"/>
<pin id="883" dir="0" index="6" bw="1" slack="0"/>
<pin id="884" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln185/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="switch_ln176_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="3" slack="1"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="0" index="3" bw="3" slack="0"/>
<pin id="896" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln176/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="switch_ln126_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="1"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="0" index="2" bw="10" slack="0"/>
<pin id="904" dir="0" index="3" bw="8" slack="0"/>
<pin id="905" dir="0" index="4" bw="8" slack="0"/>
<pin id="906" dir="0" index="5" bw="8" slack="0"/>
<pin id="907" dir="0" index="6" bw="1" slack="0"/>
<pin id="908" dir="0" index="7" bw="4" slack="0"/>
<pin id="909" dir="0" index="8" bw="10" slack="0"/>
<pin id="910" dir="0" index="9" bw="3" slack="0"/>
<pin id="911" dir="0" index="10" bw="3" slack="0"/>
<pin id="912" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln126/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln141_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="1"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln141_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="1"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="and_ln141_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln141/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln164_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="res_10_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="0" index="1" bw="32" slack="1"/>
<pin id="947" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="res_10/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="res_9_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="0" index="1" bw="32" slack="1"/>
<pin id="952" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="res_9/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="res_8_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="0" index="1" bw="32" slack="1"/>
<pin id="957" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="res_8/5 "/>
</bind>
</comp>

<comp id="959" class="1004" name="xor_ln191_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="res_j_8_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="3"/>
<pin id="968" dir="0" index="2" bw="32" slack="3"/>
<pin id="969" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_8/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="res_j_7_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="3"/>
<pin id="974" dir="0" index="2" bw="32" slack="3"/>
<pin id="975" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_7/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="xor_ln189_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="res_j_6_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="3"/>
<pin id="986" dir="0" index="2" bw="32" slack="3"/>
<pin id="987" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_6/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="res_j_5_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="3"/>
<pin id="992" dir="0" index="2" bw="32" slack="3"/>
<pin id="993" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_5/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="icmp_ln187_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="3"/>
<pin id="997" dir="0" index="1" bw="32" slack="3"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="res_j_4_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="3"/>
<pin id="1003" dir="0" index="2" bw="32" slack="3"/>
<pin id="1004" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_4/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="icmp_ln186_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="3"/>
<pin id="1008" dir="0" index="1" bw="32" slack="3"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="res_j_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="3"/>
<pin id="1014" dir="0" index="2" bw="32" slack="3"/>
<pin id="1015" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_j_3/6 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="res_18_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_18/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln170_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="0"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="res_17_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_17/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln169_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="res_16_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_16/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln168_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/6 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="res_15_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_15/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sext_ln167_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln136_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln135_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="res_7_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="3"/>
<pin id="1055" dir="0" index="1" bw="32" slack="3"/>
<pin id="1056" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_7/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="res_6_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="3"/>
<pin id="1060" dir="0" index="1" bw="32" slack="3"/>
<pin id="1061" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_6/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="res_5_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="3"/>
<pin id="1065" dir="0" index="1" bw="32" slack="3"/>
<pin id="1066" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_5/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="res_4_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="3"/>
<pin id="1070" dir="0" index="1" bw="32" slack="3"/>
<pin id="1071" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_4/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="res_3_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="3"/>
<pin id="1075" dir="0" index="1" bw="32" slack="3"/>
<pin id="1076" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_3/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="res_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="3"/>
<pin id="1080" dir="0" index="1" bw="32" slack="5"/>
<pin id="1081" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="switch_ln166_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="3"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="0" index="3" bw="3" slack="0"/>
<pin id="1087" dir="0" index="4" bw="3" slack="0"/>
<pin id="1088" dir="0" index="5" bw="3" slack="0"/>
<pin id="1089" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln166/7 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="switch_ln219_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="7" slack="5"/>
<pin id="1097" dir="0" index="1" bw="7" slack="0"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln219/8 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln228_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="10" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln230_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="5"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/8 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln231_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="5"/>
<pin id="1114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="icmp_ln19_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="7" slack="5"/>
<pin id="1118" dir="0" index="1" bw="6" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/8 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln19_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="5"/>
<pin id="1123" dir="0" index="1" bw="6" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="or_ln19_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/8 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="icmp_ln19_2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="7" slack="5"/>
<pin id="1134" dir="0" index="1" bw="6" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/8 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="or_ln19_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/8 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="store_ln31_store_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="4"/>
<pin id="1145" dir="0" index="1" bw="32" slack="7"/>
<pin id="1146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="trunc_ln236_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="6"/>
<pin id="1149" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln236/8 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln236_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="2" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="spec_select_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="6"/>
<pin id="1159" dir="0" index="2" bw="32" slack="0"/>
<pin id="1160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="spec_select/8 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="store_ln31_store_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="0" index="1" bw="32" slack="7"/>
<pin id="1166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="pc_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="1176" class="1005" name="pc_1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="2"/>
<pin id="1178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pc_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="icmp_ln42_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="mem_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="opcode_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="7" slack="1"/>
<pin id="1196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="1203" class="1005" name="rd_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="5" slack="5"/>
<pin id="1205" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="1209" class="1005" name="func3_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="3" slack="1"/>
<pin id="1211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="icmp_ln60_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="func7_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="7" slack="1"/>
<pin id="1223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="func7_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="funcx_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="1"/>
<pin id="1228" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="funcx "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sext_ln66_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="sext_ln67_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln67 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="sext_ln68_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln68 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="imm_3_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm_3 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="imm_4_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imm_4 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="reg_file_addr_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="1"/>
<pin id="1258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr "/>
</bind>
</comp>

<comp id="1261" class="1005" name="icmp_ln101_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="zext_ln101_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="64" slack="1"/>
<pin id="1267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="reg_file_addr_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="5" slack="1"/>
<pin id="1272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="src1_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="addr_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="trunc_ln105_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="2" slack="1"/>
<pin id="1301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="res_b_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="3"/>
<pin id="1306" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res_b "/>
</bind>
</comp>

<comp id="1315" class="1005" name="pc_2_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="32" slack="3"/>
<pin id="1317" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pc_2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="imm12_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="3"/>
<pin id="1330" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="imm12 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="and_ln141_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln141 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="reg_file_addr_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="5" slack="1"/>
<pin id="1340" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_addr_2 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="icmp_ln154_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="icmp_ln160_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="mem_addr_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="10" slack="1"/>
<pin id="1353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="res_10_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="3"/>
<pin id="1358" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res_10 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="res_9_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="3"/>
<pin id="1363" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res_9 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="res_8_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="3"/>
<pin id="1368" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res_8 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="reg_file_load_1_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_load_1 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="res_j_8_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_8 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="res_j_7_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_7 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="res_j_6_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_6 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="res_j_5_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_5 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="res_j_4_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_4 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="res_j_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_j_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="zext_ln170_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln170 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="zext_ln169_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="sext_ln168_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="1"/>
<pin id="1418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln168 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="sext_ln167_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="1"/>
<pin id="1423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln167 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="zext_ln136_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="1"/>
<pin id="1428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln136 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="zext_ln135_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="1"/>
<pin id="1433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln135 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="res_7_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_7 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="res_6_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_6 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="res_5_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_5 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="res_4_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_4 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="res_3_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="res_14_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_14 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="res_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="1471" class="1005" name="val_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="138" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="140" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="142" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="144" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="199" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="274"><net_src comp="256" pin="1"/><net_sink comp="260" pin=10"/></net>

<net id="284"><net_src comp="206" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="260" pin="12"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="351"><net_src comp="275" pin="1"/><net_sink comp="291" pin=6"/></net>

<net id="352"><net_src comp="287" pin="1"/><net_sink comp="291" pin=8"/></net>

<net id="353"><net_src comp="287" pin="1"/><net_sink comp="291" pin=10"/></net>

<net id="354"><net_src comp="287" pin="1"/><net_sink comp="291" pin=12"/></net>

<net id="355"><net_src comp="287" pin="1"/><net_sink comp="291" pin=14"/></net>

<net id="356"><net_src comp="287" pin="1"/><net_sink comp="291" pin=16"/></net>

<net id="357"><net_src comp="287" pin="1"/><net_sink comp="291" pin=18"/></net>

<net id="358"><net_src comp="287" pin="1"/><net_sink comp="291" pin=54"/></net>

<net id="359"><net_src comp="287" pin="1"/><net_sink comp="291" pin=56"/></net>

<net id="360"><net_src comp="291" pin="58"/><net_sink comp="193" pin=1"/></net>

<net id="361"><net_src comp="291" pin="58"/><net_sink comp="206" pin=1"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="426"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="427"><net_src comp="362" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="428"><net_src comp="362" pin="1"/><net_sink comp="366" pin=20"/></net>

<net id="429"><net_src comp="362" pin="1"/><net_sink comp="366" pin=22"/></net>

<net id="430"><net_src comp="362" pin="1"/><net_sink comp="366" pin=24"/></net>

<net id="431"><net_src comp="362" pin="1"/><net_sink comp="366" pin=26"/></net>

<net id="432"><net_src comp="362" pin="1"/><net_sink comp="366" pin=28"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="366" pin=30"/></net>

<net id="434"><net_src comp="362" pin="1"/><net_sink comp="366" pin=32"/></net>

<net id="435"><net_src comp="362" pin="1"/><net_sink comp="366" pin=34"/></net>

<net id="436"><net_src comp="362" pin="1"/><net_sink comp="366" pin=36"/></net>

<net id="437"><net_src comp="362" pin="1"/><net_sink comp="366" pin=38"/></net>

<net id="438"><net_src comp="362" pin="1"/><net_sink comp="366" pin=40"/></net>

<net id="439"><net_src comp="362" pin="1"/><net_sink comp="366" pin=42"/></net>

<net id="440"><net_src comp="362" pin="1"/><net_sink comp="366" pin=44"/></net>

<net id="441"><net_src comp="362" pin="1"/><net_sink comp="366" pin=46"/></net>

<net id="442"><net_src comp="362" pin="1"/><net_sink comp="366" pin=48"/></net>

<net id="443"><net_src comp="362" pin="1"/><net_sink comp="366" pin=50"/></net>

<net id="444"><net_src comp="362" pin="1"/><net_sink comp="366" pin=52"/></net>

<net id="445"><net_src comp="362" pin="1"/><net_sink comp="366" pin=54"/></net>

<net id="446"><net_src comp="362" pin="1"/><net_sink comp="366" pin=56"/></net>

<net id="455"><net_src comp="168" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="28" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="20" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="24" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="275" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="275" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="12" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="504"><net_src comp="18" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="20" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="24" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="495" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="28" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="30" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="532"><net_src comp="193" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="193" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="40" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="193" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="44" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="40" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="193" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="193" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="20" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="193" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="529" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="54" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="565" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="56" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="592"><net_src comp="58" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="579" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="557" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="193" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="22" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="595" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="62" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="193" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="64" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="193" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="66" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="631"><net_src comp="68" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="193" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="22" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="641"><net_src comp="70" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="193" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="42" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="30" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="650"><net_src comp="72" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="625" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="635" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="74" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="193" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="52" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="76" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="672"><net_src comp="62" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="193" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="22" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="683"><net_src comp="78" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="667" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="609" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="657" pin="4"/><net_sink comp="675" pin=3"/></net>

<net id="687"><net_src comp="617" pin="3"/><net_sink comp="675" pin=4"/></net>

<net id="688"><net_src comp="80" pin="0"/><net_sink comp="675" pin=5"/></net>

<net id="692"><net_src comp="675" pin="6"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="82" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="193" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="84" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="62" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="193" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="46" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="86" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="193" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="20" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="736"><net_src comp="88" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="737"><net_src comp="667" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="738"><net_src comp="667" pin="3"/><net_sink comp="717" pin=2"/></net>

<net id="739"><net_src comp="667" pin="3"/><net_sink comp="717" pin=3"/></net>

<net id="740"><net_src comp="667" pin="3"/><net_sink comp="717" pin=4"/></net>

<net id="741"><net_src comp="667" pin="3"/><net_sink comp="717" pin=5"/></net>

<net id="742"><net_src comp="667" pin="3"/><net_sink comp="717" pin=6"/></net>

<net id="743"><net_src comp="667" pin="3"/><net_sink comp="717" pin=7"/></net>

<net id="744"><net_src comp="667" pin="3"/><net_sink comp="717" pin=8"/></net>

<net id="745"><net_src comp="667" pin="3"/><net_sink comp="717" pin=9"/></net>

<net id="746"><net_src comp="667" pin="3"/><net_sink comp="717" pin=10"/></net>

<net id="747"><net_src comp="667" pin="3"/><net_sink comp="717" pin=11"/></net>

<net id="748"><net_src comp="667" pin="3"/><net_sink comp="717" pin=12"/></net>

<net id="749"><net_src comp="709" pin="3"/><net_sink comp="717" pin=13"/></net>

<net id="750"><net_src comp="701" pin="3"/><net_sink comp="717" pin=14"/></net>

<net id="751"><net_src comp="693" pin="3"/><net_sink comp="717" pin=15"/></net>

<net id="752"><net_src comp="80" pin="0"/><net_sink comp="717" pin=16"/></net>

<net id="758"><net_src comp="90" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="193" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="20" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="92" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="753" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="94" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="780"><net_src comp="529" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="781"><net_src comp="96" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="782"><net_src comp="98" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="783"><net_src comp="100" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="784"><net_src comp="102" pin="0"/><net_sink comp="769" pin=4"/></net>

<net id="785"><net_src comp="104" pin="0"/><net_sink comp="769" pin=5"/></net>

<net id="786"><net_src comp="106" pin="0"/><net_sink comp="769" pin=6"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="769" pin=7"/></net>

<net id="788"><net_src comp="110" pin="0"/><net_sink comp="769" pin=8"/></net>

<net id="792"><net_src comp="541" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="800"><net_src comp="112" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="193" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="114" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="116" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="807"><net_src comp="193" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="814"><net_src comp="118" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="794" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="120" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="804" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="822"><net_src comp="808" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="54" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="549" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="833"><net_src comp="206" pin="7"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="260" pin="12"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="260" pin="12"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="122" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="260" pin="12"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="20" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="867"><net_src comp="110" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="868"><net_src comp="54" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="869"><net_src comp="96" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="870"><net_src comp="98" pin="0"/><net_sink comp="855" pin=4"/></net>

<net id="871"><net_src comp="102" pin="0"/><net_sink comp="855" pin=5"/></net>

<net id="872"><net_src comp="104" pin="0"/><net_sink comp="855" pin=6"/></net>

<net id="873"><net_src comp="106" pin="0"/><net_sink comp="855" pin=7"/></net>

<net id="874"><net_src comp="100" pin="0"/><net_sink comp="855" pin=8"/></net>

<net id="875"><net_src comp="108" pin="0"/><net_sink comp="855" pin=9"/></net>

<net id="885"><net_src comp="124" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="126" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="128" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="888"><net_src comp="130" pin="0"/><net_sink comp="876" pin=4"/></net>

<net id="889"><net_src comp="132" pin="0"/><net_sink comp="876" pin=5"/></net>

<net id="890"><net_src comp="134" pin="0"/><net_sink comp="876" pin=6"/></net>

<net id="897"><net_src comp="124" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="126" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="899"><net_src comp="136" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="913"><net_src comp="146" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="914"><net_src comp="148" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="915"><net_src comp="150" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="916"><net_src comp="152" pin="0"/><net_sink comp="900" pin=4"/></net>

<net id="917"><net_src comp="154" pin="0"/><net_sink comp="900" pin=5"/></net>

<net id="918"><net_src comp="156" pin="0"/><net_sink comp="900" pin=6"/></net>

<net id="919"><net_src comp="158" pin="0"/><net_sink comp="900" pin=7"/></net>

<net id="920"><net_src comp="160" pin="0"/><net_sink comp="900" pin=8"/></net>

<net id="921"><net_src comp="162" pin="0"/><net_sink comp="900" pin=9"/></net>

<net id="922"><net_src comp="164" pin="0"/><net_sink comp="900" pin=10"/></net>

<net id="927"><net_src comp="166" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="124" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="923" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="456" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="948"><net_src comp="275" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="275" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="275" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="480" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="120" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="976"><net_src comp="480" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="981"><net_src comp="485" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="120" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="988"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="994"><net_src comp="485" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="275" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1010"><net_src comp="275" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="480" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="485" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="275" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="275" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="275" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="275" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="275" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1090"><net_src comp="124" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="126" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1092"><net_src comp="128" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1093"><net_src comp="130" pin="0"/><net_sink comp="1082" pin=4"/></net>

<net id="1094"><net_src comp="136" pin="0"/><net_sink comp="1082" pin=5"/></net>

<net id="1100"><net_src comp="102" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1101"><net_src comp="104" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1105"><net_src comp="456" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1111"><net_src comp="170" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="1112" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1120"><net_src comp="106" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="100" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1116" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="104" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1141"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1126" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="168" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="366" pin="58"/><net_sink comp="1156" pin=2"/></net>

<net id="1167"><net_src comp="1156" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="172" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1179"><net_src comp="495" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1182"><net_src comp="1176" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1184"><net_src comp="1176" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1188"><net_src comp="508" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="186" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1197"><net_src comp="529" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1201"><net_src comp="1194" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1206"><net_src comp="533" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1212"><net_src comp="557" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1216"><net_src comp="1209" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1220"><net_src comp="573" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="579" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1229"><net_src comp="587" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1234"><net_src comp="605" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="260" pin=8"/></net>

<net id="1239"><net_src comp="653" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="1244"><net_src comp="689" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="1249"><net_src comp="717" pin="17"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1254"><net_src comp="761" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1259"><net_src comp="199" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1264"><net_src comp="818" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="824" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1273"><net_src comp="216" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1278"><net_src comp="206" pin="7"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1282"><net_src comp="1275" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1284"><net_src comp="1275" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1285"><net_src comp="1275" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1286"><net_src comp="1275" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1287"><net_src comp="1275" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1288"><net_src comp="1275" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1289"><net_src comp="1275" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1290"><net_src comp="1275" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1291"><net_src comp="1275" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1295"><net_src comp="829" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1302"><net_src comp="835" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1307"><net_src comp="839" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1311"><net_src comp="1304" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1312"><net_src comp="1304" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1313"><net_src comp="1304" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1314"><net_src comp="1304" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="1318"><net_src comp="844" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="965" pin=2"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="983" pin=2"/></net>

<net id="1322"><net_src comp="1315" pin="1"/><net_sink comp="989" pin=2"/></net>

<net id="1323"><net_src comp="1315" pin="1"/><net_sink comp="1000" pin=2"/></net>

<net id="1324"><net_src comp="1315" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1325"><net_src comp="1315" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1326"><net_src comp="1315" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="1327"><net_src comp="1315" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1331"><net_src comp="849" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="291" pin=52"/></net>

<net id="1337"><net_src comp="933" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="224" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1346"><net_src comp="451" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="474" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="232" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1359"><net_src comp="944" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="291" pin=36"/></net>

<net id="1364"><net_src comp="949" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="291" pin=38"/></net>

<net id="1369"><net_src comp="954" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="291" pin=40"/></net>

<net id="1374"><net_src comp="206" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1379"><net_src comp="965" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="1384"><net_src comp="971" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="366" pin=10"/></net>

<net id="1389"><net_src comp="983" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="366" pin=12"/></net>

<net id="1394"><net_src comp="989" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="366" pin=14"/></net>

<net id="1399"><net_src comp="1000" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="366" pin=16"/></net>

<net id="1404"><net_src comp="1011" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="366" pin=18"/></net>

<net id="1409"><net_src comp="1020" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="291" pin=22"/></net>

<net id="1414"><net_src comp="1027" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="291" pin=24"/></net>

<net id="1419"><net_src comp="1034" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="291" pin=26"/></net>

<net id="1424"><net_src comp="1041" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="291" pin=28"/></net>

<net id="1429"><net_src comp="1045" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="291" pin=32"/></net>

<net id="1434"><net_src comp="1049" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="291" pin=34"/></net>

<net id="1439"><net_src comp="1053" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="291" pin=42"/></net>

<net id="1444"><net_src comp="1058" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="291" pin=44"/></net>

<net id="1449"><net_src comp="1063" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="291" pin=46"/></net>

<net id="1454"><net_src comp="1068" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="291" pin=48"/></net>

<net id="1459"><net_src comp="1073" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="291" pin=50"/></net>

<net id="1464"><net_src comp="447" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="291" pin=30"/></net>

<net id="1469"><net_src comp="1078" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1474"><net_src comp="193" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1477"><net_src comp="1471" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1478"><net_src comp="1471" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1479"><net_src comp="1471" pin="1"/><net_sink comp="291" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file | {8 }
	Port: mem | {8 }
	Port: pstrb | {4 }
 - Input state : 
	Port: cpu_Pipeline_PROGRAM_LOOP : reg_file | {3 4 5 }
	Port: cpu_Pipeline_PROGRAM_LOOP : mem | {2 3 5 7 }
  - Chain level:
	State 1
		store_ln31 : 1
	State 2
		tmp : 1
		icmp_ln42 : 2
		br_ln42 : 3
		pc_idx : 1
		zext_ln47 : 2
		mem_addr : 3
		insn : 4
	State 3
		opcode : 1
		rd : 1
		rs1 : 1
		rs2 : 1
		func3 : 1
		func7 : 1
		icmp_ln60 : 2
		func7_1 : 3
		funcx : 4
		immI : 1
		sext_ln66 : 2
		tmp_4 : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		immS : 2
		sext_ln67 : 3
		tmp_5 : 1
		tmp_6 : 1
		imm_2 : 2
		sext_ln68 : 3
		tmp_s : 1
		tmp_8 : 1
		tmp_9 : 1
		imm_3 : 2
		tmp_7 : 1
		imm_4 : 2
		switch_ln78 : 2
		zext_ln100 : 2
		reg_file_addr : 3
		src1 : 4
		tmp_10 : 1
		trunc_ln101 : 1
		or_ln : 2
		icmp_ln101 : 3
		zext_ln101 : 2
		reg_file_addr_1 : 3
		reg_file_load : 4
	State 4
		imm_5 : 1
		src2 : 2
		addr : 2
		trunc_ln105 : 3
		res_b : 2
		imm12 : 2
		and_ln141 : 1
		br_ln141 : 1
		reg_file_load_1 : 1
	State 5
		br_ln154 : 1
		icmp_ln160 : 1
		br_ln160 : 2
		zext_ln164 : 1
		mem_addr_1 : 2
		val : 3
	State 6
		xor_ln191 : 1
		res_j_8 : 1
		res_j_7 : 1
		xor_ln189 : 1
		res_j_6 : 1
		res_j_5 : 1
		res_j_4 : 1
		res_j_3 : 1
		zext_ln170 : 1
		zext_ln169 : 1
		sext_ln168 : 1
		sext_ln167 : 1
		zext_ln136 : 1
		zext_ln135 : 1
	State 7
	State 8
		res_2 : 1
		res_j_1 : 1
		br_ln220 : 1
		icmp_ln224 : 1
		br_ln224 : 2
		zext_ln228 : 1
		mem_addr_2 : 2
		store_ln228 : 3
		br_ln230 : 1
		reg_file_addr_3 : 1
		store_ln231 : 2
		or_ln19 : 1
		or_ln19_1 : 1
		br_ln19 : 1
		icmp_ln236 : 1
		spec_select : 2
		br_ln236 : 2
		store_ln31 : 3
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_451      |    0    |    0    |    10   |
|          |      grp_fu_474      |    0    |    0    |    27   |
|          |      grp_fu_480      |    0    |    0    |    39   |
|          |      grp_fu_485      |    0    |    0    |    39   |
|          |   icmp_ln42_fu_508   |    0    |    0    |    27   |
|          |   icmp_ln60_fu_573   |    0    |    0    |    14   |
|          |   icmp_ln101_fu_818  |    0    |    0    |    14   |
|   icmp   |   icmp_ln141_fu_923  |    0    |    0    |    14   |
|          |  icmp_ln141_1_fu_928 |    0    |    0    |    11   |
|          |   icmp_ln187_fu_995  |    0    |    0    |    39   |
|          |  icmp_ln186_fu_1006  |    0    |    0    |    39   |
|          |  icmp_ln230_fu_1107  |    0    |    0    |    13   |
|          |   icmp_ln19_fu_1116  |    0    |    0    |    14   |
|          |  icmp_ln19_1_fu_1121 |    0    |    0    |    14   |
|          |  icmp_ln19_2_fu_1132 |    0    |    0    |    14   |
|          |  icmp_ln236_fu_1150  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|          |    func7_1_fu_579    |    0    |    0    |    7    |
|          |    res_j_8_fu_965    |    0    |    0    |    32   |
|          |    res_j_7_fu_971    |    0    |    0    |    32   |
|  select  |    res_j_6_fu_983    |    0    |    0    |    32   |
|          |    res_j_5_fu_989    |    0    |    0    |    32   |
|          |    res_j_4_fu_1000   |    0    |    0    |    32   |
|          |    res_j_3_fu_1011   |    0    |    0    |    32   |
|          |  spec_select_fu_1156 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_447      |    3    |   165   |    50   |
|----------|----------------------|---------|---------|---------|
|          |      addr_fu_829     |    0    |    0    |    39   |
|          |     res_b_fu_839     |    0    |    0    |    39   |
|    add   |      pc_2_fu_844     |    0    |    0    |    39   |
|          |     res_3_fu_1073    |    0    |    0    |    39   |
|          |      res_fu_1078     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    shl   |     imm12_fu_849     |    0    |    0    |    0    |
|          |     res_8_fu_954     |    0    |    0    |   100   |
|----------|----------------------|---------|---------|---------|
|   ashr   |     res_10_fu_944    |    0    |    0    |   100   |
|----------|----------------------|---------|---------|---------|
|   lshr   |     res_9_fu_949     |    0    |    0    |   100   |
|----------|----------------------|---------|---------|---------|
|    sub   |     res_4_fu_1068    |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln191_fu_959   |    0    |    0    |    2    |
|    xor   |   xor_ln189_fu_977   |    0    |    0    |    2    |
|          |     res_5_fu_1063    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |     res_6_fu_1058    |    0    |    0    |    32   |
|    or    |    or_ln19_fu_1126   |    0    |    0    |    2    |
|          |   or_ln19_1_fu_1137  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |   and_ln141_fu_933   |    0    |    0    |    2    |
|          |     res_7_fu_1053    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_176   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_456      |    0    |    0    |    0    |
|          |      grp_fu_465      |    0    |    0    |    0    |
|          |      tmp_fu_498      |    0    |    0    |    0    |
|          |     pc_idx_fu_514    |    0    |    0    |    0    |
|          |       rd_fu_533      |    0    |    0    |    0    |
|          |      rs1_fu_541      |    0    |    0    |    0    |
|          |      rs2_fu_549      |    0    |    0    |    0    |
|          |     func3_fu_557     |    0    |    0    |    0    |
|partselect|     func7_fu_565     |    0    |    0    |    0    |
|          |      immI_fu_595     |    0    |    0    |    0    |
|          |     tmp_1_fu_617     |    0    |    0    |    0    |
|          |     tmp_2_fu_625     |    0    |    0    |    0    |
|          |     tmp_3_fu_635     |    0    |    0    |    0    |
|          |     tmp_5_fu_657     |    0    |    0    |    0    |
|          |     tmp_s_fu_693     |    0    |    0    |    0    |
|          |     tmp_9_fu_709     |    0    |    0    |    0    |
|          |     tmp_7_fu_753     |    0    |    0    |    0    |
|          |     tmp_10_fu_794    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln47_fu_524   |    0    |    0    |    0    |
|          |   zext_ln100_fu_789  |    0    |    0    |    0    |
|          |   zext_ln101_fu_824  |    0    |    0    |    0    |
|          |   zext_ln164_fu_939  |    0    |    0    |    0    |
|   zext   |  zext_ln170_fu_1020  |    0    |    0    |    0    |
|          |  zext_ln169_fu_1027  |    0    |    0    |    0    |
|          |  zext_ln136_fu_1045  |    0    |    0    |    0    |
|          |  zext_ln135_fu_1049  |    0    |    0    |    0    |
|          |  zext_ln228_fu_1102  |    0    |    0    |    0    |
|          |  zext_ln231_fu_1112  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     opcode_fu_529    |    0    |    0    |    0    |
|          |  trunc_ln101_fu_804  |    0    |    0    |    0    |
|          |  trunc_ln105_fu_835  |    0    |    0    |    0    |
|   trunc  |    res_18_fu_1017    |    0    |    0    |    0    |
|          |    res_17_fu_1024    |    0    |    0    |    0    |
|          |    res_16_fu_1031    |    0    |    0    |    0    |
|          |    res_15_fu_1038    |    0    |    0    |    0    |
|          |  trunc_ln236_fu_1147 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     funcx_fu_587     |    0    |    0    |    0    |
|          |      immS_fu_645     |    0    |    0    |    0    |
|bitconcatenate|     imm_2_fu_675     |    0    |    0    |    0    |
|          |     imm_3_fu_717     |    0    |    0    |    0    |
|          |     imm_4_fu_761     |    0    |    0    |    0    |
|          |     or_ln_fu_808     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln66_fu_605   |    0    |    0    |    0    |
|          |   sext_ln67_fu_653   |    0    |    0    |    0    |
|   sext   |   sext_ln68_fu_689   |    0    |    0    |    0    |
|          |  sext_ln168_fu_1034  |    0    |    0    |    0    |
|          |  sext_ln167_fu_1041  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_609     |    0    |    0    |    0    |
| bitselect|     tmp_6_fu_667     |    0    |    0    |    0    |
|          |     tmp_8_fu_701     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  switch_ln78_fu_769  |    0    |    0    |    0    |
|          |  switch_ln119_fu_855 |    0    |    0    |    0    |
|          |  switch_ln185_fu_876 |    0    |    0    |    0    |
|  switch  |  switch_ln176_fu_891 |    0    |    0    |    0    |
|          |  switch_ln126_fu_900 |    0    |    0    |    0    |
|          | switch_ln166_fu_1082 |    0    |    0    |    0    |
|          | switch_ln219_fu_1095 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   165   |   1259  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      addr_reg_1292     |   32   |
|   and_ln141_reg_1334   |    1   |
|     func3_reg_1209     |    3   |
|    func7_1_reg_1221    |    7   |
|     funcx_reg_1226     |   10   |
|   icmp_ln101_reg_1261  |    1   |
|   icmp_ln154_reg_1343  |    1   |
|   icmp_ln160_reg_1347  |    1   |
|   icmp_ln42_reg_1185   |    1   |
|   icmp_ln60_reg_1217   |    1   |
|     imm12_reg_1328     |   32   |
|     imm_3_reg_1246     |   32   |
|     imm_4_reg_1251     |   32   |
|      imm_5_reg_256     |   32   |
|   mem_addr_1_reg_1351  |   10   |
|    mem_addr_reg_1189   |   10   |
|     opcode_reg_1194    |    7   |
|      pc_1_reg_1176     |   32   |
|      pc_2_reg_1315     |   32   |
|       pc_reg_1168      |   32   |
|       rd_reg_1203      |    5   |
|reg_file_addr_1_reg_1270|    5   |
|reg_file_addr_2_reg_1338|    5   |
| reg_file_addr_reg_1256 |    5   |
|reg_file_load_1_reg_1371|   32   |
|     res_10_reg_1356    |   32   |
|     res_14_reg_1461    |   32   |
|      res_2_reg_287     |   32   |
|     res_3_reg_1456     |   32   |
|     res_4_reg_1451     |   32   |
|     res_5_reg_1446     |   32   |
|     res_6_reg_1441     |   32   |
|     res_7_reg_1436     |   32   |
|     res_8_reg_1366     |   32   |
|     res_9_reg_1361     |   32   |
|     res_b_reg_1304     |   32   |
|     res_j_1_reg_362    |   32   |
|    res_j_3_reg_1401    |   32   |
|    res_j_4_reg_1396    |   32   |
|    res_j_5_reg_1391    |   32   |
|    res_j_6_reg_1386    |   32   |
|    res_j_7_reg_1381    |   32   |
|    res_j_8_reg_1376    |   32   |
|      res_reg_1466      |   32   |
|   sext_ln167_reg_1421  |   32   |
|   sext_ln168_reg_1416  |   32   |
|   sext_ln66_reg_1231   |   32   |
|   sext_ln67_reg_1236   |   32   |
|   sext_ln68_reg_1241   |   32   |
|      src1_reg_1275     |   32   |
|      src2_reg_275      |   32   |
|  trunc_ln105_reg_1299  |    2   |
|      val_reg_1471      |   32   |
|   zext_ln101_reg_1265  |   64   |
|   zext_ln135_reg_1431  |   32   |
|   zext_ln136_reg_1426  |   32   |
|   zext_ln169_reg_1411  |   32   |
|   zext_ln170_reg_1406  |   32   |
+------------------------+--------+
|          Total         |  1419  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_176 |  p2  |   3  |   3  |    9   |
| grp_access_fu_193 |  p0  |   5  |  10  |   50   ||    0    ||    25   |
| grp_access_fu_206 |  p0  |   5  |   5  |   25   ||    0    ||    25   |
| grp_access_fu_206 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  7.1871 ||    0    ||    59   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |  1259  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   59   |
|  Register |    -   |    -   |  1419  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |  1584  |  1318  |
+-----------+--------+--------+--------+--------+
