---
content_type: resource
description: 'Supporting file for a lab assignment on RISC processor design. This
  code makes the following assumptions about the Beta design: after reset, the Beta
  starts executing at location 0; illegal instructions cause a trap to location 4;
  interrupts cause a trap to location 8.'
file: /courses/6-004-computation-structures-spring-2009/be084086d55fe8c157c748d886f57f5a_lab6.uasm
file_type: text/plain
learning_resource_types:
- Tools
license: https://creativecommons.org/licenses/by-nc-sa/4.0/
ocw_type: OCWFile
parent_title: Tools
parent_type: CourseSection
parent_uid: 4a943900-de94-8e8c-5c50-0874d4a8bdcf
resourcetype: Other
title: 'Lab #6'
uid: be084086-d55f-e8c1-57c7-48d886f57f5a
---
Supporting file for a lab assignment on RISC processor design. This code makes the following assumptions about the Beta design: after reset, the Beta starts executing at location 0; illegal instructions cause a trap to location 4; interrupts cause a trap to location 8.