// Seed: 3412404070
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3
    , id_6,
    input supply0 id_4
);
  assign id_6 = -1 == id_3 - id_4;
  reg id_7;
  initial begin : LABEL_0
    id_7 <= 1;
  end
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd92
) (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri _id_4
    , id_7,
    input wor id_5
);
  localparam [1  ==  id_4 : 1] id_8 = 1 ^ ~1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
