// Seed: 1457105498
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8 = id_2, id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4
    , id_17,
    input wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    output tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15
);
  tri1 id_18;
  assign #1 id_17[1+:1'd0] = id_0;
  always_latch @(posedge id_2) begin
    $display(id_4);
  end
  tri id_19 = 1;
  module_0();
  assign id_18 = 1;
endmodule
