=============================================================================
List of generated methods in project: AWAKE3_V2_Z4_0

This text description is generated by Processor Expert. Do not modify it.
=============================================================================

Module "pin_mux"   (component PinSettings)
   - pin_mux_PINS_DRV_Init -This function configures the pins with the options provided in the provided structure
   - pin_mux_PINS_DRV_SetPullSel -This function configures the internal resistor
   - pin_mux_PINS_DRV_SetOutputBuffer -This function configures the output buffer
   - pin_mux_PINS_DRV_SetInputBuffer -This function configures the input buffer
   - pin_mux_PINS_DRV_ConfigIntFilterClock -This function configures the interrupt filter clock prescaler
   - pin_mux_PINS_DRV_SetExInt -This function configures the external interrupt
   - pin_mux_PINS_DRV_ClearPinExIntFlag -This function clears the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_GetPinExIntFlag -This function gets the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_ClearExIntFlag -This function clears the entire external interrupt status flag
   - pin_mux_PINS_DRV_GetExIntFlag -This function gets the individual pin external interrupt status flag
   - pin_mux_PINS_DRV_WritePin -This function writes the given pin from a port, with the given value ('0' represents LOW, '1' 
                represents HIGH)
   - pin_mux_PINS_DRV_WritePins -This function writes all pins configured as output with the values given in the parameter pins.
                '0' represents LOW, '1' represents HIGH
   - pin_mux_PINS_DRV_GetPinsOutput -This function returns the current output that is written to a port. Only pins that are 
                configured as output will have meaningful values
   - pin_mux_PINS_DRV_SetPins -This function configures output pins listed in parameter pins (bits that are '1') to have a 
                value of 'set' (HIGH). Pins corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_ClearPins -This function configures output pins listed in parameter pins (bits that are '1') to have a 
                'cleared' value (LOW). Pins corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_TogglePins -This function toggles output pins listed in parameter pins (bits that are '1'). Pins 
                corresponding to '0' will be unaffected
   - pin_mux_PINS_DRV_ReadPins -This function returns the current input values from a port. Only pins configured as input will 
                have meaningful values

Module "clockMan1" (component clock_manager)
   - clockMan1_CLOCK_DRV_Init -Initialize clocking modules
   - clockMan1_CLOCK_DRV_GetFreq -Return frequency.

Module "intMan1"   (component interrupt_manager)
   - intMan1_INT_SYS_InstallHandler -Installs an interrupt handler routine for a given IRQ number.
   - intMan1_INT_SYS_EnableIRQ -Enables an interrupt for a given IRQ number.
   - intMan1_INT_SYS_DisableIRQ -Disables an interrupt for a given IRQ number.
   - intMan1_INT_SYS_EnableIRQGlobal -Enables system interrupt.
   - intMan1_INT_SYS_DisableIRQGlobal -Disable system interrupt.
   - intMan1_INT_SYS_SetPriority -Set Interrupt Priority.
   - intMan1_INT_SYS_GetPriority -Get Interrupt Priority.
   - intMan1_INT_SYS_SetSoftwareIRQRequest -Set software interrupt request.
   - intMan1_INT_SYS_ClearSoftwareIRQRequest -Clear software interrupt request.
   - intMan1_INT_SYS_EnableIRQ_MC -Enables an interrupt for a given IRQ number, on the given cores.
   - intMan1_INT_SYS_GetCoresForIRQ -Gets the cores on which an interrupt for the specified IRQ number is enabled.
   - intMan1_INT_SYS_DisableIRQ_MC -Disables an interrupt for a given IRQ number, on the given cores.
   - intMan1_INT_SYS_DisableIRQ_MC_All -Disables an interrupt for a given IRQ number, on all cores.

Module "eMIOS_Pwm0" (component emios_pwm)
   - eMIOS_Pwm0_EMIOS_DRV_PWM_InitMode -Initialize PWM Mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_ForcePWMMatchLeadingEdge -Allow the software to force the output flip-flop to the level 
                corresponding to a match on leading edge. The FLAG bit is not set.
   - eMIOS_Pwm0_EMIOS_DRV_PWM_ForcePWMMatchTrailingEdge -Allow the software to force the output flip-flop to the level 
                corresponding to a match on trailing edge. The FLAG bit is not set.
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetPeriod -Get Period value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetPeriod -Set new Period value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetDutyCycle -Get Duty Cycle value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetDutyCycle -Set new Duty Cycle value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetLeadingEdgePlacement -Get Leading Edge Placement value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetLeadingEdgePlacement -Set new Leading edge placement value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetTrailingEdgePlacement -Get Trailing Edge Placement value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetTrailingEdgePlacement -Set new Trailing edge placement value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetCenterAlignDeadTime -Set new dead time value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetCenterAlignDeadTime -Get dead time value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetCenterAlignIdealDutyCycle -Set new Ideal duty cycle value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetCenterAlignIdealDutyCycle -Get Ideal duty cycle value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_SetTriggerPlacement -Set new Trigger Placement value in PWM mode
   - eMIOS_Pwm0_EMIOS_DRV_PWM_GetTriggerPlacement -Get Trigger Placement value in PWM mode

Module "eMIOS_Mc0" (component emios_mc)
   - eMIOS_Mc0_EMIOS_DRV_InitGlobal -Setup global prescaler
   - eMIOS_Mc0_EMIOS_DRV_EnableGlobalEmios -Start global eMIOS group
   - eMIOS_Mc0_EMIOS_DRV_DisableGlobalEmios -Disable global eMIOS group
   - eMIOS_Mc0_EMIOS_DRV_EnterLowPowerMode -Enter Low power mode.
   - eMIOS_Mc0_EMIOS_DRV_EscLowPowerMode -Escape low power mode to normal mode
   - eMIOS_Mc0_EMIOS_DRV_DisableOutputUpdate -Disable channel output update
   - eMIOS_Mc0_EMIOS_DRV_EnableAChOutputUpdate -Enable channel output update
   - eMIOS_Mc0_EMIOS_DRV_EnableAllChOutputUpdate -Enable all channels output update
   - eMIOS_Mc0_EMIOS_DRV_ChannelDisableClk -Disable a channel clock
   - eMIOS_Mc0_EMIOS_DRV_ChannelEnableClk -Enable a channel clock
   - eMIOS_Mc0_EMIOS_DRV_EnableAllChannelClk -Enable all channels clock
   - eMIOS_Mc0_EMIOS_DRV_ChannelSetupOutputDisable -Setup Output Disable mode. Available for channels 8, 9, 10 and 11.
   - eMIOS_Mc0_EMIOS_DRV_ChannelEnableDMARequest -Enable DMA request
   - eMIOS_Mc0_EMIOS_DRV_ChannelEnableInterruptRequest -Disable DMA request (assigned to interrupt request)
   - eMIOS_Mc0_EMIOS_DRV_ChannelDisableIsrRequest -Disallow the Unified Channel FLAG bit to generate an interrupt signal or a 
                DMA request signal.
   - eMIOS_Mc0_EMIOS_DRV_ChannelEnableIsrRequest -Allow the Unified Channel FLAG bit to generate an interrupt signal or a DMA 
                request signal
   - eMIOS_Mc0_EMIOS_DRV_ReadInputPinState -Reflects the input pin state after being filtered and synchronized.
   - eMIOS_Mc0_EMIOS_DRV_ReadOutputPinState -Reflects the output pin state
   - eMIOS_Mc0_EMIOS_DRV_DeInitChannel -Reset eMIOS channel to GPIO mode (reset default)
   - eMIOS_Mc0_EMIOS_DRV_MC_InitCounterMode -Initialize eMIOS Counter mode
   - eMIOS_Mc0_EMIOS_DRV_MC_SetCounterPeriod -Update new period value for counter mode
   - eMIOS_Mc0_EMIOS_DRV_MC_GetCounterPeriod -Read Counter period value in counter mode
   - eMIOS_Mc0_EMIOS_DRV_MC_CounterRead -Get current counter value in counter mode
   - eMIOS_Mc0_EMIOS_DRV_MC_CounterStart -Start counter, note that counter start automaticaly after initialization
   - eMIOS_Mc0_EMIOS_DRV_MC_CounterStop -Stop counter

Module "eMIOS_Pwm2" (component emios_pwm)
   - eMIOS_Pwm2_EMIOS_DRV_PWM_InitMode -Initialize PWM Mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_ForcePWMMatchLeadingEdge -Allow the software to force the output flip-flop to the level 
                corresponding to a match on leading edge. The FLAG bit is not set.
   - eMIOS_Pwm2_EMIOS_DRV_PWM_ForcePWMMatchTrailingEdge -Allow the software to force the output flip-flop to the level 
                corresponding to a match on trailing edge. The FLAG bit is not set.
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetPeriod -Get Period value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetPeriod -Set new Period value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetDutyCycle -Get Duty Cycle value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetDutyCycle -Set new Duty Cycle value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetLeadingEdgePlacement -Get Leading Edge Placement value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetLeadingEdgePlacement -Set new Leading edge placement value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetTrailingEdgePlacement -Get Trailing Edge Placement value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetTrailingEdgePlacement -Set new Trailing edge placement value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetCenterAlignDeadTime -Set new dead time value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetCenterAlignDeadTime -Get dead time value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetCenterAlignIdealDutyCycle -Set new Ideal duty cycle value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetCenterAlignIdealDutyCycle -Get Ideal duty cycle value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_SetTriggerPlacement -Set new Trigger Placement value in PWM mode
   - eMIOS_Pwm2_EMIOS_DRV_PWM_GetTriggerPlacement -Get Trigger Placement value in PWM mode

Module "eMIOS_Mc2" (component emios_mc)
   - eMIOS_Mc2_EMIOS_DRV_InitGlobal -Setup global prescaler
   - eMIOS_Mc2_EMIOS_DRV_EnableGlobalEmios -Start global eMIOS group
   - eMIOS_Mc2_EMIOS_DRV_DisableGlobalEmios -Disable global eMIOS group
   - eMIOS_Mc2_EMIOS_DRV_EnterLowPowerMode -Enter Low power mode.
   - eMIOS_Mc2_EMIOS_DRV_EscLowPowerMode -Escape low power mode to normal mode
   - eMIOS_Mc2_EMIOS_DRV_DisableOutputUpdate -Disable channel output update
   - eMIOS_Mc2_EMIOS_DRV_EnableAChOutputUpdate -Enable channel output update
   - eMIOS_Mc2_EMIOS_DRV_EnableAllChOutputUpdate -Enable all channels output update
   - eMIOS_Mc2_EMIOS_DRV_ChannelDisableClk -Disable a channel clock
   - eMIOS_Mc2_EMIOS_DRV_ChannelEnableClk -Enable a channel clock
   - eMIOS_Mc2_EMIOS_DRV_EnableAllChannelClk -Enable all channels clock
   - eMIOS_Mc2_EMIOS_DRV_ChannelSetupOutputDisable -Setup Output Disable mode. Available for channels 8, 9, 10 and 11.
   - eMIOS_Mc2_EMIOS_DRV_ChannelEnableDMARequest -Enable DMA request
   - eMIOS_Mc2_EMIOS_DRV_ChannelEnableInterruptRequest -Disable DMA request (assigned to interrupt request)
   - eMIOS_Mc2_EMIOS_DRV_ChannelDisableIsrRequest -Disallow the Unified Channel FLAG bit to generate an interrupt signal or a 
                DMA request signal.
   - eMIOS_Mc2_EMIOS_DRV_ChannelEnableIsrRequest -Allow the Unified Channel FLAG bit to generate an interrupt signal or a DMA 
                request signal
   - eMIOS_Mc2_EMIOS_DRV_ReadInputPinState -Reflects the input pin state after being filtered and synchronized.
   - eMIOS_Mc2_EMIOS_DRV_ReadOutputPinState -Reflects the output pin state
   - eMIOS_Mc2_EMIOS_DRV_DeInitChannel -Reset eMIOS channel to GPIO mode (reset default)
   - eMIOS_Mc2_EMIOS_DRV_MC_InitCounterMode -Initialize eMIOS Counter mode
   - eMIOS_Mc2_EMIOS_DRV_MC_SetCounterPeriod -Update new period value for counter mode
   - eMIOS_Mc2_EMIOS_DRV_MC_GetCounterPeriod -Read Counter period value in counter mode
   - eMIOS_Mc2_EMIOS_DRV_MC_CounterRead -Get current counter value in counter mode
   - eMIOS_Mc2_EMIOS_DRV_MC_CounterStart -Start counter, note that counter start automaticaly after initialization
   - eMIOS_Mc2_EMIOS_DRV_MC_CounterStop -Stop counter

Module "linflexd_uart1" (component linflexd_uart)
   - linflexd_uart1_LINFLEXD_UART_DRV_SetBaudRate -Sets the baudrate for UART communication.
   - linflexd_uart1_LINFLEXD_UART_DRV_GetBaudRate -Retrieves the baudrate of UART communication.
   - linflexd_uart1_LINFLEXD_UART_DRV_Init -Initializes an UART operation instance.
   - linflexd_uart1_LINFLEXD_UART_DRV_Deinit -Shuts down the UART by disabling interrupts and transmitter/receiver.
   - linflexd_uart1_LINFLEXD_UART_DRV_InstallRxCallback -Installs callback function for the UART receive.
   - linflexd_uart1_LINFLEXD_UART_DRV_InstallTxCallback -Installs callback function for the UART transmit.
   - linflexd_uart1_LINFLEXD_UART_DRV_InstallErrorCallback -Installs callback function for the UART error cases.
   - linflexd_uart1_LINFLEXD_UART_DRV_SendDataBlocking -Sends data out through the UART module using a blocking method.
   - linflexd_uart1_LINFLEXD_UART_DRV_SendData -Sends data out through the UART module using a non-blocking method. This 
                enables an a-sync method for transmitting data. When used with a non-blocking receive, the UART can perform a 
                full duplex operation. Non-blocking means that the function returns immediately. The application has to get the 
                transmit status to know when the transmit is complete.
   - linflexd_uart1_LINFLEXD_UART_DRV_GetTransmitStatus -Returns whether the previous transmit is complete.
   - linflexd_uart1_LINFLEXD_UART_DRV_AbortSendingData -Terminates a non-blocking transmission early.
   - linflexd_uart1_LINFLEXD_UART_DRV_ReceiveDataBlocking -Gets data from the UART module by using a blocking method. Blocking 
                means that the function does not return until the receive is complete.
   - linflexd_uart1_LINFLEXD_UART_DRV_ReceiveData -Gets data from the UART module by using a non-blocking method. This enables 
                an a-sync method for receiving data. When used with a non-blocking transmission, the UART can perform a full 
                duplex operation. Non-blocking means that the function returns immediately. The application has to get the 
                receive status to know when the receive is complete.
   - linflexd_uart1_LINFLEXD_UART_DRV_GetReceiveStatus -Returns whether the previous receive is complete.
   - linflexd_uart1_LINFLEXD_UART_DRV_AbortReceivingData -Terminates a non-blocking receive early.
   - linflexd_uart1_LINFLEXD_UART_DRV_SetTxBuffer -Updates the internal reference to the tx buffer.
   - linflexd_uart1_LINFLEXD_UART_DRV_SetRxBuffer -Updates the internal reference to rx buffer.

Module "dmaController1" (component edma)
   - dmaController1_EDMA_DRV_Init -Initializes the eDMA module.
   - dmaController1_EDMA_DRV_Deinit -Shuts down the eDMA module.
   - dmaController1_EDMA_DRV_ChannelInit -Initializes a eDMA virtualChannel.
   - dmaController1_EDMA_DRV_ReleaseChannel -Releases an eDMA virtualChannel.
   - dmaController1_EDMA_DRV_StartChannel -Starts an eDMA virtualChannel.
   - dmaController1_EDMA_DRV_StopChannel -Stops the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_InstallCallback -Registers the callback function and the parameter for eDMA virtualChannel.
   - dmaController1_EDMA_DRV_GetChannelStatus -Gets the eDMA virtualChannel status.
   - dmaController1_EDMA_DRV_PushConfigToReg -Copies the virtualChannel configuration to the TCD registers.
   - dmaController1_EDMA_DRV_PushConfigToSTCD -Copies the virtualChannel configuration to the software TCD structure.
   - dmaController1_EDMA_DRV_ConfigSingleBlockTransfer -Configures a simple single block data transfer with DMA. This function 
                configures the descriptor for a single block transfer.
   - dmaController1_EDMA_DRV_ConfigLoopTransfer -Configures the DMA transfer in loop mode.
   - dmaController1_EDMA_DRV_ConfigScatterGatherTransfer -Configures the DMA transfer in a scatter-gather mode.
   - dmaController1_EDMA_DRV_ConfigMultiBlockTransfer -Configures a multiple block data transfer with DMA. This function 
                configures the descriptor for a multi block transfer.
   - dmaController1_EDMA_DRV_CancelTransfer -Cancels the remaining data transfer.
   - dmaController1_EDMA_DRV_SetChannelRequestAndTrigger -Configures the DMA request and periodic trigger for the eDMA channel.
   - dmaController1_EDMA_DRV_ClearTCD -Clears all registers to 0 for the virtualChannel's TCD.
   - dmaController1_EDMA_DRV_SetSrcAddr -Configures the source address for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetSrcOffset -Configures the source address signed offset for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetSrcReadChunkSize -Configures the source data chunk size (transferred in a read sequence).
   - dmaController1_EDMA_DRV_SetDestAddr -Configures the destination address for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetDestOffset -Configures the destination address signed offset for the eDMA virtualChannel.
   - dmaController1_EDMA_DRV_SetDestWriteChunkSize -Configures the destination data chunk size (transferred in a write sequence)
                .
   - dmaController1_EDMA_DRV_SetMinorLoopBlockSize -Configures the number of bytes to be transferred in each service request of 
                the virtualChannel.
   - dmaController1_EDMA_DRV_SetMajorLoopIterationCount -Configures the number of major loop iterations.
   - dmaController1_EDMA_DRV_GetRemainingMajorIterationsCount -Returns the remaining major loop iteration count.
   - dmaController1_EDMA_DRV_SetScatterGatherLink -Configures the memory address of the next TCD, in scatter/gather mode.
   - dmaController1_EDMA_DRV_DisableRequestsOnTransferComplete -Disables/Enables the DMA request after the major loop completes 
                for the TCD.
   - dmaController1_EDMA_DRV_SetSrcLastAddrAdjustment -Configures the source address last adjustment.
   - dmaController1_EDMA_DRV_SetDestLastAddrAdjustment -Configures the destination address last adjustment.
   - dmaController1_EDMA_DRV_ConfigureInterrupt -Disables/Enables the virtualChannel interrupt requests.
   - dmaController1_EDMA_DRV_TriggerSwRequest -Triggers a sw request for the current virtualChannel.

Module "osif1"     (component osif)
   - osif1_OSIF_TimeDelay -Delays execution for a number of milliseconds.
   - osif1_OSIF_MutexLock -Waits for a mutex and locks it.
   - osif1_OSIF_MutexUnlock -Unlocks a previously locked mutex.
   - osif1_OSIF_MutexCreate -Create an unlocked mutex.
   - osif1_OSIF_MutexDestroy -Destroys a previously created mutex.
   - osif1_OSIF_SemaWait -Decrement a semaphore with timeout.
   - osif1_OSIF_SemaPost -Increment a semaphore.
   - osif1_OSIF_SemaCreate -Creates a semaphore with a given value.
   - osif1_OSIF_SemaDestroy -Destroys a previously created semaphore.
   - osif1_OSIF_GetMilliseconds -Returns the number of miliseconds elapsed since starting the internal timer or starting the 
                scheduler.

Module "Cpu"       (component MPC5748G_324)
   - Cpu_SystemInit -This method configures the oscillator (PLL) that is part of the microcontroller device. SystemInit is 
                called from startup_device file.
   - Cpu_SystemCoreClockUpdate -SystemCoreClockUpdate evaluates the clock register settings and calculates the current core 
                clock.
   - Cpu_SystemSoftwareReset -This method initiates a software rest of the microcontroller.

===================================================================================
