// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module CaptureChain(
  input  clock,
         reset,
         io_chainIn_shift,
         io_chainIn_data,
         io_chainIn_capture,
         io_chainIn_update,
  output io_chainOut_data
);

  reg regs_0;	// @[JtagShifter.scala:101:39]
  reg regs_1;	// @[JtagShifter.scala:101:39]
  reg regs_2;	// @[JtagShifter.scala:101:39]
  reg regs_3;	// @[JtagShifter.scala:101:39]
  reg regs_4;	// @[JtagShifter.scala:101:39]
  reg regs_5;	// @[JtagShifter.scala:101:39]
  reg regs_6;	// @[JtagShifter.scala:101:39]
  reg regs_7;	// @[JtagShifter.scala:101:39]
  reg regs_8;	// @[JtagShifter.scala:101:39]
  reg regs_9;	// @[JtagShifter.scala:101:39]
  reg regs_10;	// @[JtagShifter.scala:101:39]
  reg regs_11;	// @[JtagShifter.scala:101:39]
  reg regs_12;	// @[JtagShifter.scala:101:39]
  reg regs_13;	// @[JtagShifter.scala:101:39]
  reg regs_14;	// @[JtagShifter.scala:101:39]
  reg regs_15;	// @[JtagShifter.scala:101:39]
  reg regs_16;	// @[JtagShifter.scala:101:39]
  reg regs_17;	// @[JtagShifter.scala:101:39]
  reg regs_18;	// @[JtagShifter.scala:101:39]
  reg regs_19;	// @[JtagShifter.scala:101:39]
  reg regs_20;	// @[JtagShifter.scala:101:39]
  reg regs_21;	// @[JtagShifter.scala:101:39]
  reg regs_22;	// @[JtagShifter.scala:101:39]
  reg regs_23;	// @[JtagShifter.scala:101:39]
  reg regs_24;	// @[JtagShifter.scala:101:39]
  reg regs_25;	// @[JtagShifter.scala:101:39]
  reg regs_26;	// @[JtagShifter.scala:101:39]
  reg regs_27;	// @[JtagShifter.scala:101:39]
  reg regs_28;	// @[JtagShifter.scala:101:39]
  reg regs_29;	// @[JtagShifter.scala:101:39]
  reg regs_30;	// @[JtagShifter.scala:101:39]
  reg regs_31;	// @[JtagShifter.scala:101:39]
  always @(posedge clock) begin
    if (io_chainIn_capture) begin
      regs_0 <= 1'h1;	// @[JtagShifter.scala:101:39]
      regs_1 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_2 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_3 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_4 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_5 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_6 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_7 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_8 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_9 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_10 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_11 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_12 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_13 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_14 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_15 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_16 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_17 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_18 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_19 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_20 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_21 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_22 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_23 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_24 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_25 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_26 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_27 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_28 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_29 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_30 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
      regs_31 <= 1'h0;	// @[JtagShifter.scala:101:39, :108:60]
    end
    else if (io_chainIn_shift) begin
      regs_0 <= regs_1;	// @[JtagShifter.scala:101:39]
      regs_1 <= regs_2;	// @[JtagShifter.scala:101:39]
      regs_2 <= regs_3;	// @[JtagShifter.scala:101:39]
      regs_3 <= regs_4;	// @[JtagShifter.scala:101:39]
      regs_4 <= regs_5;	// @[JtagShifter.scala:101:39]
      regs_5 <= regs_6;	// @[JtagShifter.scala:101:39]
      regs_6 <= regs_7;	// @[JtagShifter.scala:101:39]
      regs_7 <= regs_8;	// @[JtagShifter.scala:101:39]
      regs_8 <= regs_9;	// @[JtagShifter.scala:101:39]
      regs_9 <= regs_10;	// @[JtagShifter.scala:101:39]
      regs_10 <= regs_11;	// @[JtagShifter.scala:101:39]
      regs_11 <= regs_12;	// @[JtagShifter.scala:101:39]
      regs_12 <= regs_13;	// @[JtagShifter.scala:101:39]
      regs_13 <= regs_14;	// @[JtagShifter.scala:101:39]
      regs_14 <= regs_15;	// @[JtagShifter.scala:101:39]
      regs_15 <= regs_16;	// @[JtagShifter.scala:101:39]
      regs_16 <= regs_17;	// @[JtagShifter.scala:101:39]
      regs_17 <= regs_18;	// @[JtagShifter.scala:101:39]
      regs_18 <= regs_19;	// @[JtagShifter.scala:101:39]
      regs_19 <= regs_20;	// @[JtagShifter.scala:101:39]
      regs_20 <= regs_21;	// @[JtagShifter.scala:101:39]
      regs_21 <= regs_22;	// @[JtagShifter.scala:101:39]
      regs_22 <= regs_23;	// @[JtagShifter.scala:101:39]
      regs_23 <= regs_24;	// @[JtagShifter.scala:101:39]
      regs_24 <= regs_25;	// @[JtagShifter.scala:101:39]
      regs_25 <= regs_26;	// @[JtagShifter.scala:101:39]
      regs_26 <= regs_27;	// @[JtagShifter.scala:101:39]
      regs_27 <= regs_28;	// @[JtagShifter.scala:101:39]
      regs_28 <= regs_29;	// @[JtagShifter.scala:101:39]
      regs_29 <= regs_30;	// @[JtagShifter.scala:101:39]
      regs_30 <= regs_31;	// @[JtagShifter.scala:101:39]
      regs_31 <= io_chainIn_data;	// @[JtagShifter.scala:101:39]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[JtagShifter.scala:117:9]
      if (~reset & ~(~(io_chainIn_capture & io_chainIn_update) & ~(io_chainIn_capture & io_chainIn_shift) & ~(io_chainIn_update & io_chainIn_shift))) begin	// @[JtagShifter.scala:117:{9,10,31}, :118:{10,31}, :119:{7,10,30}]
        if (`ASSERT_VERBOSE_COND_)	// @[JtagShifter.scala:117:9]
          $error("Assertion failed\n    at JtagShifter.scala:117 assert(!(io.chainIn.capture && io.chainIn.update)\n");	// @[JtagShifter.scala:117:9]
        if (`STOP_COND_)	// @[JtagShifter.scala:117:9]
          $fatal;	// @[JtagShifter.scala:117:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        regs_0 = _RANDOM_0[0];	// @[JtagShifter.scala:101:39]
        regs_1 = _RANDOM_0[1];	// @[JtagShifter.scala:101:39]
        regs_2 = _RANDOM_0[2];	// @[JtagShifter.scala:101:39]
        regs_3 = _RANDOM_0[3];	// @[JtagShifter.scala:101:39]
        regs_4 = _RANDOM_0[4];	// @[JtagShifter.scala:101:39]
        regs_5 = _RANDOM_0[5];	// @[JtagShifter.scala:101:39]
        regs_6 = _RANDOM_0[6];	// @[JtagShifter.scala:101:39]
        regs_7 = _RANDOM_0[7];	// @[JtagShifter.scala:101:39]
        regs_8 = _RANDOM_0[8];	// @[JtagShifter.scala:101:39]
        regs_9 = _RANDOM_0[9];	// @[JtagShifter.scala:101:39]
        regs_10 = _RANDOM_0[10];	// @[JtagShifter.scala:101:39]
        regs_11 = _RANDOM_0[11];	// @[JtagShifter.scala:101:39]
        regs_12 = _RANDOM_0[12];	// @[JtagShifter.scala:101:39]
        regs_13 = _RANDOM_0[13];	// @[JtagShifter.scala:101:39]
        regs_14 = _RANDOM_0[14];	// @[JtagShifter.scala:101:39]
        regs_15 = _RANDOM_0[15];	// @[JtagShifter.scala:101:39]
        regs_16 = _RANDOM_0[16];	// @[JtagShifter.scala:101:39]
        regs_17 = _RANDOM_0[17];	// @[JtagShifter.scala:101:39]
        regs_18 = _RANDOM_0[18];	// @[JtagShifter.scala:101:39]
        regs_19 = _RANDOM_0[19];	// @[JtagShifter.scala:101:39]
        regs_20 = _RANDOM_0[20];	// @[JtagShifter.scala:101:39]
        regs_21 = _RANDOM_0[21];	// @[JtagShifter.scala:101:39]
        regs_22 = _RANDOM_0[22];	// @[JtagShifter.scala:101:39]
        regs_23 = _RANDOM_0[23];	// @[JtagShifter.scala:101:39]
        regs_24 = _RANDOM_0[24];	// @[JtagShifter.scala:101:39]
        regs_25 = _RANDOM_0[25];	// @[JtagShifter.scala:101:39]
        regs_26 = _RANDOM_0[26];	// @[JtagShifter.scala:101:39]
        regs_27 = _RANDOM_0[27];	// @[JtagShifter.scala:101:39]
        regs_28 = _RANDOM_0[28];	// @[JtagShifter.scala:101:39]
        regs_29 = _RANDOM_0[29];	// @[JtagShifter.scala:101:39]
        regs_30 = _RANDOM_0[30];	// @[JtagShifter.scala:101:39]
        regs_31 = _RANDOM_0[31];	// @[JtagShifter.scala:101:39]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_chainOut_data = regs_0;	// @[JtagShifter.scala:101:39]
endmodule

