// Seed: 2256059701
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9
);
  logic [7:0][1] id_11;
  assign module_1.type_1 = 0;
  assign id_11 = id_2;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5
    , id_7
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0,
      id_4
  );
endmodule
