12:13:20 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
12:13:22 INFO  : XSDB server has started successfully.
12:13:23 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper.hdf.
12:14:24 INFO  : Saving repository preferences.
12:14:24 INFO  : Reading in cores from local repositories: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
12:14:24 INFO  : Cleaning BSP projects in the workspace.
12:14:28 INFO  : Saving repository preferences.
12:15:52 INFO  : Refreshed build settings on project ucos_dma
12:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
12:37:51 INFO  : 'fpga -state' command is executed.
12:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:02 WARN  : SDK version '2015.4' doesn't match hw_server version '2017.1'. Some debug features may not work.
12:38:09 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:38:09 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:38:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:38:10 INFO  : 'stop' command is executed.
12:38:10 ERROR : Memory read error at 0xF8000008. Cannot read write-only register
12:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
stop
ps7_init
----------------End of Script----------------

12:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:37 WARN  : SDK version '2015.4' doesn't match hw_server version '2017.1'. Some debug features may not work.
12:38:45 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:38:46 INFO  : System reset is completed.
12:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
12:38:52 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:38:52 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:38:53 ERROR : Memory read error at 0xF8000008. Cannot read write-only register
12:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
----------------End of Script----------------

12:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:19 WARN  : SDK version '2015.4' doesn't match hw_server version '2017.1'. Some debug features may not work.
12:39:21 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:39:22 INFO  : System reset is completed.
12:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
12:39:28 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:39:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
12:39:28 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:39:28 ERROR : Memory read error at 0xF8000008. Cannot read write-only register
12:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
----------------End of Script----------------

13:06:40 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:06:42 INFO  : XSDB server has started successfully.
13:06:43 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
13:06:44 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper.hdf.
13:06:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:54 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:08:54 INFO  : System reset is completed.
13:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:09:00 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:09:01 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:09:01 INFO  : 'ps7_init' command is executed.
13:09:01 INFO  : 'ps7_post_config' command is executed.
13:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:02 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_dma/Debug/ucos_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_dma/Debug/ucos_dma.elf
----------------End of Script----------------

13:09:02 INFO  : Memory regions updated for context APU
13:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:02 INFO  : 'con' command is executed.
13:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:09:18 INFO  : Disconnected from the channel tcfchan#1.
15:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:51 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
15:29:51 INFO  : System reset is completed.
15:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
15:29:57 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
15:29:58 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:58 INFO  : 'ps7_init' command is executed.
15:29:59 INFO  : 'ps7_post_config' command is executed.
15:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:59 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_dma/Debug/ucos_dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_dma/Debug/ucos_dma.elf
----------------End of Script----------------

15:29:59 INFO  : Memory regions updated for context APU
15:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:00 INFO  : 'con' command is executed.
15:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

15:30:05 INFO  : Disconnected from the channel tcfchan#2.
08:41:47 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:41:49 INFO  : XSDB server has started successfully.
08:41:49 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
15:35:07 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:35:09 INFO  : XSDB server has started successfully.
15:35:09 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
15:35:10 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper.hdf.
15:35:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:43:31 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:43:33 INFO  : XSDB server has started successfully.
13:43:33 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
14:19:06 INFO  : Refreshed build settings on project ucos_dma
14:29:25 INFO  : Refreshed build settings on project ucos_dma
