#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12980f1a0 .scope module, "tb_to_upper" "tb_to_upper" 2 7;
 .timescale -9 -12;
v0x1298283b0_0 .net "result_char", 7 0, L_0x12982b030;  1 drivers
v0x129828470_0 .var "test_char", 7 0;
L_0x12982a710 .part v0x129828470_0, 0, 1;
L_0x12982a8d0 .part v0x129828470_0, 1, 1;
L_0x12982a9f0 .part v0x129828470_0, 2, 1;
L_0x12982ab10 .part v0x129828470_0, 3, 1;
L_0x12982ac30 .part v0x129828470_0, 4, 1;
L_0x12982ad50 .part v0x129828470_0, 5, 1;
L_0x12982adf0 .part v0x129828470_0, 6, 1;
L_0x12982ae90 .part v0x129828470_0, 7, 1;
LS_0x12982b030_0_0 .concat8 [ 1 1 1 1], L_0x12982a0a0, L_0x129829ca0, L_0x12982a110, L_0x12982a180;
LS_0x12982b030_0_4 .concat8 [ 1 1 1 1], L_0x12982a330, L_0x12982a6a0, L_0x129829f60, L_0x12982a470;
L_0x12982b030 .concat8 [ 4 4 0 0], LS_0x12982b030_0_0, LS_0x12982b030_0_4;
S_0x12980e600 .scope module, "dut" "to_upper" 2 13, 3 17 0, S_0x12980f1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "a4";
    .port_info 5 /INPUT 1 "a5";
    .port_info 6 /INPUT 1 "a6";
    .port_info 7 /INPUT 1 "a7";
    .port_info 8 /OUTPUT 1 "a0_out";
    .port_info 9 /OUTPUT 1 "a1_out";
    .port_info 10 /OUTPUT 1 "a2_out";
    .port_info 11 /OUTPUT 1 "a3_out";
    .port_info 12 /OUTPUT 1 "a4_out";
    .port_info 13 /OUTPUT 1 "a5_out";
    .port_info 14 /OUTPUT 1 "a6_out";
    .port_info 15 /OUTPUT 1 "a7_out";
L_0x129818460/d .functor NOT 1, L_0x12982ac30, C4<0>, C4<0>, C4<0>;
L_0x129818460 .delay 1 (5000,5000,5000) L_0x129818460/d;
L_0x1298285a0/d .functor OR 1, L_0x12982a710, L_0x12982a8d0, C4<0>, C4<0>;
L_0x1298285a0 .delay 1 (10000,10000,10000) L_0x1298285a0/d;
L_0x129828720/d .functor OR 1, L_0x1298285a0, L_0x12982a9f0, C4<0>, C4<0>;
L_0x129828720 .delay 1 (10000,10000,10000) L_0x129828720/d;
L_0x1298288a0/d .functor OR 1, L_0x1298288a0, L_0x12982ab10, C4<0>, C4<0>;
L_0x1298288a0 .delay 1 (10000,10000,10000) L_0x1298288a0/d;
L_0x129828a20/d .functor AND 1, L_0x129818460, L_0x1298288a0, C4<1>, C4<1>;
L_0x129828a20 .delay 1 (10000,10000,10000) L_0x129828a20/d;
L_0x129828ba0/d .functor NOT 1, L_0x12982a710, C4<0>, C4<0>, C4<0>;
L_0x129828ba0 .delay 1 (5000,5000,5000) L_0x129828ba0/d;
L_0x129828ce0/d .functor NOT 1, L_0x12982a8d0, C4<0>, C4<0>, C4<0>;
L_0x129828ce0 .delay 1 (5000,5000,5000) L_0x129828ce0/d;
L_0x129828e60/d .functor NOT 1, L_0x12982a9f0, C4<0>, C4<0>, C4<0>;
L_0x129828e60 .delay 1 (5000,5000,5000) L_0x129828e60/d;
L_0x129828fa0/d .functor NOT 1, L_0x12982ab10, C4<0>, C4<0>, C4<0>;
L_0x129828fa0 .delay 1 (5000,5000,5000) L_0x129828fa0/d;
L_0x129829130/d .functor OR 1, L_0x129828ce0, L_0x129828ba0, C4<0>, C4<0>;
L_0x129829130 .delay 1 (10000,10000,10000) L_0x129829130/d;
L_0x129829260/d .functor AND 1, L_0x129828e60, L_0x129829130, C4<1>, C4<1>;
L_0x129829260 .delay 1 (10000,10000,10000) L_0x129829260/d;
L_0x129829440/d .functor AND 1, L_0x129829260, L_0x12982ab10, C4<1>, C4<1>;
L_0x129829440 .delay 1 (10000,10000,10000) L_0x129829440/d;
L_0x129829560/d .functor OR 1, L_0x129828fa0, L_0x129829440, C4<0>, C4<0>;
L_0x129829560 .delay 1 (10000,10000,10000) L_0x129829560/d;
L_0x129829750/d .functor AND 1, L_0x12982ac30, L_0x129829560, C4<1>, C4<1>;
L_0x129829750 .delay 1 (10000,10000,10000) L_0x129829750/d;
L_0x1298298a0/d .functor NOT 1, L_0x12982ae90, C4<0>, C4<0>, C4<0>;
L_0x1298298a0 .delay 1 (5000,5000,5000) L_0x1298298a0/d;
L_0x1298296e0/d .functor AND 1, L_0x12982ad50, L_0x12982adf0, C4<1>, C4<1>;
L_0x1298296e0 .delay 1 (10000,10000,10000) L_0x1298296e0/d;
L_0x129829ac0/d .functor AND 1, L_0x1298298a0, L_0x1298296e0, C4<1>, C4<1>;
L_0x129829ac0 .delay 1 (10000,10000,10000) L_0x129829ac0/d;
L_0x129829d30/d .functor OR 1, L_0x129828a20, L_0x129829750, C4<0>, C4<0>;
L_0x129829d30 .delay 1 (10000,10000,10000) L_0x129829d30/d;
L_0x129829e20/d .functor AND 1, L_0x129829d30, L_0x129829ac0, C4<1>, C4<1>;
L_0x129829e20 .delay 1 (10000,10000,10000) L_0x129829e20/d;
L_0x12982a0a0 .functor BUFZ 1, L_0x12982a710, C4<0>, C4<0>, C4<0>;
L_0x129829ca0 .functor BUFZ 1, L_0x12982a8d0, C4<0>, C4<0>, C4<0>;
L_0x12982a110 .functor BUFZ 1, L_0x12982a9f0, C4<0>, C4<0>, C4<0>;
L_0x12982a180 .functor BUFZ 1, L_0x12982ab10, C4<0>, C4<0>, C4<0>;
L_0x12982a330 .functor BUFZ 1, L_0x12982ac30, C4<0>, C4<0>, C4<0>;
L_0x129829f60 .functor BUFZ 1, L_0x12982adf0, C4<0>, C4<0>, C4<0>;
L_0x12982a470 .functor BUFZ 1, L_0x12982ae90, C4<0>, C4<0>, C4<0>;
L_0x12982a2b0/d .functor NOT 1, L_0x129829e20, C4<0>, C4<0>, C4<0>;
L_0x12982a2b0 .delay 1 (5000,5000,5000) L_0x12982a2b0/d;
L_0x12982a6a0/d .functor AND 1, L_0x12982ad50, L_0x12982a2b0, C4<1>, C4<1>;
L_0x12982a6a0 .delay 1 (10000,10000,10000) L_0x12982a6a0/d;
v0x12980d8a0_0 .net "a0", 0 0, L_0x12982a710;  1 drivers
v0x129826a80_0 .net "a0_out", 0 0, L_0x12982a0a0;  1 drivers
v0x129826b20_0 .net "a1", 0 0, L_0x12982a8d0;  1 drivers
v0x129826bb0_0 .net "a1_out", 0 0, L_0x129829ca0;  1 drivers
v0x129826c50_0 .net "a2", 0 0, L_0x12982a9f0;  1 drivers
v0x129826d30_0 .net "a2_out", 0 0, L_0x12982a110;  1 drivers
v0x129826dd0_0 .net "a3", 0 0, L_0x12982ab10;  1 drivers
v0x129826e70_0 .net "a3_out", 0 0, L_0x12982a180;  1 drivers
v0x129826f10_0 .net "a4", 0 0, L_0x12982ac30;  1 drivers
v0x129827020_0 .net "a4_out", 0 0, L_0x12982a330;  1 drivers
v0x1298270b0_0 .net "a5", 0 0, L_0x12982ad50;  1 drivers
v0x129827150_0 .net "a5_out", 0 0, L_0x12982a6a0;  1 drivers
v0x1298271f0_0 .net "a6", 0 0, L_0x12982adf0;  1 drivers
v0x129827290_0 .net "a6_out", 0 0, L_0x129829f60;  1 drivers
v0x129827330_0 .net "a7", 0 0, L_0x12982ae90;  1 drivers
v0x1298273d0_0 .net "a7_out", 0 0, L_0x12982a470;  1 drivers
v0x129827470_0 .net "f1", 0 0, L_0x129828a20;  1 drivers
v0x129827600_0 .net "f1_or_f2", 0 0, L_0x129829d30;  1 drivers
v0x129827690_0 .net "f1_w_a4_not", 0 0, L_0x129818460;  1 drivers
v0x129827720_0 .net "f1_w_or_gate_1", 0 0, L_0x1298285a0;  1 drivers
v0x1298277b0_0 .net "f1_w_or_gate_2", 0 0, L_0x129828720;  1 drivers
v0x129827850_0 .net "f1_w_or_gate_3", 0 0, L_0x1298288a0;  1 drivers
v0x1298278f0_0 .net "f2", 0 0, L_0x129829750;  1 drivers
v0x129827990_0 .net "f2_logic_result", 0 0, L_0x129829560;  1 drivers
v0x129827a30_0 .net "f2_w_a0_not", 0 0, L_0x129828ba0;  1 drivers
v0x129827ad0_0 .net "f2_w_a1_not", 0 0, L_0x129828ce0;  1 drivers
v0x129827b70_0 .net "f2_w_a2_not", 0 0, L_0x129828e60;  1 drivers
v0x129827c10_0 .net "f2_w_a3_not", 0 0, L_0x129828fa0;  1 drivers
v0x129827cb0_0 .net "f2_w_and_gate_2", 0 0, L_0x129829260;  1 drivers
v0x129827d50_0 .net "f2_w_and_gate_3", 0 0, L_0x129829440;  1 drivers
v0x129827df0_0 .net "f2_w_or_gate_2", 0 0, L_0x129829130;  1 drivers
v0x129827e90_0 .net "f3", 0 0, L_0x129829ac0;  1 drivers
v0x129827f30_0 .net "is_lowercase", 0 0, L_0x129829e20;  1 drivers
v0x129827510_0 .net "is_lowercase_not", 0 0, L_0x12982a2b0;  1 drivers
v0x1298281c0_0 .net "w_a7_not", 0 0, L_0x1298298a0;  1 drivers
v0x129828250_0 .net "w_f3_and", 0 0, L_0x1298296e0;  1 drivers
    .scope S_0x12980f1a0;
T_0 ;
    %vpi_call 2 25 "$dumpfile", "to_upper_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12980f1a0 {0 0 0};
    %vpi_call 2 29 "$display", "Starting to_upper testbench..." {0 0 0};
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 34 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 39 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 183, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 44 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 124, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 54 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 59 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 235, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 64 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 97, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 74 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 122, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 79 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 71, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 84 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 109, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 89 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 94 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 99 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 207, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 104 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 109 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 123, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 114 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 148, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 119 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x129828470_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 124 "$display", "Input: %s (%d), Output: %s (%d)", v0x129828470_0, v0x129828470_0, v0x1298283b0_0, v0x1298283b0_0 {0 0 0};
    %vpi_call 2 126 "$display", "Test finished." {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_to_upper.v";
    "to_upper.v";
