<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki-NG: SCB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group__arch.html">Hardware support</a> &raquo; <a class="el" href="group__cpu.html">CPUs</a> &raquo; <a class="el" href="group__arm.html">Support for Arm CPUs</a> &raquo; <a class="el" href="group__cmsis.html">CMSIS (Cortex Microcontroller Software Interface Standard)</a> &raquo; <a class="el" href="group__CMSIS__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="structSCB__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0_8h_source.html">arch/cpu/arm/cortex-m/CMSIS/core_cm0.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a21e08d546d8b641bee298a459ea73e46"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46">CPUID</a></td></tr>
<tr class="separator:a21e08d546d8b641bee298a459ea73e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a></td></tr>
<tr class="separator:a0ca18ef984d132c6bf4d9b61cd00f05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e5b8934c647eb1b7383c1894f01380"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380">AIRCR</a></td></tr>
<tr class="separator:ad3e5b8934c647eb1b7383c1894f01380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4840c6fa4d1ee75544f4032c88ec34"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a3a4840c6fa4d1ee75544f4032c88ec34">SCR</a></td></tr>
<tr class="separator:a3a4840c6fa4d1ee75544f4032c88ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6653b0b70faac936046a02809b577f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a2d6653b0b70faac936046a02809b577f">CCR</a></td></tr>
<tr class="separator:a2d6653b0b70faac936046a02809b577f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c40d124f95a3f7f431a3d5409d6ad28"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a5c40d124f95a3f7f431a3d5409d6ad28">SHP</a> [2U]</td></tr>
<tr class="separator:a5c40d124f95a3f7f431a3d5409d6ad28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5ae9741a99808043394c4743b635c4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a7b5ae9741a99808043394c4743b635c4">SHCSR</a></td></tr>
<tr class="separator:a7b5ae9741a99808043394c4743b635c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a187a4578e920544ed967f98020fb8170">VTOR</a></td></tr>
<tr class="separator:a187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a9b05f74580fc93daa7fe2f0e1c9c5663">SHP</a> [12U]</td></tr>
<tr class="separator:a9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a0cda9e061b42373383418663092ad19a">CFSR</a></td></tr>
<tr class="separator:a0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a14ad254659362b9752c69afe3fd80934">HFSR</a></td></tr>
<tr class="separator:a14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a191579bde0d21ff51d30a714fd887033">DFSR</a></td></tr>
<tr class="separator:a191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a></td></tr>
<tr class="separator:a2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a3f8e7e58be4e41c88dfa78f54589271c">BFAR</a></td></tr>
<tr class="separator:a3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ab65372404ce64b0f0b35e2709429404e">AFSR</a></td></tr>
<tr class="separator:ab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40745bb0af880c45827a653222d54117"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a40745bb0af880c45827a653222d54117">PFR</a> [2U]</td></tr>
<tr class="separator:a40745bb0af880c45827a653222d54117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dd6fe77aab17e7ea89a52c59da6004"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a85dd6fe77aab17e7ea89a52c59da6004">DFR</a></td></tr>
<tr class="separator:a85dd6fe77aab17e7ea89a52c59da6004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af084e1b2dad004a88668efea1dfe7fa1"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#af084e1b2dad004a88668efea1dfe7fa1">ADR</a></td></tr>
<tr class="separator:af084e1b2dad004a88668efea1dfe7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f353f207bb27a1cea7861aa9eb00dbb"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a4f353f207bb27a1cea7861aa9eb00dbb">MMFR</a> [4U]</td></tr>
<tr class="separator:a4f353f207bb27a1cea7861aa9eb00dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e93446b3433a807f1574fa2f1fce54"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a00e93446b3433a807f1574fa2f1fce54">ISAR</a> [5U]</td></tr>
<tr class="separator:a00e93446b3433a807f1574fa2f1fce54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ac6a860c1b8d8154a1f00d99d23b67764">CPACR</a></td></tr>
<tr class="separator:ac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdab23abd301033bb318c7b188b377db"><td class="memItemLeft" align="right" valign="top">__IOM uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#afdab23abd301033bb318c7b188b377db">SHPR</a> [12U]</td></tr>
<tr class="separator:afdab23abd301033bb318c7b188b377db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35c6b650d3bb2d11259c0a0285d0d00"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ab35c6b650d3bb2d11259c0a0285d0d00">ID_PFR</a> [2U]</td></tr>
<tr class="separator:ab35c6b650d3bb2d11259c0a0285d0d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1d3119c020983fdc949c2ccd406caa"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ada1d3119c020983fdc949c2ccd406caa">ID_DFR</a></td></tr>
<tr class="separator:ada1d3119c020983fdc949c2ccd406caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a9c9a1d805f8e99b9fd3ab4f455b6333a">ID_AFR</a></td></tr>
<tr class="separator:a9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781ef24d88610a432e7d5b179d78de47"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a781ef24d88610a432e7d5b179d78de47">ID_MFR</a> [4U]</td></tr>
<tr class="separator:a781ef24d88610a432e7d5b179d78de47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac729a357cdd968020fdb5c35bdfc4916"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ac729a357cdd968020fdb5c35bdfc4916">ID_ISAR</a> [5U]</td></tr>
<tr class="separator:ac729a357cdd968020fdb5c35bdfc4916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9899f5775251cf5ef0cb0845527afc2"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad9899f5775251cf5ef0cb0845527afc2">CLIDR</a></td></tr>
<tr class="separator:ad9899f5775251cf5ef0cb0845527afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fe705fef8762763b6d61dbdf0ccc3d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#af3fe705fef8762763b6d61dbdf0ccc3d">CTR</a></td></tr>
<tr class="separator:af3fe705fef8762763b6d61dbdf0ccc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#afd063c9297a1a3b67e6d1d5e179e6a0e">CCSIDR</a></td></tr>
<tr class="separator:afd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3884e8b6504ec63c1eaa8742e94df3d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad3884e8b6504ec63c1eaa8742e94df3d">CSSELR</a></td></tr>
<tr class="separator:ad3884e8b6504ec63c1eaa8742e94df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ad70825dd0869b7ccd07fb2b8680fcdb6">STIR</a></td></tr>
<tr class="separator:ad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1ba0f875c0e97c1673882b1106e66b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a7a1ba0f875c0e97c1673882b1106e66b">MVFR0</a></td></tr>
<tr class="separator:a7a1ba0f875c0e97c1673882b1106e66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d6299150fdcbbcb765e22ff27c432e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a75d6299150fdcbbcb765e22ff27c432e">MVFR1</a></td></tr>
<tr class="separator:a75d6299150fdcbbcb765e22ff27c432e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280ef961518ecee3ed43a86404853c3d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a280ef961518ecee3ed43a86404853c3d">MVFR2</a></td></tr>
<tr class="separator:a280ef961518ecee3ed43a86404853c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573260e7836dbc43707df97dd475a0c8"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a573260e7836dbc43707df97dd475a0c8">ICIALLU</a></td></tr>
<tr class="separator:a573260e7836dbc43707df97dd475a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a5eca5a3e5aedd89a9655df8f5798e2b0">ICIMVAU</a></td></tr>
<tr class="separator:a5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be79491ab1ed14f3b0237ba7e69063c"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a4be79491ab1ed14f3b0237ba7e69063c">DCIMVAC</a></td></tr>
<tr class="separator:a4be79491ab1ed14f3b0237ba7e69063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a22bcfd7e1bffebdbe98cdbc8d77a2f42">DCISW</a></td></tr>
<tr class="separator:a22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3caeea159ab54859ea11397f942cfa"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#aae3caeea159ab54859ea11397f942cfa">DCCMVAU</a></td></tr>
<tr class="separator:aae3caeea159ab54859ea11397f942cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042e3622c98de4e908cfda4f70d1f097"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a042e3622c98de4e908cfda4f70d1f097">DCCMVAC</a></td></tr>
<tr class="separator:a042e3622c98de4e908cfda4f70d1f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95cc818be9fa7d25ae516f3fe6b7788"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#ab95cc818be9fa7d25ae516f3fe6b7788">DCCSW</a></td></tr>
<tr class="separator:ab95cc818be9fa7d25ae516f3fe6b7788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f59813582b53feb5f1afbbad3db2022"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a4f59813582b53feb5f1afbbad3db2022">DCCIMVAC</a></td></tr>
<tr class="separator:a4f59813582b53feb5f1afbbad3db2022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50f7a0a9574fe0e24a68bb4eca75140"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#af50f7a0a9574fe0e24a68bb4eca75140">DCCISW</a></td></tr>
<tr class="separator:af50f7a0a9574fe0e24a68bb4eca75140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8abbd3db06a07b50f56547501983f9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#aba8abbd3db06a07b50f56547501983f9">ITCMCR</a></td></tr>
<tr class="separator:aba8abbd3db06a07b50f56547501983f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2836e932734240076ce91cf4484cdf43"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a2836e932734240076ce91cf4484cdf43">DTCMCR</a></td></tr>
<tr class="separator:a2836e932734240076ce91cf4484cdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d53bcea294422b5b4ecfdcd9cdc1773"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a0d53bcea294422b5b4ecfdcd9cdc1773">AHBPCR</a></td></tr>
<tr class="separator:a0d53bcea294422b5b4ecfdcd9cdc1773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f9bd107a4e1d46ba647384e5c825b5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a51f9bd107a4e1d46ba647384e5c825b5">CACR</a></td></tr>
<tr class="separator:a51f9bd107a4e1d46ba647384e5c825b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9d9eac30594dd061d34cfaacd5e4bb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a8c9d9eac30594dd061d34cfaacd5e4bb">AHBSCR</a></td></tr>
<tr class="separator:a8c9d9eac30594dd061d34cfaacd5e4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a95c9a21f43a569a7ac212acb4cee7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a35a95c9a21f43a569a7ac212acb4cee7">ABFSR</a></td></tr>
<tr class="separator:a35a95c9a21f43a569a7ac212acb4cee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82273352d2e8c7a28a7b7cbdfc3d6a75"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__Type.html#a82273352d2e8c7a28a7b7cbdfc3d6a75">SFCR</a></td></tr>
<tr class="separator:a82273352d2e8c7a28a7b7cbdfc3d6a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00389">389</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a35a95c9a21f43a569a7ac212acb4cee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::ABFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00551">551</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="af084e1b2dad004a88668efea1dfe7fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00435">435</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab65372404ce64b0f0b35e2709429404e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00432">432</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d53bcea294422b5b4ecfdcd9cdc1773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x298 (R/W) AHBP Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00547">547</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c9d9eac30594dd061d34cfaacd5e4bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AHBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00549">549</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3e5b8934c647eb1b7383c1894f01380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00394">394</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f8e7e58be4e41c88dfa78f54589271c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00431">431</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51f9bd107a4e1d46ba647384e5c825b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x29C (R/W) L1 Cache Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00548">548</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d6653b0b70faac936046a02809b577f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00396">396</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd063c9297a1a3b67e6d1d5e179e6a0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/ ) Cache Size ID Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00524">524</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0cda9e061b42373383418663092ad19a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00427">427</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9899f5775251cf5ef0cb0845527afc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 (R/ ) Cache Level ID register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00522">522</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6a860c1b8d8154a1f00d99d23b67764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00439">439</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21e08d546d8b641bee298a459ea73e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00391">391</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3884e8b6504ec63c1eaa8742e94df3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 (R/W) Cache Size Selection Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00525">525</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3fe705fef8762763b6d61dbdf0ccc3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x07C (R/ ) Cache Type register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00523">523</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f59813582b53feb5f1afbbad3db2022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00542">542</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="af50f7a0a9574fe0e24a68bb4eca75140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00543">543</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a042e3622c98de4e908cfda4f70d1f097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00540">540</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae3caeea159ab54859ea11397f942cfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00539">539</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab95cc818be9fa7d25ae516f3fe6b7788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00541">541</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4be79491ab1ed14f3b0237ba7e69063c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00537">537</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22bcfd7e1bffebdbe98cdbc8d77a2f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00538">538</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85dd6fe77aab17e7ea89a52c59da6004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00434">434</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a191579bde0d21ff51d30a714fd887033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00429">429</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2836e932734240076ce91cf4484cdf43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::DTCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00546">546</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14ad254659362b9752c69afe3fd80934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00428">428</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a573260e7836dbc43707df97dd475a0c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00534">534</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5eca5a3e5aedd89a9655df8f5798e2b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00536">536</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca18ef984d132c6bf4d9b61cd00f05a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00392">392</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9a1d805f8e99b9fd3ab4f455b6333a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_AFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00518">518</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada1d3119c020983fdc949c2ccd406caa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00517">517</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac729a357cdd968020fdb5c35bdfc4916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00520">520</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a781ef24d88610a432e7d5b179d78de47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_MFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00519">519</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab35c6b650d3bb2d11259c0a0285d0d00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ID_PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00516">516</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00e93446b3433a807f1574fa2f1fce54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::ISAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00437">437</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba8abbd3db06a07b50f56547501983f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::ITCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00545">545</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d03d0b7cec2254f39eb1c46c7445e80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00430">430</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f353f207bb27a1cea7861aa9eb00dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00436">436</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a1ba0f875c0e97c1673882b1106e66b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00530">530</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75d6299150fdcbbcb765e22ff27c432e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00531">531</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a280ef961518ecee3ed43a86404853c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 1 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00532">532</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40745bb0af880c45827a653222d54117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SCB_Type::PFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00433">433</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a4840c6fa4d1ee75544f4032c88ec34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00395">395</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82273352d2e8c7a28a7b7cbdfc3d6a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::SFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Security Features Control Register </p>

<p>Definition at line <a class="el" href="core__sc000_8h_source.html#l00407">407</a> of file <a class="el" href="core__sc000_8h_source.html">core_sc000.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b5ae9741a99808043394c4743b635c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00399">399</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c40d124f95a3f7f431a3d5409d6ad28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SCB_Type::SHP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED</p>
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00398">398</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b05f74580fc93daa7fe2f0e1c9c5663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SCB_Type::SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00425">425</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="afdab23abd301033bb318c7b188b377db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint8_t SCB_Type::SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00508">508</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad70825dd0869b7ccd07fb2b8680fcdb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t SCB_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00528">528</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a187a4578e920544ed967f98020fb8170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00421">421</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Apr 28 2018 13:00:47 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
