Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Jan 21 13:22:32 2026
| Host         : Saint-ThinkPad-X280 running 64-bit Linux Mint 22.1
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 29
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 29     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on digit1[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on digit1[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on digit1[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on digit1[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on digit2[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on digit2[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on digit2[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on digit2[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on digit3[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on digit3[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on digit3[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on digit3[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on digit4[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on digit4[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on digit4[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on digit4[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CX[0] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CX[1] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on CX[2] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on CX[3] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on CX[4] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on CX[5] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on CX[6] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on CX[7] relative to the rising and/or falling clock edge(s) of Clk.
Related violations: <none>


