{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@59:69@HdlIdDef", "\nreg [14:0] state = 'h7f80;\nreg [WIDTH-1:0] swizzle_out;\nwire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\ngenvar i;\nfor (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@55:65", "\n  input [WIDTH-1:0] data_in,\n  output [WIDTH-1:0] data_out\n);\n\nreg [14:0] state = 'h7f80;\nreg [WIDTH-1:0] swizzle_out;\nwire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@56:66", "  input [WIDTH-1:0] data_in,\n  output [WIDTH-1:0] data_out\n);\n\nreg [14:0] state = 'h7f80;\nreg [WIDTH-1:0] swizzle_out;\nwire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@58:68", ");\n\nreg [14:0] state = 'h7f80;\nreg [WIDTH-1:0] swizzle_out;\nwire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\ngenvar i;\nfor (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@62:72", "wire [WIDTH-1:0] swizzle_in;\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+15:0] full_state;\n\ngenerate\ngenvar i;\nfor (i = 0; i < WIDTH / 8; i = i + 1) begin: gen_swizzle\n  assign swizzle_in[WIDTH-1-i*8:WIDTH-i*8-8] = data_in[i*8+7:i*8];\n  assign data_out[WIDTH-1-i*8:WIDTH-i*8-8] = swizzle_out[i*8+7:i*8];\nend\nendgenerate\n"]], "Diff Content": {"Delete": [[64, "wire [WIDTH-1+15:0] full_state;\n"]], "Add": [[64, "  reg [14:0] state = 'h7f80;\n"], [64, "  reg [WIDTH-1:0] swizzle_out;\n"], [64, "  wire [WIDTH-1:0] swizzle_in;\n"], [64, "  wire [WIDTH-1:0] feedback;\n"], [64, "  wire [WIDTH-1+15:0] full_state;\n"]]}}