synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jul 02 21:16:29 2025


Command Line:  synthesis -f UART_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = topmodule_uart.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD3/VERILOG/aula55_UART (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula55_UART/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3/VERILOG/aula55_UART (searchpath added)
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v
Verilog design file = D:/RTL_FPGA/SD3/VERILOG/aula55_UART/topmodule.v
NGD file = UART_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula55_uart/tx_uart.v. VERI-1482
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula55_uart/rx_uart.v. VERI-1482
Analyzing Verilog file d:/rtl_fpga/sd3/verilog/aula55_uart/topmodule.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): topmodule_uart
INFO - synthesis: d:/rtl_fpga/sd3/verilog/aula55_uart/topmodule.v(1): compiling module topmodule_uart. VERI-1018
INFO - synthesis: d:/rtl_fpga/sd3/verilog/aula55_uart/tx_uart.v(3): compiling module uart_tx. VERI-1018
INFO - synthesis: d:/rtl_fpga/sd3/verilog/aula55_uart/rx_uart.v(3): compiling module uart_rx. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = topmodule_uart.



GSR instance connected to net n491.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in topmodule_uart_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file UART_impl1.ngd.

################### Begin Area Report (topmodule_uart)######################
Number of register bits => 79 of 44439 (0 % )
CCU2C => 18
FD1P3AX => 28
FD1P3IX => 5
FD1S3IX => 45
FD1S3JX => 1
GSR => 1
IB => 11
L6MUX21 => 1
LUT4 => 101
OB => 10
PFUMX => 3
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 79
Clock Enable Nets
Number of Clock Enables: 11
Top 10 highest fanout Clock Enables:
  Net : UUT1/clk_c_enable_30, loads : 9
  Net : UUT2/clk_c_enable_23, loads : 8
  Net : UUT2/clk_c_enable_11, loads : 4
  Net : UUT2/clk_c_enable_12, loads : 4
  Net : UUT2/clk_c_enable_32, loads : 3
  Net : UUT2/next_state_2__N_169, loads : 2
  Net : UUT2/clk_c_enable_15, loads : 2
  Net : UUT1/clk_c_enable_24, loads : 1
  Net : UUT1/clk_c_enable_25, loads : 1
  Net : UUT1/clk_c_enable_14, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : UUT1/n495, loads : 16
  Net : UUT2/n498, loads : 16
  Net : UUT1/state_0, loads : 12
  Net : UUT1/state_2, loads : 12
  Net : UUT2/bit_counter_0, loads : 12
  Net : UUT1/state_1, loads : 11
  Net : UUT2/bit_counter_2, loads : 10
  Net : UUT1/tx, loads : 9
  Net : UUT1/clk_c_enable_30, loads : 9
  Net : UUT1/bit_counter_0, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  122.115 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 92.227  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.906  secs
--------------------------------------------------------------
