# Zynq_Processor
Implement a dividor without '/' built in verilog
