Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sun May 03 17:02:26 2015
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                10466        0.030        0.000                      0                10466        0.000        0.000                       0                  4260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                               ------------         ----------      --------------
sys_clk                                                                                                                                             {0.000 5.000}        10.000          100.000         
vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x1y0                                                                                                                                   {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x1y0                                                                                                                             {0.000 4.000}        8.000           125.000         
  clk_250mhz_x1y0                                                                                                                                   {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x1y0                                                                                                                             {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                           {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                          {0.000 1.000}        2.000           500.000         
  userclk2                                                                                                                                          {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                   9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  
vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz_x1y0                                                                                                                                         2.964        0.000                      0                 1827        0.072        0.000                      0                 1827        2.286        0.000                       0                   789  
    clk_125mhz_mux_x1y0                                                                                                                                   4.168        0.000                      0                 5765        0.057        0.000                      0                 5765        3.600        0.000                       0                  2573  
  clk_250mhz_x1y0                                                                                                                                                                                                                                                                                     2.592        0.000                       0                     2  
    clk_250mhz_mux_x1y0                                                                                                                                   0.174        0.000                      0                 5765        0.057        0.000                      0                 5765        0.000        0.000                       0                  2573  
  mmcm_fb                                                                                                                                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                                                                                                                                0.092        0.000                      0                  362        0.030        0.000                      0                  362        0.000        0.000                       0                    11  
  userclk2                                                                                                                                                0.686        0.000                      0                 2413        0.059        0.000                      0                 2413        0.000        0.000                       0                   796  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x1y0  clk_125mhz_x1y0            4.891        0.000                      0                   31        0.271        0.000                      0                   31  
clk_250mhz_mux_x1y0  clk_125mhz_x1y0            0.771        0.000                      0                   31        0.080        0.000                      0                   31  
clk_125mhz_x1y0      clk_125mhz_mux_x1y0        6.417        0.000                      0                   10        0.285        0.000                      0                   10  
clk_125mhz_x1y0      clk_250mhz_mux_x1y0        2.297        0.000                      0                   10        0.094        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk2           userclk2                 2.548        0.000                      0                    2        0.630        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.653     6.120    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y132       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.120 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.120    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.516    14.903    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.217    16.120    
                         clock uncertainty           -0.035    16.085    
    SLICE_X212Y132       FDRE (Setup_fdre_C_D)        0.064    16.149    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.149    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.658     6.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y114       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.125 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y114       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.520    14.907    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y114       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    16.125    
                         clock uncertainty           -0.035    16.090    
    SLICE_X216Y114       FDRE (Setup_fdre_C_D)        0.064    16.154    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.658     6.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y114       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.125 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y114       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.520    14.907    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    16.125    
                         clock uncertainty           -0.035    16.090    
    SLICE_X220Y114       FDRE (Setup_fdre_C_D)        0.064    16.154    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.644     6.111    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y125       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y125       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.111 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.111    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y125       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.509    14.896    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y125       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.215    16.111    
                         clock uncertainty           -0.035    16.076    
    SLICE_X212Y125       FDRE (Setup_fdre_C_D)        0.064    16.140    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.140    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.648     6.115    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y128       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y128       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.115 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.115    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.512    14.899    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.216    16.115    
                         clock uncertainty           -0.035    16.080    
    SLICE_X212Y128       FDRE (Setup_fdre_C_D)        0.064    16.144    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.619     6.086    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y103       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y103       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.086 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.086    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X202Y103       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.481    14.868    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y103       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    16.086    
                         clock uncertainty           -0.035    16.051    
    SLICE_X202Y103       FDRE (Setup_fdre_C_D)        0.064    16.115    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.619     6.086    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y102       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y102       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.086 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.086    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X202Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.481    14.868    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    16.086    
                         clock uncertainty           -0.035    16.051    
    SLICE_X202Y102       FDRE (Setup_fdre_C_D)        0.064    16.115    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.645     6.112    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y126       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y126       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.112 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.112    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y126       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.510    14.897    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y126       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.215    16.112    
                         clock uncertainty           -0.035    16.077    
    SLICE_X212Y126       FDRE (Setup_fdre_C_D)        0.064    16.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 15.072 - 10.000 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.823     6.290    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y69        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y69        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.290 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.290    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y69        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.685    15.072    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y69        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    16.290    
                         clock uncertainty           -0.035    16.255    
    SLICE_X212Y69        FDRE (Setup_fdre_C_D)        0.064    16.319    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 15.073 - 10.000 ) 
    Source Clock Delay      (SCD):    6.292ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          2.019     4.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.825     6.292    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y69        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y69        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.292 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.292    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y69        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.886    13.304    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.686    15.073    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y69        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    16.292    
                         clock uncertainty           -0.035    16.257    
    SLICE_X216Y69        FDRE (Setup_fdre_C_D)        0.064    16.321    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.744     2.114    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y125       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y125       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.385 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.385    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y125       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.964     2.713    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y125       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.599     2.114    
    SLICE_X212Y125       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.213    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.755     2.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y114       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.396 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.396    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.977     2.726    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.601     2.125    
    SLICE_X216Y114       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.224    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.755     2.125    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y114       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.396 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.396    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.977     2.726    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.601     2.125    
    SLICE_X220Y114       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.224    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.809     2.179    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y93        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y93        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.450 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.450    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y93        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.052     2.801    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y93        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.622     2.179    
    SLICE_X212Y93        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.278    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.805     2.175    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y63        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y63        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.446 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.446    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y63        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.047     2.796    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y63        SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.621     2.175    
    SLICE_X212Y63        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.274    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.751     2.121    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y132       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y132       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.392 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.392    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y132       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.972     2.721    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y132       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     2.121    
    SLICE_X212Y132       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.220    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.745     2.115    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y126       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y126       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.386 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.386    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y126       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.965     2.714    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y126       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.599     2.115    
    SLICE_X212Y126       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.214    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.747     2.117    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y128       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y128       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.388 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.388    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y128       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.968     2.717    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y128       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     2.117    
    SLICE_X212Y128       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.216    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.732     2.102    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y103       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y103       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.373 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.373    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X202Y103       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.955     2.704    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y103       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.602     2.102    
    SLICE_X202Y103       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.201    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.903     1.344    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.733     2.103    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y102       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y102       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.374 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.374    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X202Y102       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.987     1.719    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.956     2.705    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X202Y102       SRLC32E                                      r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.602     2.103    
    SLICE_X202Y102       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.202    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y9   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y8   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y7   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y6   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y5   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y4   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y2    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y1    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y132       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y132       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y132       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y132       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y114       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y114       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y114       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y126       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y126       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y126       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y128       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y128       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y128       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y128       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         10.000      8.592      BUFGCTRL_X0Y5        vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.236ns (5.511%)  route 4.046ns (94.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.046    11.284    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X217Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.236ns (5.571%)  route 4.000ns (94.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.000    11.238    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y143       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y143       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X218Y143       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.236ns (5.678%)  route 3.921ns (94.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.921    11.159    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X218Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.236ns (5.678%)  route 3.921ns (94.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.921    11.159    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X218Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.236ns (5.681%)  route 3.919ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.919    11.157    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X219Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.236ns (5.681%)  route 3.919ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.919    11.157    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X219Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.236ns (5.690%)  route 3.911ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.911    11.149    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[1]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X214Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.236ns (5.690%)  route 3.911ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.911    11.149    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[2]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X214Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.236ns (5.690%)  route 3.911ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.911    11.149    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.524    14.270    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y142       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[3]/C
                         clock pessimism              0.436    14.706    
                         clock uncertainty           -0.071    14.635    
    SLICE_X214Y142       FDRE (Setup_fdre_C_R)       -0.387    14.248    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.236ns (5.799%)  route 3.834ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y94        FDRE (Prop_fdre_C_Q)         0.236     7.238 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.834    11.072    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y141       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.523    14.269    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y141       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[5]/C
                         clock pessimism              0.436    14.705    
                         clock uncertainty           -0.071    14.634    
    SLICE_X218Y141       FDRE (Setup_fdre_C_R)       -0.387    14.247    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.179ns (43.784%)  route 0.230ns (56.216%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.812     2.994    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y50        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y50        FDRE (Prop_fdre_C_Q)         0.100     3.094 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[0]/Q
                         net (fo=51, routed)          0.230     3.324    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[0]
    SLICE_X218Y49        LUT5 (Prop_lut5_I0_O)        0.028     3.352 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]_i_3__6/O
                         net (fo=1, routed)           0.000     3.352    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]_i_3__6_n_0
    SLICE_X218Y49        MUXF7 (Prop_muxf7_I1_O)      0.051     3.403 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]_i_1__6/O
                         net (fo=1, routed)           0.000     3.403    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]
    SLICE_X218Y49        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.127     3.676    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y49        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism             -0.415     3.261    
    SLICE_X218Y49        FDRE (Hold_fdre_C_D)         0.070     3.331    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.185ns (46.124%)  route 0.216ns (53.876%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y100       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/Q
                         net (fo=2, routed)           0.103     3.136    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[7]
    SLICE_X221Y98        LUT5 (Prop_lut5_I4_O)        0.066     3.202 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[7]_i_2__2/O
                         net (fo=1, routed)           0.113     3.315    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[7]_i_2__2_n_0
    SLICE_X221Y98        LUT3 (Prop_lut3_I0_O)        0.028     3.343 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     3.343    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[7]
    SLICE_X221Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.055     3.604    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism             -0.395     3.209    
    SLICE_X221Y98        FDRE (Hold_fdre_C_D)         0.060     3.269    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.758     2.940    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y140       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     3.095    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[12]
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.590     2.940    
    SLICE_X221Y140       FDRE (Hold_fdre_C_D)         0.047     2.987    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.757     2.939    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.094    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[3]
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.980     3.529    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
                         clock pessimism             -0.590     2.939    
    SLICE_X221Y139       FDRE (Hold_fdre_C_D)         0.047     2.986    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.758     2.940    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y140       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     3.095    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[9]
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y140       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.590     2.940    
    SLICE_X221Y140       FDRE (Hold_fdre_C_D)         0.047     2.987    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y133       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.089    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.973     3.522    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.588     2.934    
    SLICE_X211Y133       FDRE (Hold_fdre_C_D)         0.047     2.981    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.755     2.937    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y136       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.092    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.977     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.589     2.937    
    SLICE_X217Y136       FDRE (Hold_fdre_C_D)         0.047     2.984    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.748     2.930    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y129       FDRE (Prop_fdre_C_Q)         0.100     3.030 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.085    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.969     3.518    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.588     2.930    
    SLICE_X213Y129       FDRE (Hold_fdre_C_D)         0.047     2.977    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y101       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y101       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.097    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1
    SLICE_X219Y101       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.983     3.532    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y101       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
                         clock pessimism             -0.590     2.942    
    SLICE_X219Y101       FDRE (Hold_fdre_C_D)         0.047     2.989    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y102       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.097    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.983     3.532    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.590     2.942    
    SLICE_X215Y102       FDRE (Hold_fdre_C_D)         0.047     2.989    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y2    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y9   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y8   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y7   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y1    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y6   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y5   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y4   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y139       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y139       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y139       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y130       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y130       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y136       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y136       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X213Y129       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X213Y129       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y125       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    14.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                         clock pessimism              0.436    14.701    
                         clock uncertainty           -0.071    14.630    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    14.326    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/C
                         clock pessimism              0.436    14.698    
                         clock uncertainty           -0.071    14.627    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    14.323    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/C
                         clock pessimism              0.436    14.698    
                         clock uncertainty           -0.071    14.627    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    14.323    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/C
                         clock pessimism              0.436    14.698    
                         clock uncertainty           -0.071    14.627    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    14.323    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/C
                         clock pessimism              0.436    14.698    
                         clock uncertainty           -0.071    14.627    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    14.323    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.064%)  route 0.486ns (82.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.486     3.520    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2CHARISK[0])
                                                      0.488     3.463    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.118ns (20.619%)  route 0.454ns (79.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X216Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y118       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.454     3.506    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_1[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2STATUS[1])
                                                      0.473     3.448    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.093%)  route 0.521ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y106       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y106       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.521     3.562    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3CHARISK[0])
                                                      0.529     3.504    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.100ns (14.347%)  route 0.597ns (85.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_pclk_in
    SLICE_X214Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y88        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.597     3.688    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_4[12]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX6DATA[12])
                                                      0.494     3.629    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.883%)  route 0.572ns (85.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X213Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y95        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.572     3.663    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_3[10]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[10])
                                                      0.465     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (16.002%)  route 0.478ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.478     3.510    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.465     3.440    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.107ns (19.582%)  route 0.439ns (80.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X216Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y118       FDRE (Prop_fdre_C_Q)         0.107     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.439     3.480    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[4]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[4])
                                                      0.435     3.410    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.216%)  route 0.603ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.798     2.980    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_pclk_in
    SLICE_X210Y77        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y77        FDRE (Prop_fdre_C_Q)         0.100     3.080 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.603     3.683    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx6_valid
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX6VALID)
                                                      0.475     3.610    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.958%)  route 0.527ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.527     3.568    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[15]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[15])
                                                      0.519     3.494    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X206Y103       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y103       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/Q
                         net (fo=27, routed)          0.303     3.341    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Q[4]
    SLICE_X208Y98        LUT5 (Prop_lut5_I4_O)        0.028     3.369 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_i_1__2/O
                         net (fo=1, routed)           0.000     3.369    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_i_1__2_n_0
    SLICE_X208Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.053     3.602    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X208Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                         clock pessimism             -0.395     3.207    
    SLICE_X208Y98        FDRE (Hold_fdre_C_D)         0.087     3.294    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         8.000       4.000      PCIE_X1Y0            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y9   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X215Y71        vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X218Y69        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X208Y82        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X209Y82        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X213Y68        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X214Y70        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X213Y69        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X210Y68        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X212Y68        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rst_idle_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X214Y69        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxresetdone_reg2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X217Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X217Y131       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X218Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X217Y88        vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X217Y131       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X218Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X217Y88        vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X214Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X218Y130       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[5]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X215Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408         4.000       2.592      BUFGCTRL_X0Y0    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.223ns (7.063%)  route 2.934ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.934    10.158    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X218Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.223ns (7.068%)  route 2.932ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 10.265 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.932    10.156    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.519    10.265    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X219Y134       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                         clock pessimism              0.436    10.701    
                         clock uncertainty           -0.065    10.636    
    SLICE_X219Y134       FDRE (Setup_fdre_C_R)       -0.304    10.332    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 10.262 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    10.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg/C
                         clock pessimism              0.436    10.698    
                         clock uncertainty           -0.065    10.633    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    10.329    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 10.262 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    10.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/C
                         clock pessimism              0.436    10.698    
                         clock uncertainty           -0.065    10.633    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    10.329    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 10.262 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    10.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/C
                         clock pessimism              0.436    10.698    
                         clock uncertainty           -0.065    10.633    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    10.329    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.223ns (7.102%)  route 2.917ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 10.262 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1346, routed)        2.917    10.141    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.516    10.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/C
                         clock pessimism              0.436    10.698    
                         clock uncertainty           -0.065    10.633    
    SLICE_X210Y132       FDRE (Setup_fdre_C_R)       -0.304    10.329    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.064%)  route 0.486ns (82.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.486     3.520    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2CHARISK[0])
                                                      0.488     3.463    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.118ns (20.619%)  route 0.454ns (79.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X216Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y118       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.454     3.506    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_1[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2STATUS[1])
                                                      0.473     3.448    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.093%)  route 0.521ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y106       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y106       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.521     3.562    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3CHARISK[0])
                                                      0.529     3.504    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.100ns (14.347%)  route 0.597ns (85.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_pclk_in
    SLICE_X214Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y88        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.597     3.688    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_4[12]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX6DATA[12])
                                                      0.494     3.629    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.883%)  route 0.572ns (85.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X213Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y95        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.572     3.663    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_3[10]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[10])
                                                      0.465     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (16.002%)  route 0.478ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.478     3.510    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.465     3.440    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.107ns (19.582%)  route 0.439ns (80.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X216Y118       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y118       FDRE (Prop_fdre_C_Q)         0.107     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.439     3.480    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[4]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[4])
                                                      0.435     3.410    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.216%)  route 0.603ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.798     2.980    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_pclk_in
    SLICE_X210Y77        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y77        FDRE (Prop_fdre_C_Q)         0.100     3.080 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.603     3.683    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx6_valid
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX6VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX6VALID)
                                                      0.475     3.610    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.958%)  route 0.527ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.759     2.941    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.527     3.568    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[15]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.981     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[15])
                                                      0.519     3.494    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X206Y103       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y103       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[4]/Q
                         net (fo=27, routed)          0.303     3.341    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Q[4]
    SLICE_X208Y98        LUT5 (Prop_lut5_I4_O)        0.028     3.369 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_i_1__2/O
                         net (fo=1, routed)           0.000     3.369    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_i_1__2_n_0
    SLICE_X208Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.053     3.602    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X208Y98        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                         clock pessimism             -0.395     3.207    
    SLICE_X208Y98        FDRE (Hold_fdre_C_D)         0.087     3.294    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X1Y0            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y9   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X214Y132       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X215Y117       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
Low Pulse Width   Fast    FDSE/C                   n/a            0.400         2.000       1.600      SLICE_X215Y133       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X218Y116       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X218Y116       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X218Y116       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/resetovrd_done_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X219Y116       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X219Y116       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X215Y81        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X215Y81        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X217Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X216Y143       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X218Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X216Y108       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X216Y143       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X218Y117       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X216Y108       vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X214Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         2.000       1.650      SLICE_X215Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X215Y124       vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.515ns (40.097%)  route 0.769ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 8.298 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[36])
                                                      0.515     7.343 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[36]
                         net (fo=1, routed)           0.769     8.112    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[0]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.552     8.298    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.807    
                         clock uncertainty           -0.059     8.747    
    RAMB36_X13Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543     8.204    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.513ns (40.403%)  route 0.757ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 8.286 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[26])
                                                      0.513     7.341 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[26]
                         net (fo=1, routed)           0.757     8.097    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[26]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.540     8.286    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.795    
                         clock uncertainty           -0.059     8.735    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[2])
                                                     -0.543     8.192    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.518ns (40.852%)  route 0.750ns (59.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 8.286 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[5])
                                                      0.518     7.346 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[5]
                         net (fo=1, routed)           0.750     8.096    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[5]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.540     8.286    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.795    
                         clock uncertainty           -0.059     8.735    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.543     8.192    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.513ns (40.576%)  route 0.751ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 8.286 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[24])
                                                      0.513     7.341 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[24]
                         net (fo=1, routed)           0.751     8.092    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[24]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.540     8.286    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.795    
                         clock uncertainty           -0.059     8.735    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.543     8.192    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.512ns (40.510%)  route 0.752ns (59.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 8.286 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[22])
                                                      0.512     7.340 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[22]
                         net (fo=1, routed)           0.752     8.092    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[22]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.540     8.286    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.795    
                         clock uncertainty           -0.059     8.735    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.543     8.192    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.484ns (38.296%)  route 0.780ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 8.291 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[52])
                                                      0.484     7.312 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[52]
                         net (fo=1, routed)           0.780     8.092    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[16]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.545     8.291    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.800    
                         clock uncertainty           -0.059     8.740    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.543     8.197    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.521ns (41.444%)  route 0.736ns (58.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 8.286 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[35])
                                                      0.521     7.349 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[35]
                         net (fo=1, routed)           0.736     8.085    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[35]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.540     8.286    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.795    
                         clock uncertainty           -0.059     8.735    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                     -0.543     8.192    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.501ns (39.791%)  route 0.758ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 8.291 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[59])
                                                      0.501     7.329 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[59]
                         net (fo=1, routed)           0.758     8.087    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[23]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.545     8.291    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.800    
                         clock uncertainty           -0.059     8.740    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.543     8.197    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.512ns (40.494%)  route 0.752ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 8.298 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[64])
                                                      0.512     7.340 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[64]
                         net (fo=1, routed)           0.752     8.092    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[28]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.552     8.298    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.807    
                         clock uncertainty           -0.059     8.747    
    RAMB36_X13Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.543     8.204    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.513ns (40.598%)  route 0.751ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 8.298 - 2.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[53])
                                                      0.513     7.341 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[53]
                         net (fo=1, routed)           0.751     8.091    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[17]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.552     8.298    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509     8.807    
                         clock uncertainty           -0.059     8.747    
    RAMB36_X13Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.543     8.204    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.030ns (7.812%)  route 0.354ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.030     2.968 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.354     3.322    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[31]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.002     3.551    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     2.996    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     3.292    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.013ns (4.783%)  route 0.259ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[8])
                                                      0.013     2.951 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[8]
                         net (fo=2, routed)           0.259     3.209    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_2[8]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.002     3.551    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     2.996    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.179    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.023ns (5.866%)  route 0.369ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[11])
                                                      0.023     2.961 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[11]
                         net (fo=1, routed)           0.369     3.330    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[11]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.025ns (6.303%)  route 0.372ns (93.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[23])
                                                      0.025     2.963 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[23]
                         net (fo=1, routed)           0.372     3.334    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[23]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.025ns (8.795%)  route 0.259ns (91.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     2.963 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=2, routed)           0.259     3.222    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/waddr[2]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     3.186    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.026ns (6.521%)  route 0.373ns (93.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.964 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.373     3.336    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[5]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.031ns (7.758%)  route 0.369ns (92.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[7])
                                                      0.031     2.969 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[7]
                         net (fo=1, routed)           0.369     3.337    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[7]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.023ns (8.223%)  route 0.257ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[3])
                                                      0.023     2.961 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[3]
                         net (fo=2, routed)           0.257     3.217    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_2[3]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.002     3.551    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     2.996    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.179    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.047ns (11.721%)  route 0.354ns (88.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[67])
                                                      0.047     2.985 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[67]
                         net (fo=1, routed)           0.354     3.339    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[31]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.010     3.559    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.004    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     3.300    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.031ns (7.746%)  route 0.369ns (92.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[3])
                                                      0.031     2.969 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[3]
                         net (fo=1, routed)           0.369     3.338    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[3]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.009     3.558    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000         2.000       0.000      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y24    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y24    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y23    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y23    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y21    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y21    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y20    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         2.000       0.161      RAMB36_X13Y20    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a                1.408         2.000       0.591      BUFGCTRL_X0Y3    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       2.000       211.360    MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.479       0.081      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.474       0.086      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.473       0.087      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.449       0.191      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.443       0.197      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.443       0.197      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.012ns (31.630%)  route 2.188ns (68.370%))
  Logic Levels:           8  (CARRY4=3 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.224ns = ( 10.224 - 4.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.650     6.817    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y119       FDRE (Prop_fdre_C_Q)         0.259     7.076 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/Q
                         net (fo=6, routed)           0.744     7.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[15]
    SLICE_X199Y114       LUT6 (Prop_lut6_I0_O)        0.043     7.863 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_6/O
                         net (fo=2, routed)           0.414     8.277    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rx_null_gen_inst/packet_overhead[0]
    SLICE_X199Y111       LUT6 (Prop_lut6_I0_O)        0.043     8.320 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10/O
                         net (fo=1, routed)           0.000     8.320    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10_n_0
    SLICE_X199Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.579 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2_n_0
    SLICE_X199Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X199Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.781 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.321     9.103    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[11]
    SLICE_X194Y112       LUT6 (Prop_lut6_I0_O)        0.120     9.223 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[11]_i_1/O
                         net (fo=2, routed)           0.165     9.388    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]
    SLICE_X194Y112       LUT6 (Prop_lut6_I2_O)        0.043     9.431 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_4/O
                         net (fo=3, routed)           0.542     9.974    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_4_n_0
    SLICE_X199Y110       LUT6 (Prop_lut6_I1_O)        0.043    10.017 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_2/O
                         net (fo=1, routed)           0.000    10.017    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/D[2]
    SLICE_X199Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.478    10.224    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X199Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/C
                         clock pessimism              0.509    10.733    
                         clock uncertainty           -0.065    10.668    
    SLICE_X199Y110       FDRE (Setup_fdre_C_D)        0.034    10.702    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 1.012ns (31.783%)  route 2.172ns (68.217%))
  Logic Levels:           8  (CARRY4=3 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 10.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.650     6.817    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y119       FDRE (Prop_fdre_C_Q)         0.259     7.076 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/Q
                         net (fo=6, routed)           0.744     7.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[15]
    SLICE_X199Y114       LUT6 (Prop_lut6_I0_O)        0.043     7.863 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_6/O
                         net (fo=2, routed)           0.414     8.277    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rx_null_gen_inst/packet_overhead[0]
    SLICE_X199Y111       LUT6 (Prop_lut6_I0_O)        0.043     8.320 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10/O
                         net (fo=1, routed)           0.000     8.320    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10_n_0
    SLICE_X199Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.579 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2_n_0
    SLICE_X199Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.632 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.632    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X199Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.781 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.321     9.103    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[11]
    SLICE_X194Y112       LUT6 (Prop_lut6_I0_O)        0.120     9.223 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[11]_i_1/O
                         net (fo=2, routed)           0.165     9.388    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]
    SLICE_X194Y112       LUT6 (Prop_lut6_I2_O)        0.043     9.431 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_4/O
                         net (fo=3, routed)           0.527     9.958    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_4_n_0
    SLICE_X197Y110       LUT6 (Prop_lut6_I3_O)        0.043    10.001 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_mux_sel_i_1/O
                         net (fo=1, routed)           0.000    10.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_1
    SLICE_X197Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.477    10.223    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X197Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/C
                         clock pessimism              0.509    10.732    
                         clock uncertainty           -0.065    10.667    
    SLICE_X197Y110       FDRE (Setup_fdre_C_D)        0.034    10.701    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.979ns (31.751%)  route 2.104ns (68.249%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 10.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.650     6.817    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y119       FDRE (Prop_fdre_C_Q)         0.259     7.076 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/Q
                         net (fo=6, routed)           0.744     7.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[15]
    SLICE_X199Y114       LUT6 (Prop_lut6_I0_O)        0.043     7.863 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_6/O
                         net (fo=2, routed)           0.414     8.277    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rx_null_gen_inst/packet_overhead[0]
    SLICE_X199Y111       LUT6 (Prop_lut6_I0_O)        0.043     8.320 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10/O
                         net (fo=1, routed)           0.000     8.320    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10_n_0
    SLICE_X199Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.579 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2_n_0
    SLICE_X199Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.745 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.335     9.081    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[5]
    SLICE_X195Y110       LUT6 (Prop_lut6_I0_O)        0.123     9.204 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[5]_i_1/O
                         net (fo=2, routed)           0.250     9.454    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[5]
    SLICE_X194Y110       LUT6 (Prop_lut6_I5_O)        0.043     9.497 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_5/O
                         net (fo=3, routed)           0.360     9.857    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_5_n_0
    SLICE_X195Y110       LUT6 (Prop_lut6_I1_O)        0.043     9.900 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/trn_rdst_rdy_i_1/O
                         net (fo=1, routed)           0.000     9.900    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_2
    SLICE_X195Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.477    10.223    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X195Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/C
                         clock pessimism              0.509    10.732    
                         clock uncertainty           -0.065    10.667    
    SLICE_X195Y110       FDRE (Setup_fdre_C_D)        0.034    10.701    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.431ns (16.177%)  route 2.233ns (83.823%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 10.231 - 4.000 ) 
    Source Clock Delay      (SCD):    6.774ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.607     6.774    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y119       FDRE (Prop_fdre_C_Q)         0.259     7.033 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/Q
                         net (fo=8, routed)           0.724     7.757    vc707_pcie_x8_gen2_support_i/m_axis_rx_tdata[2]
    SLICE_X198Y113       LUT5 (Prop_lut5_I1_O)        0.043     7.800 r  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=2, routed)           0.331     8.131    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X197Y113       LUT6 (Prop_lut6_I3_O)        0.043     8.174 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=1, routed)           0.232     8.406    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.m_axis_rx_tready_reg_6
    SLICE_X197Y113       LUT5 (Prop_lut5_I1_O)        0.043     8.449 f  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          0.353     8.802    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_4
    SLICE_X190Y116       LUT4 (Prop_lut4_I0_O)        0.043     8.845 r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=2, routed)           0.593     9.438    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X11Y23        RAMB36E1                                     r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.485    10.231    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk
    RAMB36_X11Y23        RAMB36E1                                     r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKARDCLK
                         clock pessimism              0.509    10.740    
                         clock uncertainty           -0.065    10.676    
    RAMB36_X11Y23        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.243    10.433    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.431ns (16.620%)  route 2.162ns (83.380%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.233ns = ( 10.233 - 4.000 ) 
    Source Clock Delay      (SCD):    6.774ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.607     6.774    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y119       FDRE (Prop_fdre_C_Q)         0.259     7.033 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[2]/Q
                         net (fo=8, routed)           0.724     7.757    vc707_pcie_x8_gen2_support_i/m_axis_rx_tdata[2]
    SLICE_X198Y113       LUT5 (Prop_lut5_I1_O)        0.043     7.800 r  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=2, routed)           0.331     8.131    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X197Y113       LUT6 (Prop_lut6_I3_O)        0.043     8.174 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=1, routed)           0.232     8.406    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.m_axis_rx_tready_reg_6
    SLICE_X197Y113       LUT5 (Prop_lut5_I1_O)        0.043     8.449 f  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          0.353     8.802    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/pwropt_4
    SLICE_X190Y116       LUT4 (Prop_lut4_I0_O)        0.043     8.845 r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=2, routed)           0.522     9.367    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X12Y24        RAMB36E1                                     r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.487    10.233    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/user_clk
    RAMB36_X12Y24        RAMB36E1                                     r  app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/CLKARDCLK
                         clock pessimism              0.509    10.742    
                         clock uncertainty           -0.065    10.678    
    RAMB36_X12Y24        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.243    10.435    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.893ns (32.797%)  route 1.830ns (67.203%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 10.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.650     6.817    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y119       FDRE (Prop_fdre_C_Q)         0.259     7.076 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[15]/Q
                         net (fo=6, routed)           0.744     7.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[15]
    SLICE_X199Y114       LUT6 (Prop_lut6_I0_O)        0.043     7.863 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_6/O
                         net (fo=2, routed)           0.414     8.277    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/rx_null_gen_inst/packet_overhead[0]
    SLICE_X199Y111       LUT6 (Prop_lut6_I0_O)        0.043     8.320 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10/O
                         net (fo=1, routed)           0.000     8.320    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter[3]_i_10_n_0
    SLICE_X199Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.579 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2_n_0
    SLICE_X199Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.745 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.335     9.081    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[5]
    SLICE_X195Y110       LUT6 (Prop_lut6_I0_O)        0.123     9.204 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[5]_i_1/O
                         net (fo=2, routed)           0.336     9.540    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[5]
    SLICE_X194Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.477    10.223    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pipe_userclk2_in
    SLICE_X194Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[5]/C
                         clock pessimism              0.509    10.732    
                         clock uncertainty           -0.065    10.667    
    SLICE_X194Y110       FDRE (Setup_fdre_C_D)       -0.031    10.636    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.487ns (18.669%)  route 2.122ns (81.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 10.260 - 4.000 ) 
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.615     6.782    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y111       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y111       FDRE (Prop_fdre_C_Q)         0.259     7.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/Q
                         net (fo=74, routed)          0.701     7.742    vc707_pcie_x8_gen2_support_i/m_axis_rx_tuser[13]
    SLICE_X204Y116       LUT2 (Prop_lut2_I1_O)        0.051     7.793 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6/O
                         net (fo=3, routed)           0.383     8.176    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6_n_0
    SLICE_X201Y115       LUT6 (Prop_lut6_I0_O)        0.134     8.310 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3/O
                         net (fo=1, routed)           0.365     8.675    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3_n_0
    SLICE_X199Y115       LUT4 (Prop_lut4_I2_O)        0.043     8.718 r  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.673     9.391    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.514    10.260    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/C
                         clock pessimism              0.509    10.769    
                         clock uncertainty           -0.065    10.704    
    SLICE_X206Y119       FDRE (Setup_fdre_C_CE)      -0.201    10.503    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.487ns (18.669%)  route 2.122ns (81.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 10.260 - 4.000 ) 
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.615     6.782    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y111       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y111       FDRE (Prop_fdre_C_Q)         0.259     7.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/Q
                         net (fo=74, routed)          0.701     7.742    vc707_pcie_x8_gen2_support_i/m_axis_rx_tuser[13]
    SLICE_X204Y116       LUT2 (Prop_lut2_I1_O)        0.051     7.793 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6/O
                         net (fo=3, routed)           0.383     8.176    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6_n_0
    SLICE_X201Y115       LUT6 (Prop_lut6_I0_O)        0.134     8.310 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3/O
                         net (fo=1, routed)           0.365     8.675    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3_n_0
    SLICE_X199Y115       LUT4 (Prop_lut4_I2_O)        0.043     8.718 r  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.673     9.391    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.514    10.260    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[1]/C
                         clock pessimism              0.509    10.769    
                         clock uncertainty           -0.065    10.704    
    SLICE_X206Y119       FDRE (Setup_fdre_C_CE)      -0.201    10.503    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[1]
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.487ns (18.669%)  route 2.122ns (81.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 10.260 - 4.000 ) 
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.615     6.782    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y111       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y111       FDRE (Prop_fdre_C_Q)         0.259     7.041 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/Q
                         net (fo=74, routed)          0.701     7.742    vc707_pcie_x8_gen2_support_i/m_axis_rx_tuser[13]
    SLICE_X204Y116       LUT2 (Prop_lut2_I1_O)        0.051     7.793 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6/O
                         net (fo=3, routed)           0.383     8.176    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.state[1]_i_6_n_0
    SLICE_X201Y115       LUT6 (Prop_lut6_I0_O)        0.134     8.310 f  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3/O
                         net (fo=1, routed)           0.365     8.675    vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_3_n_0
    SLICE_X199Y115       LUT4 (Prop_lut4_I2_O)        0.043     8.718 r  vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.673     9.391    app/PIO/PIO_EP_inst/EP_RX_inst/E[0]
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.514    10.260    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk
    SLICE_X206Y119       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[6]/C
                         clock pessimism              0.509    10.769    
                         clock uncertainty           -0.065    10.704    
    SLICE_X206Y119       FDRE (Setup_fdre_C_CE)      -0.201    10.503    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[6]
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.204ns (8.520%)  route 2.190ns (91.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 10.213 - 4.000 ) 
    Source Clock Delay      (SCD):    6.784ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.617     6.784    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y108       FDPE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y108       FDPE (Prop_fdpe_C_Q)         0.204     6.988 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/Q
                         net (fo=434, routed)         2.190     9.178    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/user_reset_out_reg
    SLICE_X198Y123       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.467    10.213    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y123       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[121]/C
                         clock pessimism              0.509    10.722    
                         clock uncertainty           -0.065    10.657    
    SLICE_X198Y123       FDRE (Setup_fdre_C_R)       -0.364    10.293    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[121]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.100ns (17.933%)  route 0.458ns (82.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.745     2.927    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y122       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y122       FDRE (Prop_fdre_C_Q)         0.100     3.027 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[87]/Q
                         net (fo=1, routed)           0.458     3.485    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[55]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[55])
                                                      0.475     3.426    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.091ns (16.806%)  route 0.450ns (83.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.747     2.929    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X205Y120       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y120       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/Q
                         net (fo=1, routed)           0.450     3.470    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[57]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[57])
                                                      0.435     3.408    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[66]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.996%)  route 0.567ns (85.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.726     2.908    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y117       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y117       FDRE (Prop_fdre_C_Q)         0.100     3.008 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/Q
                         net (fo=1, routed)           0.567     3.575    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[66]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[66]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[66])
                                                      0.535     3.508    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[65]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.876%)  route 0.530ns (84.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.728     2.910    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y114       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y114       FDRE (Prop_fdre_C_Q)         0.100     3.010 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[33]/Q
                         net (fo=1, routed)           0.530     3.540    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[65]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[65]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[65])
                                                      0.500     3.473    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.214%)  route 0.557ns (84.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.726     2.908    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y117       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y117       FDRE (Prop_fdre_C_Q)         0.100     3.008 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/Q
                         net (fo=1, routed)           0.557     3.565    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[64]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[64])
                                                      0.511     3.484    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTREM[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.056%)  route 0.480ns (78.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.730     2.912    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y110       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y110       FDRE (Prop_fdre_C_Q)         0.100     3.012 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[15]/Q
                         net (fo=1, routed)           0.181     3.193    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/axi_DW_3
    SLICE_X203Y110       LUT3 (Prop_lut3_I0_O)        0.028     3.221 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pcie_block_i_i_32/O
                         net (fo=1, routed)           0.299     3.520    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_trem[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTREM[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTREM[0])
                                                      0.464     3.437    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[40]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.100ns (17.313%)  route 0.478ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.747     2.929    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X205Y120       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y120       FDRE (Prop_fdre_C_Q)         0.100     3.029 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[72]/Q
                         net (fo=1, routed)           0.478     3.507    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[40]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[40]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.979     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[40])
                                                      0.450     3.423    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X205Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y113       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[122]/Q
                         net (fo=1, routed)           0.055     3.089    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[122]
    SLICE_X204Y113       LUT3 (Prop_lut3_I0_O)        0.028     3.117 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[122]_i_1/O
                         net (fo=1, routed)           0.000     3.117    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[122]
    SLICE_X204Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.974     3.523    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[122]/C
                         clock pessimism             -0.578     2.945    
    SLICE_X204Y113       FDRE (Hold_fdre_C_D)         0.087     3.032    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[122]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.724     2.906    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X201Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y119       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[3]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[3]
    SLICE_X200Y119       LUT3 (Prop_lut3_I0_O)        0.028     3.089 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.089    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[3]
    SLICE_X200Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.945     3.494    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X200Y119       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/C
                         clock pessimism             -0.577     2.917    
    SLICE_X200Y119       FDRE (Hold_fdre_C_D)         0.087     3.004    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.728     2.910    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y113       FDRE (Prop_fdre_C_Q)         0.100     3.010 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/Q
                         net (fo=1, routed)           0.056     3.066    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[25]
    SLICE_X202Y113       LUT3 (Prop_lut3_I0_O)        0.028     3.094 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.094    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/p_1_in[25]
    SLICE_X202Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.950     3.499    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X202Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/C
                         clock pessimism             -0.578     2.921    
    SLICE_X202Y113       FDRE (Hold_fdre_C_D)         0.087     3.008    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         4.000       0.000      PCIE_X1Y0        vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y23    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y23    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y24    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y24    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y23    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y23    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         4.000       2.592      BUFGCTRL_X0Y1    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X190Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X190Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X190Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X190Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X194Y117   app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata_reg[91]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X215Y116   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[75]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X215Y116   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X215Y116   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[81]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X215Y116   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[82]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X203Y119   vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[88]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.000       1.650      SLICE_X192Y114   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X193Y114   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y114   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y114   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X185Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X185Y117   app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y114   app/PIO/PIO_EP_inst/EP_MEM_inst/write_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X196Y114   app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.m_axis_rx_tready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X194Y114   app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X198Y116   app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.266ns (10.262%)  route 2.326ns (89.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.714     8.939    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X210Y128       LUT2 (Prop_lut2_I1_O)        0.043     8.982 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.612     9.594    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.517    14.263    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.565    
                         clock uncertainty           -0.071    14.494    
    SLICE_X211Y133       FDRE (Setup_fdre_C_D)       -0.009    14.485    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.266ns (9.676%)  route 2.483ns (90.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 14.441 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.845     9.070    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y59        LUT2 (Prop_lut2_I1_O)        0.043     9.113 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.638     9.751    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X216Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.695    14.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.743    
                         clock uncertainty           -0.071    14.672    
    SLICE_X216Y55        FDRE (Setup_fdre_C_D)        0.021    14.693    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.266ns (9.848%)  route 2.435ns (90.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 14.435 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.968     9.193    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X211Y64        LUT2 (Prop_lut2_I1_O)        0.043     9.236 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.467     9.703    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.689    14.435    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.737    
                         clock uncertainty           -0.071    14.666    
    SLICE_X212Y64        FDRE (Setup_fdre_C_D)       -0.010    14.656    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.173%)  route 2.115ns (88.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.619     8.844    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X212Y127       LUT2 (Prop_lut2_I1_O)        0.043     8.887 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.495     9.383    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.513    14.259    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.071    14.490    
    SLICE_X214Y128       FDRE (Setup_fdre_C_D)       -0.031    14.459    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.266ns (11.576%)  route 2.032ns (88.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.514     8.739    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X213Y131       LUT2 (Prop_lut2_I1_O)        0.043     8.782 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.517     9.300    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.071    14.493    
    SLICE_X213Y132       FDRE (Setup_fdre_C_D)       -0.005    14.488    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.266ns (11.813%)  route 1.986ns (88.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 14.260 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.535     8.759    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_X16X20_MODE
    SLICE_X211Y128       LUT2 (Prop_lut2_I1_O)        0.043     8.802 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.451     9.253    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.514    14.260    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.562    
                         clock uncertainty           -0.071    14.491    
    SLICE_X213Y129       FDRE (Setup_fdre_C_D)       -0.009    14.482    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.266ns (11.805%)  route 1.987ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.258ns = ( 14.258 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.459     8.683    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_X16X20_MODE
    SLICE_X213Y128       LUT2 (Prop_lut2_I1_O)        0.043     8.726 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.529     9.254    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.512    14.258    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.560    
                         clock uncertainty           -0.071    14.489    
    SLICE_X213Y128       FDRE (Setup_fdre_C_D)       -0.005    14.484    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.266ns (11.102%)  route 2.130ns (88.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 14.437 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.582     8.807    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y64        LUT2 (Prop_lut2_I1_O)        0.043     8.850 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/x16_reg1_i_1__5/O
                         net (fo=1, routed)           0.548     9.398    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X217Y63        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.691    14.437    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y63        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.739    
                         clock uncertainty           -0.071    14.668    
    SLICE_X217Y63        FDRE (Setup_fdre_C_D)       -0.031    14.637    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.309ns (11.926%)  route 2.282ns (88.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 14.436 - 8.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.660     6.827    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y137       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y137       FDRE (Prop_fdre_C_Q)         0.223     7.050 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.277     8.327    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg_1[0]
    SLICE_X219Y99        LUT6 (Prop_lut6_I3_O)        0.043     8.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.318     8.688    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2_n_0
    SLICE_X219Y97        LUT3 (Prop_lut3_I0_O)        0.043     8.731 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.687     9.418    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_GEN3
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.690    14.436    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.302    14.738    
                         clock uncertainty           -0.071    14.667    
    SLICE_X220Y85        FDRE (Setup_fdre_C_D)        0.022    14.689    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.266ns (12.140%)  route 1.925ns (87.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835     7.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223     7.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.453     8.678    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y136       LUT2 (Prop_lut2_I1_O)        0.043     8.721 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.472     9.193    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.521    14.267    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X217Y136       FDRE (Setup_fdre_C_D)       -0.009    14.489    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.442%)  route 0.469ns (78.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y112       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y112       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.222     3.260    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/p_0_in103_in
    SLICE_X214Y112       LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.247     3.535    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.977     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.225    
    SLICE_X214Y113       FDRE (Hold_fdre_C_D)         0.039     3.264    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.022%)  route 0.511ns (79.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.807     2.989    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y64        FDRE (Prop_fdre_C_Q)         0.100     3.089 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.511     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/p_0_in131_in
    SLICE_X214Y64        LUT2 (Prop_lut2_I0_O)        0.028     3.628 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.000     3.628    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.049     3.598    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.297    
    SLICE_X214Y64        FDRE (Hold_fdre_C_D)         0.060     3.357    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.607%)  route 0.493ns (79.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.810     2.992    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y91        FDRE (Prop_fdre_C_Q)         0.100     3.092 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.270     3.362    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/p_0_in123_in
    SLICE_X214Y88        LUT2 (Prop_lut2_I0_O)        0.028     3.390 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.224     3.613    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.300    
    SLICE_X215Y88        FDRE (Hold_fdre_C_D)         0.039     3.339    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.424%)  route 0.499ns (79.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.750     2.932    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X211Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y131       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.234     3.266    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in97_in
    SLICE_X213Y131       LUT2 (Prop_lut2_I0_O)        0.028     3.294 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.264     3.559    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.972     3.521    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.220    
    SLICE_X213Y132       FDRE (Hold_fdre_C_D)         0.039     3.259    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.375%)  route 0.550ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y94        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.550     3.641    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.301     3.300    
    SLICE_X212Y94        FDRE (Hold_fdre_C_D)         0.037     3.337    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.100ns (13.792%)  route 0.625ns (86.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X218Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y100       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           0.625     3.667    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_OVRD
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.049     3.598    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism             -0.301     3.297    
    SLICE_X220Y85        FDRE (Hold_fdre_C_D)         0.059     3.356    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.155ns (23.634%)  route 0.501ns (76.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.804     2.986    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y81        FDRE (Prop_fdre_C_Q)         0.091     3.077 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.262     3.339    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/p_0_in33_in
    SLICE_X214Y81        LUT2 (Prop_lut2_I0_O)        0.064     3.403 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/x16_reg1_i_1__4/O
                         net (fo=1, routed)           0.238     3.642    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X215Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.044     3.593    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.292    
    SLICE_X215Y80        FDRE (Hold_fdre_C_D)         0.032     3.324    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.155ns (23.878%)  route 0.494ns (76.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.747     2.929    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y128       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.225     3.245    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in95_in
    SLICE_X212Y127       LUT2 (Prop_lut2_I0_O)        0.064     3.309 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.269     3.578    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.970     3.519    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.218    
    SLICE_X214Y128       FDRE (Hold_fdre_C_D)         0.038     3.256    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.146ns (21.840%)  route 0.522ns (78.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.118     3.109 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.207     3.316    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/p_0_in127_in
    SLICE_X215Y88        LUT2 (Prop_lut2_I0_O)        0.028     3.344 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.316     3.659    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.300    
    SLICE_X215Y88        FDRE (Hold_fdre_C_D)         0.033     3.333    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.806     2.988    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y83        FDRE (Prop_fdre_C_Q)         0.100     3.088 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.266     3.354    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/p_0_in35_in
    SLICE_X214Y82        LUT2 (Prop_lut2_I0_O)        0.028     3.382 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__4/O
                         net (fo=1, routed)           0.278     3.660    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.044     3.593    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.292    
    SLICE_X214Y80        FDRE (Hold_fdre_C_D)         0.036     3.328    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.592ns  (logic 0.266ns (10.262%)  route 2.326ns (89.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.714    12.939    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X210Y128       LUT2 (Prop_lut2_I1_O)        0.043    12.982 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.612    13.594    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.517    14.263    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X211Y133       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.565    
                         clock uncertainty           -0.191    14.374    
    SLICE_X211Y133       FDRE (Setup_fdre_C_D)       -0.009    14.365    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.749ns  (logic 0.266ns (9.676%)  route 2.483ns (90.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 14.441 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.845    13.070    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y59        LUT2 (Prop_lut2_I1_O)        0.043    13.113 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.638    13.751    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X216Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.695    14.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.743    
                         clock uncertainty           -0.191    14.552    
    SLICE_X216Y55        FDRE (Setup_fdre_C_D)        0.021    14.573    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.701ns  (logic 0.266ns (9.848%)  route 2.435ns (90.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 14.435 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.968    13.193    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X211Y64        LUT2 (Prop_lut2_I1_O)        0.043    13.236 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.467    13.703    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.689    14.435    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.737    
                         clock uncertainty           -0.191    14.546    
    SLICE_X212Y64        FDRE (Setup_fdre_C_D)       -0.010    14.536    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.173%)  route 2.115ns (88.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           1.619    12.844    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_START
    SLICE_X212Y127       LUT2 (Prop_lut2_I1_O)        0.043    12.887 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.495    13.383    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.513    14.259    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.191    14.370    
    SLICE_X214Y128       FDRE (Setup_fdre_C_D)       -0.031    14.339    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.298ns  (logic 0.266ns (11.576%)  route 2.032ns (88.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.514    12.739    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X213Y131       LUT2 (Prop_lut2_I1_O)        0.043    12.782 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.517    13.300    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.516    14.262    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.191    14.373    
    SLICE_X213Y132       FDRE (Setup_fdre_C_D)       -0.005    14.368    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.252ns  (logic 0.266ns (11.813%)  route 1.986ns (88.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 14.260 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns = ( 11.001 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834    11.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223    11.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.535    12.759    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_X16X20_MODE
    SLICE_X211Y128       LUT2 (Prop_lut2_I1_O)        0.043    12.802 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.451    13.253    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.514    14.260    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y129       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.562    
                         clock uncertainty           -0.191    14.371    
    SLICE_X213Y129       FDRE (Setup_fdre_C_D)       -0.009    14.362    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.253ns  (logic 0.266ns (11.805%)  route 1.987ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.258ns = ( 14.258 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns = ( 11.001 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.834    11.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X209Y96        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y96        FDRE (Prop_fdre_C_Q)         0.223    11.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.459    12.683    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RST_DRP_X16X20_MODE
    SLICE_X213Y128       LUT2 (Prop_lut2_I1_O)        0.043    12.726 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.529    13.254    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.512    14.258    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.560    
                         clock uncertainty           -0.191    14.369    
    SLICE_X213Y128       FDRE (Setup_fdre_C_D)       -0.005    14.364    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.396ns  (logic 0.266ns (11.102%)  route 2.130ns (88.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 14.437 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.582    12.807    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y64        LUT2 (Prop_lut2_I1_O)        0.043    12.850 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/x16_reg1_i_1__5/O
                         net (fo=1, routed)           0.548    13.398    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X217Y63        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.691    14.437    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y63        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.739    
                         clock uncertainty           -0.191    14.548    
    SLICE_X217Y63        FDRE (Setup_fdre_C_D)       -0.031    14.517    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.591ns  (logic 0.309ns (11.926%)  route 2.282ns (88.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 14.436 - 8.000 ) 
    Source Clock Delay      (SCD):    6.827ns = ( 10.827 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.660    10.827    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y137       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y137       FDRE (Prop_fdre_C_Q)         0.223    11.050 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.277    12.327    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg_1[0]
    SLICE_X219Y99        LUT6 (Prop_lut6_I3_O)        0.043    12.370 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.318    12.688    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2_n_0
    SLICE_X219Y97        LUT3 (Prop_lut3_I0_O)        0.043    12.731 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.687    13.418    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_GEN3
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.690    14.436    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.302    14.738    
                         clock uncertainty           -0.191    14.547    
    SLICE_X220Y85        FDRE (Setup_fdre_C_D)        0.022    14.569    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        2.191ns  (logic 0.266ns (12.140%)  route 1.925ns (87.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 11.002 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.835    11.002    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y95        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y95        FDRE (Prop_fdre_C_Q)         0.223    11.225 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.453    12.678    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RST_DRP_X16
    SLICE_X215Y136       LUT2 (Prop_lut2_I1_O)        0.043    12.721 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.472    13.193    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.521    14.267    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y136       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.191    14.378    
    SLICE_X217Y136       FDRE (Setup_fdre_C_D)       -0.009    14.369    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.442%)  route 0.469ns (78.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.756     2.938    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y112       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y112       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.222     3.260    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/p_0_in103_in
    SLICE_X214Y112       LUT2 (Prop_lut2_I0_O)        0.028     3.288 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.247     3.535    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.977     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.225    
                         clock uncertainty            0.191     3.416    
    SLICE_X214Y113       FDRE (Hold_fdre_C_D)         0.039     3.455    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.022%)  route 0.511ns (79.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.807     2.989    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y64        FDRE (Prop_fdre_C_Q)         0.100     3.089 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.511     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/p_0_in131_in
    SLICE_X214Y64        LUT2 (Prop_lut2_I0_O)        0.028     3.628 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.000     3.628    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.049     3.598    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.297    
                         clock uncertainty            0.191     3.488    
    SLICE_X214Y64        FDRE (Hold_fdre_C_D)         0.060     3.548    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.607%)  route 0.493ns (79.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.810     2.992    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y91        FDRE (Prop_fdre_C_Q)         0.100     3.092 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.270     3.362    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/p_0_in123_in
    SLICE_X214Y88        LUT2 (Prop_lut2_I0_O)        0.028     3.390 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.224     3.613    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.300    
                         clock uncertainty            0.191     3.491    
    SLICE_X215Y88        FDRE (Hold_fdre_C_D)         0.039     3.530    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.424%)  route 0.499ns (79.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.750     2.932    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X211Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y131       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.234     3.266    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in97_in
    SLICE_X213Y131       LUT2 (Prop_lut2_I0_O)        0.028     3.294 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.264     3.559    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.972     3.521    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X213Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.220    
                         clock uncertainty            0.191     3.411    
    SLICE_X213Y132       FDRE (Hold_fdre_C_D)         0.039     3.450    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.375%)  route 0.550ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X211Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y94        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.550     3.641    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X212Y94        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.301     3.300    
                         clock uncertainty            0.191     3.491    
    SLICE_X212Y94        FDRE (Hold_fdre_C_D)         0.037     3.528    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.100ns (13.792%)  route 0.625ns (86.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X218Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y100       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           0.625     3.667    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_OVRD
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.049     3.598    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X220Y85        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism             -0.301     3.297    
                         clock uncertainty            0.191     3.488    
    SLICE_X220Y85        FDRE (Hold_fdre_C_D)         0.059     3.547    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.155ns (23.634%)  route 0.501ns (76.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.804     2.986    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y81        FDRE (Prop_fdre_C_Q)         0.091     3.077 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.262     3.339    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/p_0_in33_in
    SLICE_X214Y81        LUT2 (Prop_lut2_I0_O)        0.064     3.403 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/x16_reg1_i_1__4/O
                         net (fo=1, routed)           0.238     3.642    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X215Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.044     3.593    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.292    
                         clock uncertainty            0.191     3.483    
    SLICE_X215Y80        FDRE (Hold_fdre_C_D)         0.032     3.515    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.155ns (23.878%)  route 0.494ns (76.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.747     2.929    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X210Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y128       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.225     3.245    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in95_in
    SLICE_X212Y127       LUT2 (Prop_lut2_I0_O)        0.064     3.309 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.269     3.578    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.970     3.519    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y128       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.218    
                         clock uncertainty            0.191     3.409    
    SLICE_X214Y128       FDRE (Hold_fdre_C_D)         0.038     3.447    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.146ns (21.840%)  route 0.522ns (78.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.809     2.991    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y88        FDRE (Prop_fdre_C_Q)         0.118     3.109 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.207     3.316    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/p_0_in127_in
    SLICE_X215Y88        LUT2 (Prop_lut2_I0_O)        0.028     3.344 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.316     3.659    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y88        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.300    
                         clock uncertainty            0.191     3.491    
    SLICE_X215Y88        FDRE (Hold_fdre_C_D)         0.033     3.524    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.056%)  route 0.544ns (80.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.806     2.988    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y83        FDRE (Prop_fdre_C_Q)         0.100     3.088 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.266     3.354    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/p_0_in35_in
    SLICE_X214Y82        LUT2 (Prop_lut2_I0_O)        0.028     3.382 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/x16x20_mode_reg1_i_1__4/O
                         net (fo=1, routed)           0.278     3.660    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.044     3.593    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y80        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.292    
                         clock uncertainty            0.191     3.483    
    SLICE_X214Y80        FDRE (Hold_fdre_C_D)         0.036     3.519    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.204ns (17.441%)  route 0.966ns (82.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.438ns = ( 14.438 - 8.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.823     6.990    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y79        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y79        FDRE (Prop_fdre_C_Q)         0.204     7.194 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.966     8.160    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.692    14.438    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.302    14.740    
                         clock uncertainty           -0.071    14.669    
    SLICE_X215Y89        FDRE (Setup_fdre_C_D)       -0.092    14.577    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.259ns (20.377%)  route 1.012ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 14.433 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.828     6.995    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y64        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.012     8.266    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.687    14.433    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.735    
                         clock uncertainty           -0.071    14.664    
    SLICE_X212Y66        FDRE (Setup_fdre_C_D)        0.021    14.685    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.223ns (17.637%)  route 1.041ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.826ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.659     6.826    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.223     7.049 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.041     8.090    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.521    14.267    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X216Y113       FDRE (Setup_fdre_C_D)        0.022    14.520    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.259ns (21.408%)  route 0.951ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 14.434 - 8.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.826     6.993    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y81        FDRE (Prop_fdre_C_Q)         0.259     7.252 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.951     8.203    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.688    14.434    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.736    
                         clock uncertainty           -0.071    14.665    
    SLICE_X215Y83        FDRE (Setup_fdre_C_D)       -0.031    14.634    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.223ns (18.404%)  route 0.989ns (81.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.653     6.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y131       FDRE (Prop_fdre_C_Q)         0.223     7.043 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.989     8.032    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.517    14.263    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.565    
                         clock uncertainty           -0.071    14.494    
    SLICE_X214Y132       FDRE (Setup_fdre_C_D)       -0.009    14.485    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.223ns (18.547%)  route 0.979ns (81.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 14.268 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y139       FDRE (Prop_fdre_C_Q)         0.223     7.051 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.979     8.030    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.522    14.268    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.570    
                         clock uncertainty           -0.071    14.499    
    SLICE_X215Y139       FDRE (Setup_fdre_C_D)       -0.009    14.490    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.223ns (18.993%)  route 0.951ns (81.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 14.439 - 8.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y90        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y90        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.951     8.175    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.693    14.439    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.741    
                         clock uncertainty           -0.071    14.670    
    SLICE_X214Y91        FDRE (Setup_fdre_C_D)       -0.009    14.661    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.223ns (19.166%)  route 0.941ns (80.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 14.441 - 8.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.836     7.003    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y53        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y53        FDRE (Prop_fdre_C_Q)         0.223     7.226 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.941     8.167    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    14.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.743    
                         clock uncertainty           -0.071    14.672    
    SLICE_X214Y55        FDRE (Setup_fdre_C_D)       -0.010    14.662    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.474%)  route 1.053ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 14.441 - 8.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.665     6.832    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.223     7.055 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.053     8.108    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    14.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.743    
                         clock uncertainty           -0.071    14.672    
    SLICE_X215Y99        FDRE (Setup_fdre_C_D)       -0.009    14.663    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.204ns (17.091%)  route 0.990ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 14.441 - 8.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.664     6.831    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y102       FDRE (Prop_fdre_C_Q)         0.204     7.035 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.990     8.025    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    14.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    14.743    
                         clock uncertainty           -0.071    14.672    
    SLICE_X215Y97        FDRE (Setup_fdre_C_D)       -0.090    14.582    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  6.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.639%)  route 0.539ns (84.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.755     2.937    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.539     3.576    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.977     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.225    
    SLICE_X216Y113       FDRE (Hold_fdre_C_D)         0.066     3.291    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.091ns (14.031%)  route 0.558ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y102       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.558     3.591    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.055     3.604    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.301     3.303    
    SLICE_X215Y97        FDRE (Hold_fdre_C_D)        -0.004     3.299    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.525%)  route 0.544ns (84.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.810     2.992    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y90        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y90        FDRE (Prop_fdre_C_Q)         0.100     3.092 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.544     3.636    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.053     3.602    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.301    
    SLICE_X214Y91        FDRE (Hold_fdre_C_D)         0.032     3.333    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.471%)  route 0.546ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.757     2.939    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.546     3.585    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.980     3.529    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.228    
    SLICE_X215Y139       FDRE (Hold_fdre_C_D)         0.032     3.260    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.809%)  route 0.624ns (86.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.624     3.666    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.055     3.604    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.303    
    SLICE_X215Y99        FDRE (Hold_fdre_C_D)         0.032     3.335    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.673%)  route 0.582ns (85.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.811     2.993    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y53        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y53        FDRE (Prop_fdre_C_Q)         0.100     3.093 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.582     3.675    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.054     3.603    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.302    
    SLICE_X214Y55        FDRE (Hold_fdre_C_D)         0.032     3.334    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.022%)  route 0.566ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.566     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.974     3.523    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.222    
    SLICE_X214Y132       FDRE (Hold_fdre_C_D)         0.032     3.254    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.118ns (16.982%)  route 0.577ns (83.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.804     2.986    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y81        FDRE (Prop_fdre_C_Q)         0.118     3.104 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.577     3.681    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.047     3.596    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.295    
    SLICE_X215Y83        FDRE (Hold_fdre_C_D)         0.038     3.333    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.091ns (13.350%)  route 0.591ns (86.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.802     2.984    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y79        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y79        FDRE (Prop_fdre_C_Q)         0.091     3.075 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.591     3.666    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.301     3.300    
    SLICE_X215Y89        FDRE (Hold_fdre_C_D)        -0.005     3.295    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.118ns (15.924%)  route 0.623ns (84.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.805     2.987    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y64        FDRE (Prop_fdre_C_Q)         0.118     3.105 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.623     3.728    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.045     3.594    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.293    
    SLICE_X212Y66        FDRE (Hold_fdre_C_D)         0.059     3.352    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.204ns (17.441%)  route 0.966ns (82.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.438ns = ( 10.438 - 4.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.823     6.990    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y79        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y79        FDRE (Prop_fdre_C_Q)         0.204     7.194 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.966     8.160    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.692    10.438    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.302    10.740    
                         clock uncertainty           -0.191    10.549    
    SLICE_X215Y89        FDRE (Setup_fdre_C_D)       -0.092    10.457    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.259ns (20.377%)  route 1.012ns (79.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 10.433 - 4.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.828     6.995    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y64        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.012     8.266    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.687    10.433    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.735    
                         clock uncertainty           -0.191    10.544    
    SLICE_X212Y66        FDRE (Setup_fdre_C_D)        0.021    10.565    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.223ns (17.637%)  route 1.041ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 10.267 - 4.000 ) 
    Source Clock Delay      (SCD):    6.826ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.659     6.826    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.223     7.049 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.041     8.090    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.521    10.267    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.569    
                         clock uncertainty           -0.191    10.378    
    SLICE_X216Y113       FDRE (Setup_fdre_C_D)        0.022    10.400    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.259ns (21.408%)  route 0.951ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 10.434 - 4.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.826     6.993    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y81        FDRE (Prop_fdre_C_Q)         0.259     7.252 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.951     8.203    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.688    10.434    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.736    
                         clock uncertainty           -0.191    10.545    
    SLICE_X215Y83        FDRE (Setup_fdre_C_D)       -0.031    10.514    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.223ns (18.404%)  route 0.989ns (81.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 10.263 - 4.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.653     6.820    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y131       FDRE (Prop_fdre_C_Q)         0.223     7.043 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.989     8.032    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.517    10.263    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.565    
                         clock uncertainty           -0.191    10.374    
    SLICE_X214Y132       FDRE (Setup_fdre_C_D)       -0.009    10.365    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.223ns (18.547%)  route 0.979ns (81.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 10.268 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.661     6.828    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y139       FDRE (Prop_fdre_C_Q)         0.223     7.051 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.979     8.030    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.522    10.268    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.570    
                         clock uncertainty           -0.191    10.379    
    SLICE_X215Y139       FDRE (Setup_fdre_C_D)       -0.009    10.370    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.370    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.223ns (18.993%)  route 0.951ns (81.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 10.439 - 4.000 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.834     7.001    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y90        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y90        FDRE (Prop_fdre_C_Q)         0.223     7.224 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.951     8.175    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.693    10.439    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.741    
                         clock uncertainty           -0.191    10.550    
    SLICE_X214Y91        FDRE (Setup_fdre_C_D)       -0.009    10.541    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.223ns (19.166%)  route 0.941ns (80.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 10.441 - 4.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.836     7.003    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y53        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y53        FDRE (Prop_fdre_C_Q)         0.223     7.226 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.941     8.167    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    10.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.743    
                         clock uncertainty           -0.191    10.552    
    SLICE_X214Y55        FDRE (Setup_fdre_C_D)       -0.010    10.542    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.474%)  route 1.053ns (82.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 10.441 - 4.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.665     6.832    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.223     7.055 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.053     8.108    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    10.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.743    
                         clock uncertainty           -0.191    10.552    
    SLICE_X215Y99        FDRE (Setup_fdre_C_D)       -0.009    10.543    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.204ns (17.091%)  route 0.990ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 10.441 - 4.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.664     6.831    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y102       FDRE (Prop_fdre_C_Q)         0.204     7.035 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.990     8.025    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.695    10.441    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    10.743    
                         clock uncertainty           -0.191    10.552    
    SLICE_X215Y97        FDRE (Setup_fdre_C_D)       -0.090    10.462    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.639%)  route 0.539ns (84.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.755     2.937    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.539     3.576    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.977     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y113       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.225    
                         clock uncertainty            0.191     3.416    
    SLICE_X216Y113       FDRE (Hold_fdre_C_D)         0.066     3.482    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.091ns (14.031%)  route 0.558ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y102       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y102       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.558     3.591    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.055     3.604    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y97        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.301     3.303    
                         clock uncertainty            0.191     3.494    
    SLICE_X215Y97        FDRE (Hold_fdre_C_D)        -0.004     3.490    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.525%)  route 0.544ns (84.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.810     2.992    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y90        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y90        FDRE (Prop_fdre_C_Q)         0.100     3.092 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.544     3.636    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.053     3.602    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y91        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.301    
                         clock uncertainty            0.191     3.492    
    SLICE_X214Y91        FDRE (Hold_fdre_C_D)         0.032     3.524    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.471%)  route 0.546ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.757     2.939    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.546     3.585    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.980     3.529    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y139       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.228    
                         clock uncertainty            0.191     3.419    
    SLICE_X215Y139       FDRE (Hold_fdre_C_D)         0.032     3.451    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.809%)  route 0.624ns (86.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.760     2.942    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.624     3.666    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.055     3.604    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y99        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.303    
                         clock uncertainty            0.191     3.494    
    SLICE_X215Y99        FDRE (Hold_fdre_C_D)         0.032     3.526    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.673%)  route 0.582ns (85.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.811     2.993    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y53        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y53        FDRE (Prop_fdre_C_Q)         0.100     3.093 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.582     3.675    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.054     3.603    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y55        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.302    
                         clock uncertainty            0.191     3.493    
    SLICE_X214Y55        FDRE (Hold_fdre_C_D)         0.032     3.525    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.022%)  route 0.566ns (84.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.752     2.934    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y131       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.566     3.600    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        0.974     3.523    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y132       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.222    
                         clock uncertainty            0.191     3.413    
    SLICE_X214Y132       FDRE (Hold_fdre_C_D)         0.032     3.445    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.118ns (16.982%)  route 0.577ns (83.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.804     2.986    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y81        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y81        FDRE (Prop_fdre_C_Q)         0.118     3.104 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.577     3.681    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.047     3.596    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y83        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.295    
                         clock uncertainty            0.191     3.486    
    SLICE_X215Y83        FDRE (Hold_fdre_C_D)         0.038     3.524    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.091ns (13.350%)  route 0.591ns (86.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.802     2.984    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X215Y79        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y79        FDRE (Prop_fdre_C_Q)         0.091     3.075 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.591     3.666    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.052     3.601    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y89        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.301     3.300    
                         clock uncertainty            0.191     3.491    
    SLICE_X215Y89        FDRE (Hold_fdre_C_D)        -0.005     3.486    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.118ns (15.924%)  route 0.623ns (84.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.805     2.987    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X212Y64        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y64        FDRE (Prop_fdre_C_Q)         0.118     3.105 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.623     3.728    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2573, routed)        1.045     3.594    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X212Y66        FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.293    
                         clock uncertainty            0.191     3.484    
    SLICE_X212Y66        FDRE (Hold_fdre_C_D)         0.059     3.543    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.329ns (29.467%)  route 0.788ns (70.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.660     6.827    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X206Y109       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y109       FDRE (Prop_fdre_C_Q)         0.204     7.031 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.350     7.381    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst
    SLICE_X207Y109       LUT2 (Prop_lut2_I0_O)        0.125     7.506 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.437     7.944    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1_n_0
    SLICE_X203Y108       FDPE                                         f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.479    10.225    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y108       FDPE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X203Y108       FDPE (Recov_fdpe_C_PRE)     -0.178    10.491    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.329ns (29.467%)  route 0.788ns (70.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.660     6.827    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X206Y109       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y109       FDRE (Prop_fdre_C_Q)         0.204     7.031 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.350     7.381    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst
    SLICE_X207Y109       LUT2 (Prop_lut2_I0_O)        0.125     7.506 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.437     7.944    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1_n_0
    SLICE_X203Y108       FDPE                                         f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.314 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         1.479    10.225    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y108       FDPE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X203Y108       FDPE (Recov_fdpe_C_PRE)     -0.178    10.491    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.155ns (27.264%)  route 0.414ns (72.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.755     2.937    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X206Y109       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y109       FDRE (Prop_fdre_C_Q)         0.091     3.028 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.181     3.209    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst
    SLICE_X207Y109       LUT2 (Prop_lut2_I0_O)        0.064     3.273 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.232     3.506    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1_n_0
    SLICE_X203Y108       FDPE                                         f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.954     3.503    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y108       FDPE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.555     2.948    
    SLICE_X203Y108       FDPE (Remov_fdpe_C_PRE)     -0.072     2.876    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.155ns (27.264%)  route 0.414ns (72.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.755     2.937    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X206Y109       FDRE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y109       FDRE (Prop_fdre_C_Q)         0.091     3.028 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.181     3.209    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pl_received_hot_rst
    SLICE_X207Y109       LUT2 (Prop_lut2_I0_O)        0.064     3.273 f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.232     3.506    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1_n_0
    SLICE_X203Y108       FDPE                                         f  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_x8_gen2_support_i/pipe_clock_i/pipe_txoutclk_in
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_x8_gen2_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_x8_gen2_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=794, routed)         0.954     3.503    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y108       FDPE                                         r  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.555     2.948    
    SLICE_X203Y108       FDPE (Remov_fdpe_C_PRE)     -0.072     2.876    vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.630    





