---
title: "lithography"
layout: default-foundation-20210515
date: 2025-06-04
tags: [lithography]
---

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/foundation-sites@6.7.5/dist/css/foundation.min.css">

<div class="grid-container">
  <div class="callout">
    <h2>lithography</h2>
  </div>

  <div class="grid-x grid-margin-x small-up-1 medium-up-2 large-up-3">
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2012-10-24T00:00:00.000Z
        tags: semiconductors, lithography
        -->
        <div class="card-divider">
          <a href="https://blogs.nvidia.com/blog/tsmc-culitho-computational-lithography?es_id=5b01b96bd3&network=linkedin&source=everyonesocial&userID=cb2942a0-183f-4109-a412-0c64128275c3">TSMC and NVIDIA Transform Semiconductor Manufacturing With Accelerated Computing | NVIDIA Blog</a>
        </div>
        <div class="card-image">
          <img src="https://blogs.nvidia.com/wp-content/uploads/2024/10/tsmc-chip.jpg" alt="cover image" style="max-width: 100%;">
        </div>
        <div class="card-section">
          <p>TSMC is moving to production with the NVIDIA cuLitho computational lithography platform to accelerate manufacturing of advanced semiconductor chips.</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2019-09-24T00:00:00.000Z
        tags: lithography
        -->
        <div class="card-divider">
          <a href="https://newsroom.lamresearch.com/reducing-transistor-capacitance">Reducing Transistor Capacitance At The 5nm Node Using A Source/Drain Contact Recess</a>
        </div>
        <div class="card-section">
          <p>On how to reduce transistor capacitance at the 5nm node using a source/drain contact recess.</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2024-02-11T05:10:04.000Z
        tags: lithography, semiconductors
        -->
        <div class="card-divider">
          <a href="https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells">Application Specific Lithography: Avoiding Stochastic Defects and Image Imb</a>
        </div>
        <div class="card-image">
          <img src="https://semiwiki.com/wp-content/uploads/2024/01/Application-Specific-Lithography-1200x776.png" alt="cover image" style="max-width: 100%;">
        </div>
        <div class="card-section">
          <p>The discussion of any particular lithographic application often refers toâ€¦</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2023-03-21T18:51:49.000Z
        tags: gpus, lithography, machine-vision, semiconductors
        -->
        <div class="card-divider">
          <a href="https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho">Nvidia Tackles Chipmaking Process, Claims 40X Speed Up with cuLitho</a>
        </div>
        <div class="card-image">
          <img src="https://cdn.mos.cms.futurecdn.net/Vu6N9RDjut8Yy6FiGKNSCB-1200-80.png" alt="cover image" style="max-width: 100%;">
        </div>
        <div class="card-section">
          <p>Faster masks, less power.</p>
        </div>
      </div>
    </div>
  </div>
</div>
