[DSPTX_RFD_Init] RFD_REG_TXF_CFG[0x%x], RFD_TXF_EN[0x%x], RFD_REG_INTP_ON[0x%x], RFD_REG_DAC_CFG[0x%x], RFD_REG_MAIN_BIT_SEL[0x%x], RFD_REG_ET_DAC_CFG[0x%x], RFD_REG_ET_BIT_SELECT[0x%x], RFD_REG_TXF_DVALID_CLK[0x%x], RFD_TX_LTE_CLK_ON[0x%x]
[DSPTX_RFD_SLO_Init] ul_slca_in_config.rate[%d], RFD_REG_TXF_CFG[0x%x], RFD_TXF_EN[0x%x], RFD_REG_INTP_ON[0x%x], RFD_REG_DAC_CFG[0x%x], RFD_REG_MAIN_BIT_SEL[0x%x], RFD_REG_ET_DAC_CFG[0x%x], RFD_REG_ET_BIT_SELECT[0x%x], RFD_REG_TXF_DVALID_CLK[0x%x]
DSPTX_SetProcessTime. chip_name[0x%x], ifft_value_1_4MBW/10MBW/20MBW[0x%x][0x%x][0x%x], ifft_value_TDD_10MBW/20MBW[0x%x][0x%x], rach_value_10MBW[0x%x], rach_f4_value_10MBW[0x%x], lpm_status[%d], offset[%d]
RFD_UL_MCW_CLK_CTRL
TX FuncClk RESET. [Com], [Enc], [4GModTx0_Clk0], [4GModTx0_Clk1], [4GModTx1_Clk0], [4GModTx1_Clk1]. ul_rtg_cnt:0x%x
TXF_SLCA_FUNCCLK reset
[DAC_CTL][DSPTX_DACOnOffControl_SW] ADDR[0x%x] DATA[0x%x], [RFD_DAC_DIGI_IN] ADDR[0x%x] DATA[0x%x], ul_cc_idx/cmd[%02d], dac_idx[%d], RFD_DAC_CFG[0x%x], RFD_DAC_CTR_CM[0x%x], RFD_DAC_CTR_I[0x%x], RFD_DAC_CTR_Q[0x%x]
[DAC_CTL][DSPTX_ETDACStandByControl] ADDR[0x%x] DATA[0x%x], [RFD_DAC_DIGI_IN] ADDR[0x%x] DATA[0x%x], cmd[%d], dac_idx[%d], ul_cc_idx[%d]
[DAC_CTL][DSPTX_ETDACPowerDownControl] ADDR[0x%x] DATA[0x%x], [RFD_DAC_DIGI_IN] ADDR[0x%x] DATA[0x%x], ul_cc_idx/cmd[%02d], RFD_ET_DAC_CFG[0x%x][0x%x], RFD_DAC_CTR_CM[0x%x], RFD_DAC_CTR_I[0x%x], RFD_DAC_CTR_Q[0x%x]
[DSPTX_TXFOnOffControl] RFD_TXF_EN[0x%x], RFD_TXF_DVALID_CLK[0x%x], ulX_valid_clk[0x%x], RFD_LINK_CTRL[0x%x], MCW_CTRLS_0_UL_FIFO_EN_x[0x%x], MCW_CTRLS_0_UL_VALID_x[0x%x], cmd[%d], filter_idx[%d], ul_cc_idx[%d], NrOnStatus[%d]
