Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  1 16:04:50 2023
| Host         : WH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BASYS_Processor_timing_summary_routed.rpt -rpx BASYS_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : BASYS_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 139 register/latch pins with no clock driven by root clock pin: d/state_reg[0][0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: d/state_reg[0][1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 918 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.656        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.656        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  dc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    dc/count_reg[12]_i_1_n_1
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.536 r  dc/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.536    dc/count_reg[16]_i_1_n_7
    SLICE_X64Y62         FDRE                                         r  dc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    dc/CLK
    SLICE_X64Y62         FDRE                                         r  dc/count_reg[17]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)        0.109    15.192    dc/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.213 r  dc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    dc/count_reg[12]_i_1_n_1
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.432 r  dc/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.432    dc/count_reg[16]_i_1_n_8
    SLICE_X64Y62         FDRE                                         r  dc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    dc/CLK
    SLICE_X64Y62         FDRE                                         r  dc/count_reg[16]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)        0.109    15.192    dc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  dc/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.419    dc/count_reg[12]_i_1_n_7
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    14.847    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[13]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.193    dc/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.411 r  dc/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.411    dc/count_reg[12]_i_1_n_5
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    14.847    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[15]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.193    dc/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.335 r  dc/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.335    dc/count_reg[12]_i_1_n_6
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    14.847    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.193    dc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.096 r  dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    dc/count_reg[8]_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.315 r  dc/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.315    dc/count_reg[12]_i_1_n_8
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    14.847    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[12]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.109    15.193    dc/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.302 r  dc/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.302    dc/count_reg[8]_i_1_n_7
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[9]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.194    dc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.294 r  dc/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.294    dc/count_reg[8]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.194    dc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.218 r  dc/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.218    dc/count_reg[8]_i_1_n_6
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.194    dc/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dc/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.205    dc/count_reg_n_1_[1]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.862 r  dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    dc/count_reg[0]_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    dc/count_reg[4]_i_1_n_1
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.198 r  dc/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.198    dc/count_reg[8]_i_1_n_8
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[8]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.109    15.194    dc/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    dc/count_reg_n_1_[10]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  dc/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    dc/count_reg[8]_i_1_n_6
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.753    dc/count_reg_n_1_[14]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  dc/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    dc/count_reg[12]_i_1_n_6
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    dc/count_reg_n_1_[6]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  dc/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    dc/count_reg[4]_i_1_n_6
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    dc/count_reg_n_1_[10]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  dc/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    dc/count_reg[8]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y60         FDRE                                         r  dc/count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.753    dc/count_reg_n_1_[14]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  dc/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    dc/count_reg[12]_i_1_n_5
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    dc/count_reg_n_1_[6]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  dc/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    dc/count_reg[4]_i_1_n_5
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dc/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.802    dc/count_reg_n_1_[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  dc/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.847    dc/count[0]_i_2_n_1
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  dc/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    dc/count_reg[0]_i_1_n_8
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    dc/CLK
    SLICE_X64Y58         FDRE                                         r  dc/count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.809    dc/count_reg_n_1_[12]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  dc/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    dc/count_reg[12]_i_1_n_8
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.810    dc/count_reg_n_1_[4]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  dc/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    dc/count_reg[4]_i_1_n_8
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.990    dc/CLK
    SLICE_X64Y59         FDRE                                         r  dc/count_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dc/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dc/count_reg[13]/Q
                         net (fo=1, routed)           0.175     1.813    dc/count_reg_n_1_[13]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.924 r  dc/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.924    dc/count_reg[12]_i_1_n_7
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.989    dc/CLK
    SLICE_X64Y61         FDRE                                         r  dc/count_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.608    dc/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   d/state_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   d/state_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58   dc/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y60   dc/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y60   dc/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y60   dc/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   dc/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   dc/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   dc/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   dc/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   dc/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   dc/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   dc/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   dc/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   dc/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   dc/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   dc/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   dc/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   dc/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   d/state_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   dc/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y60   dc/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y60   dc/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y60   dc/count_reg[9]/C



