// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SHA1ProcessMessageBlock_Swapping (
        B,
        B_r,
        D,
        E,
        A,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1F = 32'b11111;

input  [31:0] B;
input  [31:0] B_r;
input  [31:0] D;
input  [31:0] E;
input  [31:0] A;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;

wire   [1:0] tmp_fu_52_p1;
wire   [29:0] tmp_64_i_fu_56_p4;
wire   [31:0] C_write_assign_fu_66_p3;

assign C_write_assign_fu_66_p3 = {{tmp_fu_52_p1}, {tmp_64_i_fu_56_p4}};

assign ap_return_0 = E;

assign ap_return_1 = A;

assign ap_return_2 = B;

assign ap_return_3 = C_write_assign_fu_66_p3;

assign ap_return_4 = D;

assign tmp_64_i_fu_56_p4 = {{B_r[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_fu_52_p1 = B_r[1:0];

endmodule //SHA1ProcessMessageBlock_Swapping
