// Seed: 1684846730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_0 #(
    parameter id_20 = 32'd26,
    parameter id_24 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  inout wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  input wire _id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire _id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_20 : id_24] id_43;
  supply0 id_44;
  logic [-1 : -1] id_45;
  parameter id_46 = 1;
  wire [1 : ""] id_47;
  assign id_44 = -1'b0;
  module_0 modCall_1 (
      id_42,
      id_3,
      id_26,
      id_46
  );
endmodule
