$date
	Mon May  8 23:53:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_seq $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module SEQ $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % NS [0:1] $end
$var reg 2 & PS [0:1] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0x %
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b1 %
0$
#15
b1 &
1"
0#
#20
0"
#25
1"
#30
0"
#32
b10 %
1$
#35
b11 %
b10 &
1"
#40
0"
#45
b0 %
b11 &
1"
#50
0"
#52
1!
b1 %
0$
#55
0!
b1 &
1"
#60
0"
#62
b10 %
1$
#65
b11 %
b10 &
1"
#70
0"
#75
b0 %
b11 &
1"
#80
0"
#82
1!
b1 %
0$
#85
0!
b1 &
1"
#90
0"
#95
1"
#100
0"
#102
b10 %
1$
#105
b11 %
b10 &
1"
#110
0"
#115
b0 %
b11 &
1"
#120
0"
#122
1!
b1 %
0$
#125
0!
b1 &
1"
#130
0"
#132
