<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p863" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_863{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_863{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_863{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_863{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_863{left:96px;bottom:1035px;letter-spacing:0.14px;}
#t6_863{left:168px;bottom:1035px;letter-spacing:0.15px;word-spacing:0.05px;}
#t7_863{left:96px;bottom:999px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t8_863{left:96px;bottom:968px;}
#t9_863{left:124px;bottom:968px;letter-spacing:-0.02px;word-spacing:-0.27px;}
#ta_863{left:96px;bottom:941px;}
#tb_863{left:124px;bottom:941px;}
#tc_863{left:131px;bottom:941px;letter-spacing:0.07px;}
#td_863{left:147px;bottom:941px;letter-spacing:0.1px;word-spacing:-0.46px;}
#te_863{left:163px;bottom:941px;}
#tf_863{left:170px;bottom:941px;letter-spacing:0.17px;word-spacing:-0.44px;}
#tg_863{left:263px;bottom:941px;letter-spacing:0.17px;}
#th_863{left:96px;bottom:913px;}
#ti_863{left:124px;bottom:913px;letter-spacing:-0.05px;word-spacing:-0.24px;}
#tj_863{left:96px;bottom:886px;}
#tk_863{left:124px;bottom:886px;letter-spacing:0.19px;}
#tl_863{left:154px;bottom:886px;}
#tm_863{left:163px;bottom:886px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tn_863{left:96px;bottom:858px;}
#to_863{left:124px;bottom:858px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_863{left:96px;bottom:831px;}
#tq_863{left:124px;bottom:831px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tr_863{left:96px;bottom:803px;}
#ts_863{left:124px;bottom:803px;letter-spacing:0.16px;word-spacing:-0.45px;}
#tt_863{left:96px;bottom:763px;letter-spacing:0.13px;}
#tu_863{left:173px;bottom:763px;letter-spacing:0.12px;word-spacing:0.04px;}
#tv_863{left:96px;bottom:731px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tw_863{left:96px;bottom:710px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_863{left:96px;bottom:679px;}
#ty_863{left:124px;bottom:679px;letter-spacing:0.11px;}
#tz_863{left:271px;bottom:679px;letter-spacing:0.17px;}
#t10_863{left:302px;bottom:679px;letter-spacing:0.02px;}
#t11_863{left:427px;bottom:679px;letter-spacing:0.14px;}
#t12_863{left:495px;bottom:679px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t13_863{left:124px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t14_863{left:124px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t15_863{left:124px;bottom:615px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t16_863{left:124px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.88px;}
#t17_863{left:124px;bottom:572px;letter-spacing:0.06px;word-spacing:-0.39px;}
#t18_863{left:96px;bottom:545px;}
#t19_863{left:124px;bottom:545px;letter-spacing:0.09px;}
#t1a_863{left:236px;bottom:545px;letter-spacing:0.17px;}
#t1b_863{left:267px;bottom:545px;letter-spacing:0.04px;word-spacing:-1.09px;}
#t1c_863{left:442px;bottom:545px;letter-spacing:0.13px;word-spacing:-1.14px;}
#t1d_863{left:124px;bottom:523px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t1e_863{left:124px;bottom:502px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1f_863{left:124px;bottom:481px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1g_863{left:96px;bottom:445px;letter-spacing:0.13px;word-spacing:-1.04px;}
#t1h_863{left:96px;bottom:424px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1i_863{left:96px;bottom:403px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1j_863{left:96px;bottom:381px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1k_863{left:96px;bottom:346px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1l_863{left:96px;bottom:325px;letter-spacing:0.12px;word-spacing:-0.71px;}
#t1m_863{left:96px;bottom:303px;letter-spacing:0.13px;word-spacing:-1.11px;}
#t1n_863{left:96px;bottom:282px;letter-spacing:0.12px;word-spacing:-0.61px;}
#t1o_863{left:96px;bottom:261px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1p_863{left:96px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1q_863{left:96px;bottom:218px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1r_863{left:96px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.93px;}
#t1s_863{left:96px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1t_863{left:96px;bottom:154px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1u_863{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_863{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_863{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_863{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_863{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s5_863{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_863{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_863{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_863{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_863{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts863" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg863Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg863" style="-webkit-user-select: none;"><object width="935" height="1210" data="863/863.svg" type="image/svg+xml" id="pdf863" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_863" class="t s1_863">Software Debug and Performance Resources </span><span id="t2_863" class="t s2_863">408 </span>
<span id="t3_863" class="t s3_863">24593—Rev. 3.41—June 2023 </span><span id="t4_863" class="t s3_863">AMD64 Technology </span>
<span id="t5_863" class="t s4_863">13.1.6 </span><span id="t6_863" class="t s4_863">Control-Transfer Breakpoint Features </span>
<span id="t7_863" class="t s5_863">A control transfers is accomplished by using one of following instructions: </span>
<span id="t8_863" class="t s6_863">• </span><span id="t9_863" class="t s5_863">JMP, CALL, RET </span>
<span id="ta_863" class="t s6_863">• </span><span id="tb_863" class="t s5_863">J</span><span id="tc_863" class="t s7_863">cc</span><span id="td_863" class="t s5_863">, J</span><span id="te_863" class="t s7_863">r</span><span id="tf_863" class="t s5_863">CXZ, LOOP</span><span id="tg_863" class="t s7_863">cc </span>
<span id="th_863" class="t s6_863">• </span><span id="ti_863" class="t s5_863">JMPF, CALLF, RETF </span>
<span id="tj_863" class="t s6_863">• </span><span id="tk_863" class="t s5_863">INT</span><span id="tl_863" class="t s7_863">n</span><span id="tm_863" class="t s5_863">, INT 3, INTO, ICEBP </span>
<span id="tn_863" class="t s6_863">• </span><span id="to_863" class="t s5_863">Exceptions, IRET </span>
<span id="tp_863" class="t s6_863">• </span><span id="tq_863" class="t s5_863">SYSCALL, SYSRET, SYSENTER, SYSEXIT </span>
<span id="tr_863" class="t s6_863">• </span><span id="ts_863" class="t s5_863">INTR, NMI, SMI, RSM </span>
<span id="tt_863" class="t s8_863">13.1.6.1 </span><span id="tu_863" class="t s8_863">Recording Control Transfers </span>
<span id="tv_863" class="t s5_863">Software enables control-transfer recording by setting DebugCtl[LBR] to 1. When this bit is set, the </span>
<span id="tw_863" class="t s5_863">processor updates the recording MSRs automatically when control transfers occur: </span>
<span id="tx_863" class="t s6_863">• </span><span id="ty_863" class="t s7_863">LastBranchFromIP </span><span id="tz_863" class="t s7_863">and </span><span id="t10_863" class="t s7_863">LastBranchToIP </span><span id="t11_863" class="t s7_863">Registers</span><span id="t12_863" class="t s5_863">—On branch instructions, the </span>
<span id="t13_863" class="t s5_863">LastBranchFromIP register is loaded with the segment offset of the branch instruction, and the </span>
<span id="t14_863" class="t s5_863">LastBranchToIP register is loaded with the first instruction to be executed after the branch. On </span>
<span id="t15_863" class="t s5_863">interrupts and exceptions, the LastBranchFromIP register is loaded with the segment offset of the </span>
<span id="t16_863" class="t s5_863">interrupted instruction, and the LastBranchToIP register is loaded with the offset of the interrupt or </span>
<span id="t17_863" class="t s5_863">exception handler. </span>
<span id="t18_863" class="t s6_863">• </span><span id="t19_863" class="t s7_863">LastIntFromIP </span><span id="t1a_863" class="t s7_863">and </span><span id="t1b_863" class="t s7_863">LastIntToIP Registers—</span><span id="t1c_863" class="t s5_863">The processor loads these from the LastBranchFromIP </span>
<span id="t1d_863" class="t s5_863">register and the LastBranchToIP register, respectively, when most interrupts and exceptions are </span>
<span id="t1e_863" class="t s5_863">taken. These two registers are not updated, however, when #DB or #MC exceptions are taken, or </span>
<span id="t1f_863" class="t s5_863">the ICEBP instruction is executed. </span>
<span id="t1g_863" class="t s5_863">The processor automatically disables control-transfer recording when a debug exception (#DB) occurs </span>
<span id="t1h_863" class="t s5_863">by clearing DebugCtl[LBR] to 0. The contents of the control-transfer recording MSRs are not altered </span>
<span id="t1i_863" class="t s5_863">by the processor when the #DB occurs. Before exiting the debug-exception handler, software can set </span>
<span id="t1j_863" class="t s5_863">DebugCtl[LBR] to 1 to re-enable the recording mechanism. </span>
<span id="t1k_863" class="t s5_863">Debuggers can trace a control transfer backward from a bug to its source using the recording MSRs </span>
<span id="t1l_863" class="t s5_863">and the breakpoint-address registers. The debug handler does this by updating the breakpoint registers </span>
<span id="t1m_863" class="t s5_863">from the recording MSRs after a #DB exception occurs, and restarting the program. The program takes </span>
<span id="t1n_863" class="t s5_863">a #DB exception on the previous control transfer, and this process can be repeated. The debug handler </span>
<span id="t1o_863" class="t s5_863">cannot simply copy the contents of the recording MSR into the breakpoint-address register. The </span>
<span id="t1p_863" class="t s5_863">recording MSRs hold segment offsets, while the debug registers hold virtual (linear) addresses. The </span>
<span id="t1q_863" class="t s5_863">debug handler must calculate the virtual address by reading the code-segment selector (CS) from the </span>
<span id="t1r_863" class="t s5_863">interrupt-handler stack, then reading the segment-base address from the CS descriptor, and adding that </span>
<span id="t1s_863" class="t s5_863">base address to the offset in the recording MSR. The calculated virtual-address can then be used as a </span>
<span id="t1t_863" class="t s5_863">breakpoint address. </span>
<span id="t1u_863" class="t s9_863">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
