0.6
2018.2
Jun 14 2018
20:41:02
A:/AUC/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v,1710254401,verilog,,,,RCA_tb2,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v,1710255514,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v,,TOP_tb,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v,,DFlipFlop,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v,,ImmGen,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v,,nBitRegister,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v,,sl1,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v,1710255193,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v,,n_bit_RCA,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v,,Mux2x1,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v,,Full_Adder,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v,,mMuxes,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v,1710255188,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v,,ALU,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v,,ALUcu,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v,,cu,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v,1710253580,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v,,mux16x1,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v,,regFile,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v,1710252930,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v,,DataMem,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v,1710250243,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v,,InstMem,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v,,BCD,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v,1710226861,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v,,F_Dig_7_dig,,,,,,,,
A:/AUC/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v,1710254094,verilog,,A:/AUC/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v,,TOP,,,,,,,,
