<profile>

<section name = "Vitis HLS Report for 'chan_est_top_Pipeline_weight_out'" level="0">
<item name = "Date">Sat Feb 28 15:53:58 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">chan_est</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.951 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 13.650 us, 13.650 us, 4097, 4097, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- weight_out">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 163, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="idx_2_fu_218_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln283_fu_212_p2">icmp, 0, 0, 21, 13, 14</column>
<column name="w_last_fu_256_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="select_ln289_1_fu_274_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln289_2_fu_281_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln289_fu_267_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln290_1_fu_295_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln290_2_fu_302_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln290_fu_288_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_idx_1">9, 2, 13, 26</column>
<column name="idx_fu_78">9, 2, 13, 26</column>
<column name="weight_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="idx_fu_78">13, 0, 13, 0</column>
<column name="select_ln289_2_reg_386">16, 0, 16, 0</column>
<column name="select_ln290_2_reg_391">16, 0, 16, 0</column>
<column name="tmp_1_reg_355">1, 0, 1, 0</column>
<column name="tmp_reg_347">1, 0, 1, 0</column>
<column name="w_last_reg_381">1, 0, 1, 0</column>
<column name="w_last_reg_381_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chan_est_top_Pipeline_weight_out, return value</column>
<column name="weight_stream_TREADY">in, 1, axis, weight_stream_V_data_V, pointer</column>
<column name="weight_stream_TDATA">out, 32, axis, weight_stream_V_data_V, pointer</column>
<column name="w_re_address0">out, 10, ap_memory, w_re, array</column>
<column name="w_re_ce0">out, 1, ap_memory, w_re, array</column>
<column name="w_re_q0">in, 16, ap_memory, w_re, array</column>
<column name="w_re_1_address0">out, 10, ap_memory, w_re_1, array</column>
<column name="w_re_1_ce0">out, 1, ap_memory, w_re_1, array</column>
<column name="w_re_1_q0">in, 16, ap_memory, w_re_1, array</column>
<column name="w_re_2_address0">out, 10, ap_memory, w_re_2, array</column>
<column name="w_re_2_ce0">out, 1, ap_memory, w_re_2, array</column>
<column name="w_re_2_q0">in, 16, ap_memory, w_re_2, array</column>
<column name="w_re_3_address0">out, 10, ap_memory, w_re_3, array</column>
<column name="w_re_3_ce0">out, 1, ap_memory, w_re_3, array</column>
<column name="w_re_3_q0">in, 16, ap_memory, w_re_3, array</column>
<column name="w_im_address0">out, 10, ap_memory, w_im, array</column>
<column name="w_im_ce0">out, 1, ap_memory, w_im, array</column>
<column name="w_im_q0">in, 16, ap_memory, w_im, array</column>
<column name="w_im_1_address0">out, 10, ap_memory, w_im_1, array</column>
<column name="w_im_1_ce0">out, 1, ap_memory, w_im_1, array</column>
<column name="w_im_1_q0">in, 16, ap_memory, w_im_1, array</column>
<column name="w_im_2_address0">out, 10, ap_memory, w_im_2, array</column>
<column name="w_im_2_ce0">out, 1, ap_memory, w_im_2, array</column>
<column name="w_im_2_q0">in, 16, ap_memory, w_im_2, array</column>
<column name="w_im_3_address0">out, 10, ap_memory, w_im_3, array</column>
<column name="w_im_3_ce0">out, 1, ap_memory, w_im_3, array</column>
<column name="w_im_3_q0">in, 16, ap_memory, w_im_3, array</column>
<column name="weight_stream_TVALID">out, 1, axis, weight_stream_V_last_V, pointer</column>
<column name="weight_stream_TLAST">out, 1, axis, weight_stream_V_last_V, pointer</column>
<column name="weight_stream_TKEEP">out, 4, axis, weight_stream_V_keep_V, pointer</column>
<column name="weight_stream_TSTRB">out, 4, axis, weight_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
