<?xml version="1.0" encoding="UTF-8"?>
<cache-config>
	<!-- DOCUMENTATION
		https://docs.xilinx.com/v/u/en-US/ds891-zynq-ultrascale-plus-overview
		https://developer.arm.com/documentation/ddi0500/e/level-1-memory-system/about-the-l1-memory-system
		https://developer.arm.com/documentation/ddi0500/e/level-2-memory-system/about-the-l2-memory-system
	-->
	<dcache> <!-- 32 KB, 64 B/line, 4-WAY data cache -  doc: 1,19-->
		<block_bits>6</block_bits>
		<way_bits>2</way_bits>
		<row_bits>7</row_bits>
		<next id="L2"> <!-- 1 MB 64 B/line, 16-way set-associative Level 2 cache -->
			<block_bits>6</block_bits>
			<row_bits>10</row_bits>
			<way_bits>4</way_bits>
		</next>
	</dcache>
	
	<icache> <!-- 32 KB, 64 B/line, 2-WAY instruction cache -  doc: 1,19 -->
		<block_bits>6</block_bits>
		<way_bits>1</way_bits>
		<row_bits>8</row_bits>
		<next ref="L2"/>
	</icache>
</cache-config>