
# Table of Contents

1.  [Due Date](#orge93b6ee)
2.  [Goal](#orgdc50a8c)
3.  [Testing](#org0a3f2e6)



<a id="orge93b6ee"></a>

# Due Date

-   2/21 Integer Pipeline
-   2/25 Floating Point Pipeline


<a id="orgdc50a8c"></a>

# Goal

-   Design and implement c/c++ cycle-accurate simulator of a 5-stage MIPS-like pipelined processor


<a id="org0a3f2e6"></a>

# Testing

-   Code will be tested on grendel.ece.ncsu.edu linux machine

