tst r0, #12 
mvnne r1, r2 
lsr r3, r1, #5 
add r0, r3, r1 
lsl r0, r0, #9 
