

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_176_11'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_11  |     4111|     4111|        17|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln11_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln11_2"   --->   Operation 21 'read' 'trunc_ln11_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_inv_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %n_inv"   --->   Operation 22 'read' 'n_inv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc282"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [Crypto.cpp:176]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%icmp_ln176 = icmp_eq  i13 %i_4, i13 4096" [Crypto.cpp:176]   --->   Operation 27 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.67ns)   --->   "%add_ln176 = add i13 %i_4, i13 1" [Crypto.cpp:176]   --->   Operation 28 'add' 'add_ln176' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc282.split, void %VITIS_LOOP_181_13.preheader.exitStub" [Crypto.cpp:176]   --->   Operation 29 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_9_cast = zext i13 %i_4" [Crypto.cpp:176]   --->   Operation 30 'zext' 'i_9_cast' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_9_cast" [Crypto.cpp:177]   --->   Operation 31 'getelementptr' 'DataTemp_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 32 'load' 'DataTemp_load' <Predicate = (!icmp_ln176)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln176 = store i13 %add_ln176, i13 %i" [Crypto.cpp:176]   --->   Operation 33 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 34 'load' 'DataTemp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 35 [14/14] (5.58ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 35 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 36 [13/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 36 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.65>
ST_5 : Operation 37 [12/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 37 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 38 [11/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 39 [10/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 39 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 40 [9/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 40 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 41 [8/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 41 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 42 [7/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 42 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 43 [6/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 43 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 44 [5/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 44 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.65>
ST_13 : Operation 45 [4/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 45 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 46 [3/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 46 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 47 [2/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 47 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.21>
ST_16 : Operation 48 [1/14] (4.21ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 48 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln176 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:176]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Crypto.cpp:176]   --->   Operation 50 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %call_ret, i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 51 'store' 'store_ln177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc282" [Crypto.cpp:176]   --->   Operation 52 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', Crypto.cpp:176) on local variable 'i' [10]  (0.000 ns)
	'add' operation ('add_ln176', Crypto.cpp:176) [13]  (1.679 ns)
	'store' operation ('store_ln176', Crypto.cpp:176) of variable 'add_ln176', Crypto.cpp:176 on local variable 'i' [23]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('DataTemp_load', Crypto.cpp:177) on array 'DataTemp' [20]  (3.254 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.580 ns)

 <State 4>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 5>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 6>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 7>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 8>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 9>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 10>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 11>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 12>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 13>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 14>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 15>: 5.655ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (5.655 ns)

 <State 16>: 4.218ns
The critical path consists of the following:
	'call' operation ('call_ret', Crypto.cpp:177) to 'MUL_MOD.1' [21]  (4.218 ns)

 <State 17>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln177', Crypto.cpp:177) of variable 'call_ret', Crypto.cpp:177 on array 'DataTemp' [22]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
