
Remote_Hydrophone_Sys_Rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104fc  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013260  080107b0  080107b0  000207b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08023a10  08023a10  00033a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023a18  08023a18  00033a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08023a1c  08023a1c  00033a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  24000000  08023a20  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00012bc0  2400007c  08023a9c  0004007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24012c3c  08023a9c  00042c3c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0004007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002f8d5  00000000  00000000  000400aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000523a  00000000  00000000  0006f97f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e48  00000000  00000000  00074bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001c68  00000000  00000000  00076a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005417  00000000  00000000  00078670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000268c3  00000000  00000000  0007da87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016097f  00000000  00000000  000a434a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000c5  00000000  00000000  00204cc9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000821c  00000000  00000000  00204d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loc    000038ec  00000000  00000000  0020cfac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400007c 	.word	0x2400007c
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08010794 	.word	0x08010794

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000080 	.word	0x24000080
 80002ec:	08010794 	.word	0x08010794

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f8:	f001 f806 	bl	8001608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fc:	f000 f878 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000600:	f000 fa8e 	bl	8000b20 <MX_GPIO_Init>
  MX_DMA_Init();
 8000604:	f000 fa6c 	bl	8000ae0 <MX_DMA_Init>
  MX_USB_OTG_HS_USB_Init();
 8000608:	f000 fa62 	bl	8000ad0 <MX_USB_OTG_HS_USB_Init>
  MX_ADC1_Init();
 800060c:	f000 f8ee 	bl	80007ec <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000610:	f000 fa12 	bl	8000a38 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000614:	f000 f964 	bl	80008e0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8000618:	4823      	ldr	r0, [pc, #140]	; (80006a8 <main+0xb4>)
 800061a:	f008 ffc9 	bl	80095b0 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 800061e:	2100      	movs	r1, #0
 8000620:	4821      	ldr	r0, [pc, #132]	; (80006a8 <main+0xb4>)
 8000622:	f009 f90f 	bl	8009844 <HAL_TIM_OC_Start>

  float32_t maxValue;

  // Initialize RFFT
  arm_rfft_fast_init_f32(&fft_handler, adc_buff_size);
 8000626:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800062a:	4820      	ldr	r0, [pc, #128]	; (80006ac <main+0xb8>)
 800062c:	f00f f832 	bl	800f694 <arm_rfft_fast_init_f32>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000630:	f00b fc6e 	bl	800bf10 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioCapSem01 */
  AudioCapSem01Handle = osSemaphoreNew(1, 1, &AudioCapSem01_attributes);
 8000634:	4a1e      	ldr	r2, [pc, #120]	; (80006b0 <main+0xbc>)
 8000636:	2101      	movs	r1, #1
 8000638:	2001      	movs	r0, #1
 800063a:	f00b fd60 	bl	800c0fe <osSemaphoreNew>
 800063e:	4603      	mov	r3, r0
 8000640:	4a1c      	ldr	r2, [pc, #112]	; (80006b4 <main+0xc0>)
 8000642:	6013      	str	r3, [r2, #0]

  /* creation of FFTSem02 */
  FFTSem02Handle = osSemaphoreNew(1, 1, &FFTSem02_attributes);
 8000644:	4a1c      	ldr	r2, [pc, #112]	; (80006b8 <main+0xc4>)
 8000646:	2101      	movs	r1, #1
 8000648:	2001      	movs	r0, #1
 800064a:	f00b fd58 	bl	800c0fe <osSemaphoreNew>
 800064e:	4603      	mov	r3, r0
 8000650:	4a1a      	ldr	r2, [pc, #104]	; (80006bc <main+0xc8>)
 8000652:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */

  // Initialize FFTSem value to 0 before starting code
  osSemaphoreAcquire(FFTSem02Handle, osWaitForever);
 8000654:	4b19      	ldr	r3, [pc, #100]	; (80006bc <main+0xc8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800065c:	4618      	mov	r0, r3
 800065e:	f00b fdd7 	bl	800c210 <osSemaphoreAcquire>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000662:	4a17      	ldr	r2, [pc, #92]	; (80006c0 <main+0xcc>)
 8000664:	2100      	movs	r1, #0
 8000666:	4817      	ldr	r0, [pc, #92]	; (80006c4 <main+0xd0>)
 8000668:	f00b fc9c 	bl	800bfa4 <osThreadNew>
 800066c:	4603      	mov	r3, r0
 800066e:	4a16      	ldr	r2, [pc, #88]	; (80006c8 <main+0xd4>)
 8000670:	6013      	str	r3, [r2, #0]

  /* creation of AudioCapTask */
  AudioCapTaskHandle = osThreadNew(StartAudioCapTask, NULL, &AudioCapTask_attributes);
 8000672:	4a16      	ldr	r2, [pc, #88]	; (80006cc <main+0xd8>)
 8000674:	2100      	movs	r1, #0
 8000676:	4816      	ldr	r0, [pc, #88]	; (80006d0 <main+0xdc>)
 8000678:	f00b fc94 	bl	800bfa4 <osThreadNew>
 800067c:	4603      	mov	r3, r0
 800067e:	4a15      	ldr	r2, [pc, #84]	; (80006d4 <main+0xe0>)
 8000680:	6013      	str	r3, [r2, #0]

  /* creation of FFTTask */
  FFTTaskHandle = osThreadNew(StartFFTTask, NULL, &FFTTask_attributes);
 8000682:	4a15      	ldr	r2, [pc, #84]	; (80006d8 <main+0xe4>)
 8000684:	2100      	movs	r1, #0
 8000686:	4815      	ldr	r0, [pc, #84]	; (80006dc <main+0xe8>)
 8000688:	f00b fc8c 	bl	800bfa4 <osThreadNew>
 800068c:	4603      	mov	r3, r0
 800068e:	4a14      	ldr	r2, [pc, #80]	; (80006e0 <main+0xec>)
 8000690:	6013      	str	r3, [r2, #0]

  /* creation of RecordTask */
  RecordTaskHandle = osThreadNew(StartRecordTask, NULL, &RecordTask_attributes);
 8000692:	4a14      	ldr	r2, [pc, #80]	; (80006e4 <main+0xf0>)
 8000694:	2100      	movs	r1, #0
 8000696:	4814      	ldr	r0, [pc, #80]	; (80006e8 <main+0xf4>)
 8000698:	f00b fc84 	bl	800bfa4 <osThreadNew>
 800069c:	4603      	mov	r3, r0
 800069e:	4a13      	ldr	r2, [pc, #76]	; (80006ec <main+0xf8>)
 80006a0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006a2:	f00b fc59 	bl	800bf58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <main+0xb2>
 80006a8:	24000174 	.word	0x24000174
 80006ac:	2400e284 	.word	0x2400e284
 80006b0:	080108a4 	.word	0x080108a4
 80006b4:	24000264 	.word	0x24000264
 80006b8:	080108b4 	.word	0x080108b4
 80006bc:	24000268 	.word	0x24000268
 80006c0:	08010814 	.word	0x08010814
 80006c4:	08000f45 	.word	0x08000f45
 80006c8:	24000254 	.word	0x24000254
 80006cc:	08010838 	.word	0x08010838
 80006d0:	08000f59 	.word	0x08000f59
 80006d4:	24000258 	.word	0x24000258
 80006d8:	0801085c 	.word	0x0801085c
 80006dc:	08000fed 	.word	0x08000fed
 80006e0:	2400025c 	.word	0x2400025c
 80006e4:	08010880 	.word	0x08010880
 80006e8:	0800104d 	.word	0x0800104d
 80006ec:	24000260 	.word	0x24000260

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b09c      	sub	sp, #112	; 0x70
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fa:	224c      	movs	r2, #76	; 0x4c
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f00f ff8e 	bl	8010620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2220      	movs	r2, #32
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f00f ff88 	bl	8010620 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000710:	4b34      	ldr	r3, [pc, #208]	; (80007e4 <SystemClock_Config+0xf4>)
 8000712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000716:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800071a:	2004      	movs	r0, #4
 800071c:	f005 fa8c 	bl	8005c38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000720:	2300      	movs	r3, #0
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <SystemClock_Config+0xf8>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a2f      	ldr	r2, [pc, #188]	; (80007e8 <SystemClock_Config+0xf8>)
 800072a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <SystemClock_Config+0xf8>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800073c:	bf00      	nop
 800073e:	4b2a      	ldr	r3, [pc, #168]	; (80007e8 <SystemClock_Config+0xf8>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800074a:	d1f8      	bne.n	800073e <SystemClock_Config+0x4e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800074c:	4b25      	ldr	r3, [pc, #148]	; (80007e4 <SystemClock_Config+0xf4>)
 800074e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000750:	f023 0303 	bic.w	r3, r3, #3
 8000754:	4a23      	ldr	r2, [pc, #140]	; (80007e4 <SystemClock_Config+0xf4>)
 8000756:	f043 0302 	orr.w	r3, r3, #2
 800075a:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800075c:	2321      	movs	r3, #33	; 0x21
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000760:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000764:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000766:	2301      	movs	r3, #1
 8000768:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076a:	2302      	movs	r3, #2
 800076c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076e:	2302      	movs	r3, #2
 8000770:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000772:	2301      	movs	r3, #1
 8000774:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000776:	2318      	movs	r3, #24
 8000778:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800077a:	2302      	movs	r3, #2
 800077c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800077e:	2304      	movs	r3, #4
 8000780:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000782:	2302      	movs	r3, #2
 8000784:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000786:	230c      	movs	r3, #12
 8000788:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800078a:	2300      	movs	r3, #0
 800078c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000796:	4618      	mov	r0, r3
 8000798:	f005 faa8 	bl	8005cec <HAL_RCC_OscConfig>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80007a2:	f000 fc6a 	bl	800107a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	233f      	movs	r3, #63	; 0x3f
 80007a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007aa:	2303      	movs	r3, #3
 80007ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007b6:	2340      	movs	r3, #64	; 0x40
 80007b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007ba:	2340      	movs	r3, #64	; 0x40
 80007bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007c4:	2340      	movs	r3, #64	; 0x40
 80007c6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2102      	movs	r1, #2
 80007cc:	4618      	mov	r0, r3
 80007ce:	f005 febf 	bl	8006550 <HAL_RCC_ClockConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0xec>
  {
    Error_Handler();
 80007d8:	f000 fc4f 	bl	800107a <Error_Handler>
  }
}
 80007dc:	bf00      	nop
 80007de:	3770      	adds	r7, #112	; 0x70
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	58024400 	.word	0x58024400
 80007e8:	58024800 	.word	0x58024800

080007ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	; 0x28
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
 800080c:	615a      	str	r2, [r3, #20]
 800080e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000810:	4b30      	ldr	r3, [pc, #192]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000812:	4a31      	ldr	r2, [pc, #196]	; (80008d8 <MX_ADC1_Init+0xec>)
 8000814:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000816:	4b2f      	ldr	r3, [pc, #188]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000818:	2200      	movs	r2, #0
 800081a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800081c:	4b2d      	ldr	r3, [pc, #180]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000822:	4b2c      	ldr	r3, [pc, #176]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000824:	2200      	movs	r2, #0
 8000826:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000828:	4b2a      	ldr	r3, [pc, #168]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800082a:	2204      	movs	r2, #4
 800082c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800082e:	4b29      	ldr	r3, [pc, #164]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000830:	2200      	movs	r2, #0
 8000832:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000834:	4b27      	ldr	r3, [pc, #156]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000836:	2200      	movs	r2, #0
 8000838:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800083a:	4b26      	ldr	r3, [pc, #152]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800083c:	2201      	movs	r2, #1
 800083e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000840:	4b24      	ldr	r3, [pc, #144]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000842:	2200      	movs	r2, #0
 8000844:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000846:	4b23      	ldr	r3, [pc, #140]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000848:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 800084c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000850:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000854:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8000856:	4b1f      	ldr	r3, [pc, #124]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000858:	2201      	movs	r2, #1
 800085a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800085c:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800085e:	2200      	movs	r2, #0
 8000860:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000862:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000864:	2200      	movs	r2, #0
 8000866:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000868:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800086a:	2200      	movs	r2, #0
 800086c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000870:	4818      	ldr	r0, [pc, #96]	; (80008d4 <MX_ADC1_Init+0xe8>)
 8000872:	f001 f95d 	bl	8001b30 <HAL_ADC_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800087c:	f000 fbfd 	bl	800107a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000880:	2300      	movs	r3, #0
 8000882:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	4619      	mov	r1, r3
 800088a:	4812      	ldr	r0, [pc, #72]	; (80008d4 <MX_ADC1_Init+0xe8>)
 800088c:	f002 f9da 	bl	8002c44 <HAL_ADCEx_MultiModeConfigChannel>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000896:	f000 fbf0 	bl	800107a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800089a:	4b10      	ldr	r3, [pc, #64]	; (80008dc <MX_ADC1_Init+0xf0>)
 800089c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800089e:	2306      	movs	r3, #6
 80008a0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008a6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008aa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ac:	2304      	movs	r3, #4
 80008ae:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b4:	2300      	movs	r3, #0
 80008b6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_ADC1_Init+0xe8>)
 80008be:	f001 fbbb 	bl	8002038 <HAL_ADC_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80008c8:	f000 fbd7 	bl	800107a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	; 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	24000098 	.word	0x24000098
 80008d8:	40022000 	.word	0x40022000
 80008dc:	3ef08000 	.word	0x3ef08000

080008e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b09c      	sub	sp, #112	; 0x70
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000900:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
 8000910:	615a      	str	r2, [r3, #20]
 8000912:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2234      	movs	r2, #52	; 0x34
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f00f fe80 	bl	8010620 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000920:	4b43      	ldr	r3, [pc, #268]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000922:	4a44      	ldr	r2, [pc, #272]	; (8000a34 <MX_TIM1_Init+0x154>)
 8000924:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000926:	4b42      	ldr	r3, [pc, #264]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800092c:	4b40      	ldr	r3, [pc, #256]	; (8000a30 <MX_TIM1_Init+0x150>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6000-1;
 8000932:	4b3f      	ldr	r3, [pc, #252]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000934:	f241 726f 	movw	r2, #5999	; 0x176f
 8000938:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800093a:	4b3d      	ldr	r3, [pc, #244]	; (8000a30 <MX_TIM1_Init+0x150>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000940:	4b3b      	ldr	r3, [pc, #236]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000942:	2200      	movs	r2, #0
 8000944:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000946:	4b3a      	ldr	r3, [pc, #232]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800094c:	4838      	ldr	r0, [pc, #224]	; (8000a30 <MX_TIM1_Init+0x150>)
 800094e:	f008 fdd7 	bl	8009500 <HAL_TIM_Base_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000958:	f000 fb8f 	bl	800107a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800095c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000960:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000962:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000966:	4619      	mov	r1, r3
 8000968:	4831      	ldr	r0, [pc, #196]	; (8000a30 <MX_TIM1_Init+0x150>)
 800096a:	f009 fa13 	bl	8009d94 <HAL_TIM_ConfigClockSource>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000974:	f000 fb81 	bl	800107a <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000978:	482d      	ldr	r0, [pc, #180]	; (8000a30 <MX_TIM1_Init+0x150>)
 800097a:	f008 ff01 	bl	8009780 <HAL_TIM_OC_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000984:	f000 fb79 	bl	800107a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000988:	2320      	movs	r3, #32
 800098a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800098c:	2300      	movs	r3, #0
 800098e:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000990:	2300      	movs	r3, #0
 8000992:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000994:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000998:	4619      	mov	r1, r3
 800099a:	4825      	ldr	r0, [pc, #148]	; (8000a30 <MX_TIM1_Init+0x150>)
 800099c:	f009 ff4e 	bl	800a83c <HAL_TIMEx_MasterConfigSynchronization>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80009a6:	f000 fb68 	bl	800107a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80009aa:	2330      	movs	r3, #48	; 0x30
 80009ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009b2:	2300      	movs	r3, #0
 80009b4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009b6:	2300      	movs	r3, #0
 80009b8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009ba:	2300      	movs	r3, #0
 80009bc:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009be:	2300      	movs	r3, #0
 80009c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009c2:	2300      	movs	r3, #0
 80009c4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009ca:	2200      	movs	r2, #0
 80009cc:	4619      	mov	r1, r3
 80009ce:	4818      	ldr	r0, [pc, #96]	; (8000a30 <MX_TIM1_Init+0x150>)
 80009d0:	f009 f966 	bl	8009ca0 <HAL_TIM_OC_ConfigChannel>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80009da:	f000 fb4e 	bl	800107a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009ee:	2300      	movs	r3, #0
 80009f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80009fc:	2300      	movs	r3, #0
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a04:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	4619      	mov	r1, r3
 8000a12:	4807      	ldr	r0, [pc, #28]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000a14:	f009 ffa0 	bl	800a958 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000a1e:	f000 fb2c 	bl	800107a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a22:	4803      	ldr	r0, [pc, #12]	; (8000a30 <MX_TIM1_Init+0x150>)
 8000a24:	f000 fc14 	bl	8001250 <HAL_TIM_MspPostInit>

}
 8000a28:	bf00      	nop
 8000a2a:	3770      	adds	r7, #112	; 0x70
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	24000174 	.word	0x24000174
 8000a34:	40010000 	.word	0x40010000

08000a38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a3c:	4b22      	ldr	r3, [pc, #136]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a3e:	4a23      	ldr	r2, [pc, #140]	; (8000acc <MX_USART3_UART_Init+0x94>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a42:	4b21      	ldr	r3, [pc, #132]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b1d      	ldr	r3, [pc, #116]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b1c      	ldr	r3, [pc, #112]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b19      	ldr	r3, [pc, #100]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b17      	ldr	r3, [pc, #92]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a6e:	4b16      	ldr	r3, [pc, #88]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a74:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a7a:	4b13      	ldr	r3, [pc, #76]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a80:	4811      	ldr	r0, [pc, #68]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a82:	f00a f827 	bl	800aad4 <HAL_UART_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a8c:	f000 faf5 	bl	800107a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a90:	2100      	movs	r1, #0
 8000a92:	480d      	ldr	r0, [pc, #52]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000a94:	f00b f92d 	bl	800bcf2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a9e:	f000 faec 	bl	800107a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4808      	ldr	r0, [pc, #32]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000aa6:	f00b f962 	bl	800bd6e <HAL_UARTEx_SetRxFifoThreshold>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ab0:	f000 fae3 	bl	800107a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ab4:	4804      	ldr	r0, [pc, #16]	; (8000ac8 <MX_USART3_UART_Init+0x90>)
 8000ab6:	f00b f8e3 	bl	800bc80 <HAL_UARTEx_DisableFifoMode>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ac0:	f000 fadb 	bl	800107a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	240001c0 	.word	0x240001c0
 8000acc:	40004800 	.word	0x40004800

08000ad0 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
	...

08000ae0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <MX_DMA_Init+0x3c>)
 8000ae8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000aec:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <MX_DMA_Init+0x3c>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <MX_DMA_Init+0x3c>)
 8000af8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000b04:	2200      	movs	r2, #0
 8000b06:	2105      	movs	r1, #5
 8000b08:	200b      	movs	r0, #11
 8000b0a:	f002 f9ef 	bl	8002eec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b0e:	200b      	movs	r0, #11
 8000b10:	f002 fa06 	bl	8002f20 <HAL_NVIC_EnableIRQ>

}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	58024400 	.word	0x58024400

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08e      	sub	sp, #56	; 0x38
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	4b80      	ldr	r3, [pc, #512]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b38:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b3c:	4a7e      	ldr	r2, [pc, #504]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000b46:	4b7c      	ldr	r3, [pc, #496]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b48:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	623b      	str	r3, [r7, #32]
 8000b52:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b54:	4b78      	ldr	r3, [pc, #480]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b56:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b5a:	4a77      	ldr	r2, [pc, #476]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b5c:	f043 0320 	orr.w	r3, r3, #32
 8000b60:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000b64:	4b74      	ldr	r3, [pc, #464]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b66:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b6a:	f003 0320 	and.w	r3, r3, #32
 8000b6e:	61fb      	str	r3, [r7, #28]
 8000b70:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b72:	4b71      	ldr	r3, [pc, #452]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b74:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b78:	4a6f      	ldr	r2, [pc, #444]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b7e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000b82:	4b6d      	ldr	r3, [pc, #436]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b84:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b8c:	61bb      	str	r3, [r7, #24]
 8000b8e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b90:	4b69      	ldr	r3, [pc, #420]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b92:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000b96:	4a68      	ldr	r2, [pc, #416]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ba0:	4b65      	ldr	r3, [pc, #404]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000ba2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bae:	4b62      	ldr	r3, [pc, #392]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bb0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bb4:	4a60      	ldr	r2, [pc, #384]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bb6:	f043 0302 	orr.w	r3, r3, #2
 8000bba:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000bbe:	4b5e      	ldr	r3, [pc, #376]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bc0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bcc:	4b5a      	ldr	r3, [pc, #360]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bce:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bd2:	4a59      	ldr	r2, [pc, #356]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000bdc:	4b56      	ldr	r3, [pc, #344]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bde:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000be2:	f003 0310 	and.w	r3, r3, #16
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	4b53      	ldr	r3, [pc, #332]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bec:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bf0:	4a51      	ldr	r2, [pc, #324]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bf2:	f043 0308 	orr.w	r3, r3, #8
 8000bf6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000bfa:	4b4f      	ldr	r3, [pc, #316]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000bfc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c00:	f003 0308 	and.w	r3, r3, #8
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c08:	4b4b      	ldr	r3, [pc, #300]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000c0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c0e:	4a4a      	ldr	r2, [pc, #296]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000c10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c14:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c18:	4b47      	ldr	r3, [pc, #284]	; (8000d38 <MX_GPIO_Init+0x218>)
 8000c1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c2c:	4843      	ldr	r0, [pc, #268]	; (8000d3c <MX_GPIO_Init+0x21c>)
 8000c2e:	f004 ffcf 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	f244 0101 	movw	r1, #16385	; 0x4001
 8000c38:	4841      	ldr	r0, [pc, #260]	; (8000d40 <MX_GPIO_Init+0x220>)
 8000c3a:	f004 ffc9 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2102      	movs	r1, #2
 8000c42:	4840      	ldr	r0, [pc, #256]	; (8000d44 <MX_GPIO_Init+0x224>)
 8000c44:	f004 ffc4 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	483a      	ldr	r0, [pc, #232]	; (8000d48 <MX_GPIO_Init+0x228>)
 8000c5e:	f004 fe07 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4830      	ldr	r0, [pc, #192]	; (8000d3c <MX_GPIO_Init+0x21c>)
 8000c7c:	f004 fdf8 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000c80:	f244 0301 	movw	r3, #16385	; 0x4001
 8000c84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c86:	2301      	movs	r3, #1
 8000c88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c96:	4619      	mov	r1, r3
 8000c98:	4829      	ldr	r0, [pc, #164]	; (8000d40 <MX_GPIO_Init+0x220>)
 8000c9a:	f004 fde9 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000c9e:	2380      	movs	r3, #128	; 0x80
 8000ca0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ca2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4826      	ldr	r0, [pc, #152]	; (8000d4c <MX_GPIO_Init+0x22c>)
 8000cb4:	f004 fddc 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4820      	ldr	r0, [pc, #128]	; (8000d50 <MX_GPIO_Init+0x230>)
 8000cce:	f004 fdcf 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000cd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000ce4:	230a      	movs	r3, #10
 8000ce6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4818      	ldr	r0, [pc, #96]	; (8000d50 <MX_GPIO_Init+0x230>)
 8000cf0:	f004 fdbe 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000cf4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4810      	ldr	r0, [pc, #64]	; (8000d50 <MX_GPIO_Init+0x230>)
 8000d0e:	f004 fdaf 	bl	8005870 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d12:	2302      	movs	r3, #2
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d16:	2301      	movs	r3, #1
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d26:	4619      	mov	r1, r3
 8000d28:	4806      	ldr	r0, [pc, #24]	; (8000d44 <MX_GPIO_Init+0x224>)
 8000d2a:	f004 fda1 	bl	8005870 <HAL_GPIO_Init>

}
 8000d2e:	bf00      	nop
 8000d30:	3738      	adds	r7, #56	; 0x38
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	58024400 	.word	0x58024400
 8000d3c:	58021400 	.word	0x58021400
 8000d40:	58020400 	.word	0x58020400
 8000d44:	58021000 	.word	0x58021000
 8000d48:	58020800 	.word	0x58020800
 8000d4c:	58021800 	.word	0x58021800
 8000d50:	58020000 	.word	0x58020000

08000d54 <FrequencyDetected>:
 * @brief Function detects frequencies between (0 - 8kHz) and returns boolean
 * @param
 * @retval boolean true or false
 */
bool FrequencyDetected(float32_t data[adc_buff_size])
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
	// Process the data through the RFFT module. Will output elements that are Real and Imaginary
	// in fft_bufer as a single array same size as data[].
	//arm_rfft_fast_f32(&fft_handler, (float32_t *) data, fft_buffer, ifftFlag);
	arm_rfft_fast_f32(&fft_handler, adc_buffer_float, fft_buffer, ifftFlag);
 8000d5c:	4b3d      	ldr	r3, [pc, #244]	; (8000e54 <FrequencyDetected+0x100>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	4a3d      	ldr	r2, [pc, #244]	; (8000e58 <FrequencyDetected+0x104>)
 8000d64:	493d      	ldr	r1, [pc, #244]	; (8000e5c <FrequencyDetected+0x108>)
 8000d66:	483e      	ldr	r0, [pc, #248]	; (8000e60 <FrequencyDetected+0x10c>)
 8000d68:	f00e fd7a 	bl	800f860 <arm_rfft_fast_f32>

	// Reset bin value and offset
	bin_point = 0;
 8000d6c:	4b3d      	ldr	r3, [pc, #244]	; (8000e64 <FrequencyDetected+0x110>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]

	// Calculate magnitude for each bin using real and Imaginary numbers from fft_buffer output
	 for (int i=0; i< adc_buff_size; i=i+2) {
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
 8000d76:	e02b      	b.n	8000dd0 <FrequencyDetected+0x7c>

		bin[bin_point] =((Magnitude(fft_buffer[i], fft_buffer[i+1])))-offset;
 8000d78:	4a37      	ldr	r2, [pc, #220]	; (8000e58 <FrequencyDetected+0x104>)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	4413      	add	r3, r2
 8000d80:	edd3 7a00 	vldr	s15, [r3]
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a33      	ldr	r2, [pc, #204]	; (8000e58 <FrequencyDetected+0x104>)
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	ed93 7a00 	vldr	s14, [r3]
 8000d92:	eef0 0a47 	vmov.f32	s1, s14
 8000d96:	eeb0 0a67 	vmov.f32	s0, s15
 8000d9a:	f000 f86f 	bl	8000e7c <Magnitude>
 8000d9e:	eeb0 7a40 	vmov.f32	s14, s0
 8000da2:	4b31      	ldr	r3, [pc, #196]	; (8000e68 <FrequencyDetected+0x114>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	ee07 3a90 	vmov	s15, r3
 8000daa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dae:	4b2d      	ldr	r3, [pc, #180]	; (8000e64 <FrequencyDetected+0x110>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000db6:	4a2d      	ldr	r2, [pc, #180]	; (8000e6c <FrequencyDetected+0x118>)
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	4413      	add	r3, r2
 8000dbc:	edc3 7a00 	vstr	s15, [r3]
		{
			bin[bin_point]=0;
		}
		*/

		bin_point++;
 8000dc0:	4b28      	ldr	r3, [pc, #160]	; (8000e64 <FrequencyDetected+0x110>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	4a27      	ldr	r2, [pc, #156]	; (8000e64 <FrequencyDetected+0x110>)
 8000dc8:	6013      	str	r3, [r2, #0]
	 for (int i=0; i< adc_buff_size; i=i+2) {
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	3302      	adds	r3, #2
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000dd6:	dbcf      	blt.n	8000d78 <FrequencyDetected+0x24>

	 }
	// Negate DC value
	bin[0] = 0;
 8000dd8:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <FrequencyDetected+0x118>)
 8000dda:	f04f 0200 	mov.w	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]

	// Check highest magnitude in bins
	arm_max_f32(bin, FFT_SIZE, &maxValue, &maxIndex);
 8000de0:	4b23      	ldr	r3, [pc, #140]	; (8000e70 <FrequencyDetected+0x11c>)
 8000de2:	4a24      	ldr	r2, [pc, #144]	; (8000e74 <FrequencyDetected+0x120>)
 8000de4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000de8:	4820      	ldr	r0, [pc, #128]	; (8000e6c <FrequencyDetected+0x118>)
 8000dea:	f00e fb1f 	bl	800f42c <arm_max_f32>

	// Correct index
	maxIndex += 1;
 8000dee:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <FrequencyDetected+0x11c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	3301      	adds	r3, #1
 8000df4:	4a1e      	ldr	r2, [pc, #120]	; (8000e70 <FrequencyDetected+0x11c>)
 8000df6:	6013      	str	r3, [r2, #0]

	bool threshold_crossed = false;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	74fb      	strb	r3, [r7, #19]

	// Going through bin array, checking if a magnitude crosses threshold of 150
	for(int j=1; j < (adc_buff_size/2); j++){
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	e012      	b.n	8000e28 <FrequencyDetected+0xd4>

		if(bin[j] >= 40)
 8000e02:	4a1a      	ldr	r2, [pc, #104]	; (8000e6c <FrequencyDetected+0x118>)
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	4413      	add	r3, r2
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000e78 <FrequencyDetected+0x124>
 8000e12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e1a:	db02      	blt.n	8000e22 <FrequencyDetected+0xce>
		{
			threshold_crossed = true;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	74fb      	strb	r3, [r7, #19]
			break;
 8000e20:	e006      	b.n	8000e30 <FrequencyDetected+0xdc>
	for(int j=1; j < (adc_buff_size/2); j++){
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	3301      	adds	r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000e2e:	dbe8      	blt.n	8000e02 <FrequencyDetected+0xae>
		}
	}

	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
	if(threshold_crossed == true)
 8000e30:	7cfb      	ldrb	r3, [r7, #19]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <FrequencyDetected+0xe6>
	{
		   return true;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e007      	b.n	8000e4a <FrequencyDetected+0xf6>
	}
	// if highest magnitude is at desired bin (wanted frequency) return true
	else if(threshold_crossed == false)
 8000e3a:	7cfb      	ldrb	r3, [r7, #19]
 8000e3c:	f083 0301 	eor.w	r3, r3, #1
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <FrequencyDetected+0xf6>
		{
			return false;
 8000e46:	2300      	movs	r3, #0
 8000e48:	e7ff      	b.n	8000e4a <FrequencyDetected+0xf6>
		}
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	2400e27c 	.word	0x2400e27c
 8000e58:	24008270 	.word	0x24008270
 8000e5c:	2400426c 	.word	0x2400426c
 8000e60:	2400e284 	.word	0x2400e284
 8000e64:	2400e270 	.word	0x2400e270
 8000e68:	24000000 	.word	0x24000000
 8000e6c:	2400c270 	.word	0x2400c270
 8000e70:	2400e278 	.word	0x2400e278
 8000e74:	2400e274 	.word	0x2400e274
 8000e78:	42200000 	.word	0x42200000

08000e7c <Magnitude>:
 * @brief Returns magnitude of FFT buffer outputs
 * @param Real & Complex elements of FFT output
 * @retval Magnitude at specific frequency
 */
float32_t Magnitude(float32_t real, float32_t compl)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e86:	edc7 0a00 	vstr	s1, [r7]

	float32_t sqrt_input = (real*real + compl*compl);
 8000e8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e8e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000e92:	edd7 7a00 	vldr	s15, [r7]
 8000e96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e9e:	edc7 7a07 	vstr	s15, [r7, #28]
	float32_t sqrt_output = 0;
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]
	float32_t magnitude = 0;
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	61bb      	str	r3, [r7, #24]
	float32_t log_output = 0;
 8000eae:	f04f 0300 	mov.w	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000ebe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ec2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eca:	db09      	blt.n	8000ee0 <Magnitude+0x64>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8000ecc:	ed97 0a04 	vldr	s0, [r7, #16]
 8000ed0:	f00f fc14 	bl	80106fc <sqrtf>
 8000ed4:	eef0 7a40 	vmov.f32	s15, s0
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8000ede:	e004      	b.n	8000eea <Magnitude+0x6e>
    }
    else
    {
      *pOut = 0.0f;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000ee8:	bf00      	nop

	arm_sqrt_f32(sqrt_input, &sqrt_output);
	log_output = logf(sqrt_output);
 8000eea:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef2:	f00f fb9d 	bl	8010630 <logf>
 8000ef6:	ed87 0a05 	vstr	s0, [r7, #20]
	magnitude = 20* (log_output);
 8000efa:	edd7 7a05 	vldr	s15, [r7, #20]
 8000efe:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f06:	edc7 7a06 	vstr	s15, [r7, #24]
	return magnitude;
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	ee07 3a90 	vmov	s15, r3
}
 8000f10:	eeb0 0a67 	vmov.f32	s0, s15
 8000f14:	3720      	adds	r7, #32
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <HAL_ADC_ConvCpltCallback>:
 * @brief This function executes when adc buffer is full setting flag true
 * @param
 * @retval
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8000f24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f28:	4804      	ldr	r0, [pc, #16]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x20>)
 8000f2a:	f004 fe6a 	bl	8005c02 <HAL_GPIO_TogglePin>
	flag_value = true;			// Set buffer conversion complete flag
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x24>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, adc_buff_size);
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	58020800 	.word	0x58020800
 8000f40:	2400826c 	.word	0x2400826c

08000f44 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	// Toggling LD3 (red) to see if it ever enters this default state
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
    osDelay(500); /* Insert delay of 50ms */
 8000f4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f50:	f00b f8ba 	bl	800c0c8 <osDelay>
 8000f54:	e7fa      	b.n	8000f4c <StartDefaultTask+0x8>
	...

08000f58 <StartAudioCapTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAudioCapTask */
void StartAudioCapTask(void *argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAudioCapTask */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(AudioCapSem01Handle, osWaitForever);
 8000f60:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <StartAudioCapTask+0x7c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f00b f951 	bl	800c210 <osSemaphoreAcquire>
	  /* Test Pin */
	  // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
	  // osDelay(500);

	  // Start ADC
	  HAL_ADC_Start_DMA(&hadc1, adc_buffer, adc_buff_size);
 8000f6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f72:	4919      	ldr	r1, [pc, #100]	; (8000fd8 <StartAudioCapTask+0x80>)
 8000f74:	4819      	ldr	r0, [pc, #100]	; (8000fdc <StartAudioCapTask+0x84>)
 8000f76:	f000 ff35 	bl	8001de4 <HAL_ADC_Start_DMA>

	  // Wait for adc_buffer to fill
	  while(flag_value != true);
 8000f7a:	bf00      	nop
 8000f7c:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <StartAudioCapTask+0x88>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	f083 0301 	eor.w	r3, r3, #1
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f8      	bne.n	8000f7c <StartAudioCapTask+0x24>
	  flag_value = false;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <StartAudioCapTask+0x88>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]

	  // Stop ADC
	  HAL_ADC_Stop_DMA(&hadc1);
 8000f90:	4812      	ldr	r0, [pc, #72]	; (8000fdc <StartAudioCapTask+0x84>)
 8000f92:	f000 ffdb 	bl	8001f4c <HAL_ADC_Stop_DMA>

	  //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);

	  // Call FFT function to detect frequencies
	  for(int i = 0; i < adc_buff_size; i++){
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e010      	b.n	8000fbe <StartAudioCapTask+0x66>
		  adc_buffer_float[i] = adc_buffer[i];
 8000f9c:	4a0e      	ldr	r2, [pc, #56]	; (8000fd8 <StartAudioCapTask+0x80>)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa4:	ee07 3a90 	vmov	s15, r3
 8000fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fac:	4a0d      	ldr	r2, [pc, #52]	; (8000fe4 <StartAudioCapTask+0x8c>)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	edc3 7a00 	vstr	s15, [r3]
	  for(int i = 0; i < adc_buff_size; i++){
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000fc4:	dbea      	blt.n	8000f9c <StartAudioCapTask+0x44>
	  }
	  osSemaphoreRelease(FFTSem02Handle);
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <StartAudioCapTask+0x90>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f00b f972 	bl	800c2b4 <osSemaphoreRelease>
	  osSemaphoreAcquire(AudioCapSem01Handle, osWaitForever);
 8000fd0:	e7c6      	b.n	8000f60 <StartAudioCapTask+0x8>
 8000fd2:	bf00      	nop
 8000fd4:	24000264 	.word	0x24000264
 8000fd8:	2400026c 	.word	0x2400026c
 8000fdc:	24000098 	.word	0x24000098
 8000fe0:	2400826c 	.word	0x2400826c
 8000fe4:	2400426c 	.word	0x2400426c
 8000fe8:	24000268 	.word	0x24000268

08000fec <StartFFTTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFFTTask */
void StartFFTTask(void *argument)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFFTTask */
  /* Infinite loop */
  for(;;)
  {
	 osSemaphoreAcquire(FFTSem02Handle, osWaitForever);
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <StartFFTTask+0x48>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f00b f907 	bl	800c210 <osSemaphoreAcquire>
	 HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 8001002:	2102      	movs	r1, #2
 8001004:	480c      	ldr	r0, [pc, #48]	; (8001038 <StartFFTTask+0x4c>)
 8001006:	f004 fdfc 	bl	8005c02 <HAL_GPIO_TogglePin>

	 /* Reset frequency_detected bool */
	 //frequency_detected = false;

	 /* Call FFT function that returns true if freqs between 0-8kHz are detected */
	 frequency_detected = FrequencyDetected(adc_buffer_float);
 800100a:	480c      	ldr	r0, [pc, #48]	; (800103c <StartFFTTask+0x50>)
 800100c:	f7ff fea2 	bl	8000d54 <FrequencyDetected>
 8001010:	4603      	mov	r3, r0
 8001012:	461a      	mov	r2, r3
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <StartFFTTask+0x54>)
 8001016:	701a      	strb	r2, [r3, #0]

	 if(frequency_detected == true){
 8001018:	4b09      	ldr	r3, [pc, #36]	; (8001040 <StartFFTTask+0x54>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <StartFFTTask+0x3c>
		 //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001020:	2101      	movs	r1, #1
 8001022:	4808      	ldr	r0, [pc, #32]	; (8001044 <StartFFTTask+0x58>)
 8001024:	f004 fded 	bl	8005c02 <HAL_GPIO_TogglePin>
	 else {
	 osSemaphoreRelease(AudioCapSem01Handle);
	 }
	 */

	 osSemaphoreRelease(AudioCapSem01Handle);
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <StartFFTTask+0x5c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f00b f941 	bl	800c2b4 <osSemaphoreRelease>
	 osSemaphoreAcquire(FFTSem02Handle, osWaitForever);
 8001032:	e7df      	b.n	8000ff4 <StartFFTTask+0x8>
 8001034:	24000268 	.word	0x24000268
 8001038:	58021000 	.word	0x58021000
 800103c:	2400426c 	.word	0x2400426c
 8001040:	2400e280 	.word	0x2400e280
 8001044:	58020400 	.word	0x58020400
 8001048:	24000264 	.word	0x24000264

0800104c <StartRecordTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRecordTask */
void StartRecordTask(void *argument)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRecordTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f00b f837 	bl	800c0c8 <osDelay>
 800105a:	e7fb      	b.n	8001054 <StartRecordTask+0x8>

0800105c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800106c:	d101      	bne.n	8001072 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800106e:	f000 fb07 	bl	8001680 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107e:	b672      	cpsid	i
}
 8001080:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001082:	e7fe      	b.n	8001082 <Error_Handler+0x8>

08001084 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <HAL_MspInit+0x38>)
 800108c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001090:	4a0a      	ldr	r2, [pc, #40]	; (80010bc <HAL_MspInit+0x38>)
 8001092:	f043 0302 	orr.w	r3, r3, #2
 8001096:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800109a:	4b08      	ldr	r3, [pc, #32]	; (80010bc <HAL_MspInit+0x38>)
 800109c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80010a0:	f003 0302 	and.w	r3, r3, #2
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	210f      	movs	r1, #15
 80010ac:	f06f 0001 	mvn.w	r0, #1
 80010b0:	f001 ff1c 	bl	8002eec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	58024400 	.word	0x58024400

080010c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0ba      	sub	sp, #232	; 0xe8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	22c0      	movs	r2, #192	; 0xc0
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f00f fa9d 	bl	8010620 <memset>
  if(hadc->Instance==ADC1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a43      	ldr	r2, [pc, #268]	; (80011f8 <HAL_ADC_MspInit+0x138>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d17e      	bne.n	80011ee <HAL_ADC_MspInit+0x12e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010f0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80010f4:	f04f 0300 	mov.w	r3, #0
 80010f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8001100:	2310      	movs	r3, #16
 8001102:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 3;
 8001104:	2303      	movs	r3, #3
 8001106:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001108:	2302      	movs	r3, #2
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800110c:	2302      	movs	r3, #2
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001110:	23c0      	movs	r3, #192	; 0xc0
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001114:	2300      	movs	r3, #0
 8001116:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800111c:	2300      	movs	r3, #0
 800111e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	4618      	mov	r0, r3
 8001128:	f005 fde0 	bl	8006cec <HAL_RCCEx_PeriphCLKConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8001132:	f7ff ffa2 	bl	800107a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001136:	4b31      	ldr	r3, [pc, #196]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 8001138:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800113c:	4a2f      	ldr	r2, [pc, #188]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 800113e:	f043 0320 	orr.w	r3, r3, #32
 8001142:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8001146:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 8001148:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800114c:	f003 0320 	and.w	r3, r3, #32
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001154:	4b29      	ldr	r3, [pc, #164]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 8001156:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800115a:	4a28      	ldr	r2, [pc, #160]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001164:	4b25      	ldr	r3, [pc, #148]	; (80011fc <HAL_ADC_MspInit+0x13c>)
 8001166:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001172:	2308      	movs	r3, #8
 8001174:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001178:	2303      	movs	r3, #3
 800117a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001184:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001188:	4619      	mov	r1, r3
 800118a:	481d      	ldr	r0, [pc, #116]	; (8001200 <HAL_ADC_MspInit+0x140>)
 800118c:	f004 fb70 	bl	8005870 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <HAL_ADC_MspInit+0x144>)
 8001192:	4a1d      	ldr	r2, [pc, #116]	; (8001208 <HAL_ADC_MspInit+0x148>)
 8001194:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001196:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <HAL_ADC_MspInit+0x144>)
 8001198:	2209      	movs	r2, #9
 800119a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800119c:	4b19      	ldr	r3, [pc, #100]	; (8001204 <HAL_ADC_MspInit+0x144>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011b0:	4b14      	ldr	r3, [pc, #80]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011b6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011be:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011cc:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011d2:	480c      	ldr	r0, [pc, #48]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011d4:	f001 feb2 	bl	8002f3c <HAL_DMA_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_ADC_MspInit+0x122>
    {
      Error_Handler();
 80011de:	f7ff ff4c 	bl	800107a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a07      	ldr	r2, [pc, #28]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80011e8:	4a06      	ldr	r2, [pc, #24]	; (8001204 <HAL_ADC_MspInit+0x144>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011ee:	bf00      	nop
 80011f0:	37e8      	adds	r7, #232	; 0xe8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40022000 	.word	0x40022000
 80011fc:	58024400 	.word	0x58024400
 8001200:	58020000 	.word	0x58020000
 8001204:	240000fc 	.word	0x240000fc
 8001208:	40020010 	.word	0x40020010

0800120c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <HAL_TIM_Base_MspInit+0x3c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d10e      	bne.n	800123c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800121e:	4b0b      	ldr	r3, [pc, #44]	; (800124c <HAL_TIM_Base_MspInit+0x40>)
 8001220:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001224:	4a09      	ldr	r2, [pc, #36]	; (800124c <HAL_TIM_Base_MspInit+0x40>)
 8001226:	f043 0301 	orr.w	r3, r3, #1
 800122a:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <HAL_TIM_Base_MspInit+0x40>)
 8001230:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800123c:	bf00      	nop
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	40010000 	.word	0x40010000
 800124c:	58024400 	.word	0x58024400

08001250 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a13      	ldr	r2, [pc, #76]	; (80012bc <HAL_TIM_MspPostInit+0x6c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d11f      	bne.n	80012b2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001272:	4b13      	ldr	r3, [pc, #76]	; (80012c0 <HAL_TIM_MspPostInit+0x70>)
 8001274:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001278:	4a11      	ldr	r2, [pc, #68]	; (80012c0 <HAL_TIM_MspPostInit+0x70>)
 800127a:	f043 0310 	orr.w	r3, r3, #16
 800127e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <HAL_TIM_MspPostInit+0x70>)
 8001284:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001290:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001294:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012a6:	f107 030c 	add.w	r3, r7, #12
 80012aa:	4619      	mov	r1, r3
 80012ac:	4805      	ldr	r0, [pc, #20]	; (80012c4 <HAL_TIM_MspPostInit+0x74>)
 80012ae:	f004 fadf 	bl	8005870 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012b2:	bf00      	nop
 80012b4:	3720      	adds	r7, #32
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40010000 	.word	0x40010000
 80012c0:	58024400 	.word	0x58024400
 80012c4:	58021000 	.word	0x58021000

080012c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b0ba      	sub	sp, #232	; 0xe8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	22c0      	movs	r2, #192	; 0xc0
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f00f f999 	bl	8010620 <memset>
  if(huart->Instance==USART3)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a27      	ldr	r2, [pc, #156]	; (8001390 <HAL_UART_MspInit+0xc8>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d146      	bne.n	8001386 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012f8:	f04f 0202 	mov.w	r2, #2
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	4618      	mov	r0, r3
 8001310:	f005 fcec 	bl	8006cec <HAL_RCCEx_PeriphCLKConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800131a:	f7ff feae 	bl	800107a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_UART_MspInit+0xcc>)
 8001320:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001324:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <HAL_UART_MspInit+0xcc>)
 8001326:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800132a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800132e:	4b19      	ldr	r3, [pc, #100]	; (8001394 <HAL_UART_MspInit+0xcc>)
 8001330:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001334:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800133c:	4b15      	ldr	r3, [pc, #84]	; (8001394 <HAL_UART_MspInit+0xcc>)
 800133e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001342:	4a14      	ldr	r2, [pc, #80]	; (8001394 <HAL_UART_MspInit+0xcc>)
 8001344:	f043 0308 	orr.w	r3, r3, #8
 8001348:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <HAL_UART_MspInit+0xcc>)
 800134e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001352:	f003 0308 	and.w	r3, r3, #8
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800135a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800135e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001374:	2307      	movs	r3, #7
 8001376:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800137a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800137e:	4619      	mov	r1, r3
 8001380:	4805      	ldr	r0, [pc, #20]	; (8001398 <HAL_UART_MspInit+0xd0>)
 8001382:	f004 fa75 	bl	8005870 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001386:	bf00      	nop
 8001388:	37e8      	adds	r7, #232	; 0xe8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40004800 	.word	0x40004800
 8001394:	58024400 	.word	0x58024400
 8001398:	58020c00 	.word	0x58020c00

0800139c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b090      	sub	sp, #64	; 0x40
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM2 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b0f      	cmp	r3, #15
 80013a8:	d827      	bhi.n	80013fa <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0U);
 80013aa:	2200      	movs	r2, #0
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	201c      	movs	r0, #28
 80013b0:	f001 fd9c 	bl	8002eec <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013b4:	201c      	movs	r0, #28
 80013b6:	f001 fdb3 	bl	8002f20 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80013ba:	4a29      	ldr	r2, [pc, #164]	; (8001460 <HAL_InitTick+0xc4>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80013c0:	4b28      	ldr	r3, [pc, #160]	; (8001464 <HAL_InitTick+0xc8>)
 80013c2:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013c6:	4a27      	ldr	r2, [pc, #156]	; (8001464 <HAL_InitTick+0xc8>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <HAL_InitTick+0xc8>)
 80013d2:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013de:	f107 0210 	add.w	r2, r7, #16
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4611      	mov	r1, r2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f005 fc3d 	bl	8006c68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f0:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d106      	bne.n	8001406 <HAL_InitTick+0x6a>
 80013f8:	e001      	b.n	80013fe <HAL_InitTick+0x62>
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e02c      	b.n	8001458 <HAL_InitTick+0xbc>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013fe:	f005 fc07 	bl	8006c10 <HAL_RCC_GetPCLK1Freq>
 8001402:	63f8      	str	r0, [r7, #60]	; 0x3c
 8001404:	e004      	b.n	8001410 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001406:	f005 fc03 	bl	8006c10 <HAL_RCC_GetPCLK1Freq>
 800140a:	4603      	mov	r3, r0
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001412:	4a15      	ldr	r2, [pc, #84]	; (8001468 <HAL_InitTick+0xcc>)
 8001414:	fba2 2303 	umull	r2, r3, r2, r3
 8001418:	0c9b      	lsrs	r3, r3, #18
 800141a:	3b01      	subs	r3, #1
 800141c:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800141e:	4b13      	ldr	r3, [pc, #76]	; (800146c <HAL_InitTick+0xd0>)
 8001420:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001424:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001426:	4b11      	ldr	r3, [pc, #68]	; (800146c <HAL_InitTick+0xd0>)
 8001428:	f240 32e7 	movw	r2, #999	; 0x3e7
 800142c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800142e:	4a0f      	ldr	r2, [pc, #60]	; (800146c <HAL_InitTick+0xd0>)
 8001430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001432:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <HAL_InitTick+0xd0>)
 8001436:	2200      	movs	r2, #0
 8001438:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <HAL_InitTick+0xd0>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001440:	480a      	ldr	r0, [pc, #40]	; (800146c <HAL_InitTick+0xd0>)
 8001442:	f008 f85d 	bl	8009500 <HAL_TIM_Base_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d104      	bne.n	8001456 <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800144c:	4807      	ldr	r0, [pc, #28]	; (800146c <HAL_InitTick+0xd0>)
 800144e:	f008 f91f 	bl	8009690 <HAL_TIM_Base_Start_IT>
 8001452:	4603      	mov	r3, r0
 8001454:	e000      	b.n	8001458 <HAL_InitTick+0xbc>
  }

  /* Return function status */
  return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	3740      	adds	r7, #64	; 0x40
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	2400000c 	.word	0x2400000c
 8001464:	58024400 	.word	0x58024400
 8001468:	431bde83 	.word	0x431bde83
 800146c:	2400e29c 	.word	0x2400e29c

08001470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <NMI_Handler+0x4>

08001476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <HardFault_Handler+0x4>

0800147c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <MemManage_Handler+0x4>

08001482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <BusFault_Handler+0x4>

08001488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <UsageFault_Handler+0x4>

0800148e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014a0:	4802      	ldr	r0, [pc, #8]	; (80014ac <DMA1_Stream0_IRQHandler+0x10>)
 80014a2:	f002 fe63 	bl	800416c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	240000fc 	.word	0x240000fc

080014b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014b4:	4802      	ldr	r0, [pc, #8]	; (80014c0 <TIM2_IRQHandler+0x10>)
 80014b6:	f008 fad3 	bl	8009a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2400e29c 	.word	0x2400e29c

080014c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014c8:	4b32      	ldr	r3, [pc, #200]	; (8001594 <SystemInit+0xd0>)
 80014ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ce:	4a31      	ldr	r2, [pc, #196]	; (8001594 <SystemInit+0xd0>)
 80014d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014d8:	4b2f      	ldr	r3, [pc, #188]	; (8001598 <SystemInit+0xd4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 030f 	and.w	r3, r3, #15
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d807      	bhi.n	80014f4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014e4:	4b2c      	ldr	r3, [pc, #176]	; (8001598 <SystemInit+0xd4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f023 030f 	bic.w	r3, r3, #15
 80014ec:	4a2a      	ldr	r2, [pc, #168]	; (8001598 <SystemInit+0xd4>)
 80014ee:	f043 0303 	orr.w	r3, r3, #3
 80014f2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80014f4:	4b29      	ldr	r3, [pc, #164]	; (800159c <SystemInit+0xd8>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a28      	ldr	r2, [pc, #160]	; (800159c <SystemInit+0xd8>)
 80014fa:	f043 0301 	orr.w	r3, r3, #1
 80014fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001500:	4b26      	ldr	r3, [pc, #152]	; (800159c <SystemInit+0xd8>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <SystemInit+0xd8>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4924      	ldr	r1, [pc, #144]	; (800159c <SystemInit+0xd8>)
 800150c:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <SystemInit+0xdc>)
 800150e:	4013      	ands	r3, r2
 8001510:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <SystemInit+0xd4>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b00      	cmp	r3, #0
 800151c:	d007      	beq.n	800152e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <SystemInit+0xd4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f023 030f 	bic.w	r3, r3, #15
 8001526:	4a1c      	ldr	r2, [pc, #112]	; (8001598 <SystemInit+0xd4>)
 8001528:	f043 0303 	orr.w	r3, r3, #3
 800152c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <SystemInit+0xd8>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <SystemInit+0xd8>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <SystemInit+0xd8>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <SystemInit+0xd8>)
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <SystemInit+0xe0>)
 8001544:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001546:	4b15      	ldr	r3, [pc, #84]	; (800159c <SystemInit+0xd8>)
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <SystemInit+0xe4>)
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800154c:	4b13      	ldr	r3, [pc, #76]	; (800159c <SystemInit+0xd8>)
 800154e:	4a17      	ldr	r2, [pc, #92]	; (80015ac <SystemInit+0xe8>)
 8001550:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001552:	4b12      	ldr	r3, [pc, #72]	; (800159c <SystemInit+0xd8>)
 8001554:	2200      	movs	r2, #0
 8001556:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <SystemInit+0xd8>)
 800155a:	4a14      	ldr	r2, [pc, #80]	; (80015ac <SystemInit+0xe8>)
 800155c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800155e:	4b0f      	ldr	r3, [pc, #60]	; (800159c <SystemInit+0xd8>)
 8001560:	2200      	movs	r2, #0
 8001562:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001564:	4b0d      	ldr	r3, [pc, #52]	; (800159c <SystemInit+0xd8>)
 8001566:	4a11      	ldr	r2, [pc, #68]	; (80015ac <SystemInit+0xe8>)
 8001568:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <SystemInit+0xd8>)
 800156c:	2200      	movs	r2, #0
 800156e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <SystemInit+0xd8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a09      	ldr	r2, [pc, #36]	; (800159c <SystemInit+0xd8>)
 8001576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800157a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800157c:	4b07      	ldr	r3, [pc, #28]	; (800159c <SystemInit+0xd8>)
 800157e:	2200      	movs	r2, #0
 8001580:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <SystemInit+0xec>)
 8001584:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001588:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00
 8001598:	52002000 	.word	0x52002000
 800159c:	58024400 	.word	0x58024400
 80015a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80015a4:	02020200 	.word	0x02020200
 80015a8:	01ff0000 	.word	0x01ff0000
 80015ac:	01010280 	.word	0x01010280
 80015b0:	52004000 	.word	0x52004000

080015b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015b8:	f7ff ff84 	bl	80014c4 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015bc:	480c      	ldr	r0, [pc, #48]	; (80015f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015be:	490d      	ldr	r1, [pc, #52]	; (80015f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015c0:	4a0d      	ldr	r2, [pc, #52]	; (80015f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c4:	e002      	b.n	80015cc <LoopCopyDataInit>

080015c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ca:	3304      	adds	r3, #4

080015cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80015cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d0:	d3f9      	bcc.n	80015c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d2:	4a0a      	ldr	r2, [pc, #40]	; (80015fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015d4:	4c0a      	ldr	r4, [pc, #40]	; (8001600 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d8:	e001      	b.n	80015de <LoopFillZerobss>

080015da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015dc:	3204      	adds	r2, #4

080015de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e0:	d3fb      	bcc.n	80015da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015e2:	f00e ffeb 	bl	80105bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015e6:	f7ff f805 	bl	80005f4 <main>
  bx  lr
 80015ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015ec:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80015f0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80015f4:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 80015f8:	08023a20 	.word	0x08023a20
  ldr r2, =_sbss
 80015fc:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8001600:	24012c3c 	.word	0x24012c3c

08001604 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <ADC_IRQHandler>
	...

08001608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160e:	2003      	movs	r0, #3
 8001610:	f001 fc61 	bl	8002ed6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001614:	f005 f952 	bl	80068bc <HAL_RCC_GetSysClockFreq>
 8001618:	4602      	mov	r2, r0
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_Init+0x68>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	0a1b      	lsrs	r3, r3, #8
 8001620:	f003 030f 	and.w	r3, r3, #15
 8001624:	4913      	ldr	r1, [pc, #76]	; (8001674 <HAL_Init+0x6c>)
 8001626:	5ccb      	ldrb	r3, [r1, r3]
 8001628:	f003 031f 	and.w	r3, r3, #31
 800162c:	fa22 f303 	lsr.w	r3, r2, r3
 8001630:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <HAL_Init+0x68>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <HAL_Init+0x6c>)
 800163c:	5cd3      	ldrb	r3, [r2, r3]
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	fa22 f303 	lsr.w	r3, r2, r3
 8001648:	4a0b      	ldr	r2, [pc, #44]	; (8001678 <HAL_Init+0x70>)
 800164a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800164c:	4a0b      	ldr	r2, [pc, #44]	; (800167c <HAL_Init+0x74>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001652:	200f      	movs	r0, #15
 8001654:	f7ff fea2 	bl	800139c <HAL_InitTick>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e002      	b.n	8001668 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001662:	f7ff fd0f 	bl	8001084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	58024400 	.word	0x58024400
 8001674:	080108c4 	.word	0x080108c4
 8001678:	24000008 	.word	0x24000008
 800167c:	24000004 	.word	0x24000004

08001680 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001684:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <HAL_IncTick+0x20>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	461a      	mov	r2, r3
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <HAL_IncTick+0x24>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4413      	add	r3, r2
 8001690:	4a04      	ldr	r2, [pc, #16]	; (80016a4 <HAL_IncTick+0x24>)
 8001692:	6013      	str	r3, [r2, #0]
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	24000010 	.word	0x24000010
 80016a4:	2400e2e8 	.word	0x2400e2e8

080016a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return uwTick;
 80016ac:	4b03      	ldr	r3, [pc, #12]	; (80016bc <HAL_GetTick+0x14>)
 80016ae:	681b      	ldr	r3, [r3, #0]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	2400e2e8 	.word	0x2400e2e8

080016c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	431a      	orrs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	609a      	str	r2, [r3, #8]
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
 80016ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	431a      	orrs	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	609a      	str	r2, [r3, #8]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001728:	b480      	push	{r7}
 800172a:	b087      	sub	sp, #28
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	3360      	adds	r3, #96	; 0x60
 800173a:	461a      	mov	r2, r3
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4413      	add	r3, r2
 8001742:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	430b      	orrs	r3, r1
 8001756:	431a      	orrs	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800175c:	bf00      	nop
 800175e:	371c      	adds	r7, #28
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	691b      	ldr	r3, [r3, #16]
 8001778:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	f003 031f 	and.w	r3, r3, #31
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	fa01 f303 	lsl.w	r3, r1, r3
 8001788:	431a      	orrs	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	611a      	str	r2, [r3, #16]
}
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800179a:	b480      	push	{r7}
 800179c:	b087      	sub	sp, #28
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	3360      	adds	r3, #96	; 0x60
 80017aa:	461a      	mov	r2, r3
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	431a      	orrs	r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	601a      	str	r2, [r3, #0]
  }
}
 80017c4:	bf00      	nop
 80017c6:	371c      	adds	r7, #28
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d101      	bne.n	80017e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017e4:	2301      	movs	r3, #1
 80017e6:	e000      	b.n	80017ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b087      	sub	sp, #28
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	60f8      	str	r0, [r7, #12]
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	3330      	adds	r3, #48	; 0x30
 8001806:	461a      	mov	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	0a1b      	lsrs	r3, r3, #8
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	4413      	add	r3, r2
 8001814:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	f003 031f 	and.w	r3, r3, #31
 8001820:	211f      	movs	r1, #31
 8001822:	fa01 f303 	lsl.w	r3, r1, r3
 8001826:	43db      	mvns	r3, r3
 8001828:	401a      	ands	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	0e9b      	lsrs	r3, r3, #26
 800182e:	f003 011f 	and.w	r1, r3, #31
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	f003 031f 	and.w	r3, r3, #31
 8001838:	fa01 f303 	lsl.w	r3, r1, r3
 800183c:	431a      	orrs	r2, r3
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001842:	bf00      	nop
 8001844:	371c      	adds	r7, #28
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
 8001856:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	f023 0203 	bic.w	r2, r3, #3
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	60da      	str	r2, [r3, #12]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001874:	b480      	push	{r7}
 8001876:	b087      	sub	sp, #28
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	3314      	adds	r3, #20
 8001884:	461a      	mov	r2, r3
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	0e5b      	lsrs	r3, r3, #25
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	4413      	add	r3, r2
 8001892:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	0d1b      	lsrs	r3, r3, #20
 800189c:	f003 031f 	and.w	r3, r3, #31
 80018a0:	2107      	movs	r1, #7
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	401a      	ands	r2, r3
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	0d1b      	lsrs	r3, r3, #20
 80018ae:	f003 031f 	and.w	r3, r3, #31
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	431a      	orrs	r2, r3
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018be:	bf00      	nop
 80018c0:	371c      	adds	r7, #28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
	...

080018cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018e4:	43db      	mvns	r3, r3
 80018e6:	401a      	ands	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f003 0318 	and.w	r3, r3, #24
 80018ee:	4908      	ldr	r1, [pc, #32]	; (8001910 <LL_ADC_SetChannelSingleDiff+0x44>)
 80018f0:	40d9      	lsrs	r1, r3
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	400b      	ands	r3, r1
 80018f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018fa:	431a      	orrs	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	000fffff 	.word	0x000fffff

08001914 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 031f 	and.w	r3, r3, #31
}
 8001924:	4618      	mov	r0, r3
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <LL_ADC_DisableDeepPowerDown+0x20>)
 800193e:	4013      	ands	r3, r2
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	6093      	str	r3, [r2, #8]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	5fffffc0 	.word	0x5fffffc0

08001954 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001964:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001968:	d101      	bne.n	800196e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689a      	ldr	r2, [r3, #8]
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <LL_ADC_EnableInternalRegulator+0x24>)
 800198a:	4013      	ands	r3, r2
 800198c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	6fffffc0 	.word	0x6fffffc0

080019a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019b8:	d101      	bne.n	80019be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019ba:	2301      	movs	r3, #1
 80019bc:	e000      	b.n	80019c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <LL_ADC_Enable+0x24>)
 80019da:	4013      	ands	r3, r2
 80019dc:	f043 0201 	orr.w	r2, r3, #1
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	7fffffc0 	.word	0x7fffffc0

080019f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <LL_ADC_Disable+0x24>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	f043 0202 	orr.w	r2, r3, #2
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	7fffffc0 	.word	0x7fffffc0

08001a1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d101      	bne.n	8001a34 <LL_ADC_IsEnabled+0x18>
 8001a30:	2301      	movs	r3, #1
 8001a32:	e000      	b.n	8001a36 <LL_ADC_IsEnabled+0x1a>
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d101      	bne.n	8001a5a <LL_ADC_IsDisableOngoing+0x18>
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <LL_ADC_IsDisableOngoing+0x1a>
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <LL_ADC_REG_StartConversion+0x24>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	f043 0204 	orr.w	r2, r3, #4
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	7fffffc0 	.word	0x7fffffc0

08001a90 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <LL_ADC_REG_StopConversion+0x24>)
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	f043 0210 	orr.w	r2, r3, #16
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	7fffffc0 	.word	0x7fffffc0

08001ab8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d101      	bne.n	8001ad0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <LL_ADC_INJ_StopConversion+0x24>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	f043 0220 	orr.w	r2, r3, #32
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	7fffffc0 	.word	0x7fffffc0

08001b08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d101      	bne.n	8001b20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e000      	b.n	8001b22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b089      	sub	sp, #36	; 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e138      	b.n	8001dbc <HAL_ADC_Init+0x28c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d109      	bne.n	8001b6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff fab1 	bl	80010c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff feef 	bl	8001954 <LL_ADC_IsDeepPowerDownEnabled>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d004      	beq.n	8001b86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fed5 	bl	8001930 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff ff0a 	bl	80019a4 <LL_ADC_IsInternalRegulatorEnabled>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d114      	bne.n	8001bc0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff feee 	bl	800197c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ba0:	4b88      	ldr	r3, [pc, #544]	; (8001dc4 <HAL_ADC_Init+0x294>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	099b      	lsrs	r3, r3, #6
 8001ba6:	4a88      	ldr	r2, [pc, #544]	; (8001dc8 <HAL_ADC_Init+0x298>)
 8001ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bac:	099b      	lsrs	r3, r3, #6
 8001bae:	3301      	adds	r3, #1
 8001bb0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001bb2:	e002      	b.n	8001bba <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f9      	bne.n	8001bb4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff feed 	bl	80019a4 <LL_ADC_IsInternalRegulatorEnabled>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d10d      	bne.n	8001bec <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd4:	f043 0210 	orr.w	r2, r3, #16
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be0:	f043 0201 	orr.w	r2, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff61 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 8001bf6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bfc:	f003 0310 	and.w	r3, r3, #16
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f040 80d2 	bne.w	8001daa <HAL_ADC_Init+0x27a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f040 80ce 	bne.w	8001daa <HAL_ADC_Init+0x27a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c12:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001c16:	f043 0202 	orr.w	r2, r3, #2
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fefa 	bl	8001a1c <LL_ADC_IsEnabled>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d110      	bne.n	8001c50 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c2e:	4867      	ldr	r0, [pc, #412]	; (8001dcc <HAL_ADC_Init+0x29c>)
 8001c30:	f7ff fef4 	bl	8001a1c <LL_ADC_IsEnabled>
 8001c34:	4604      	mov	r4, r0
 8001c36:	4866      	ldr	r0, [pc, #408]	; (8001dd0 <HAL_ADC_Init+0x2a0>)
 8001c38:	f7ff fef0 	bl	8001a1c <LL_ADC_IsEnabled>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4323      	orrs	r3, r4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d105      	bne.n	8001c50 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4862      	ldr	r0, [pc, #392]	; (8001dd4 <HAL_ADC_Init+0x2a4>)
 8001c4c:	f7ff fd38 	bl	80016c0 <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7d5b      	ldrb	r3, [r3, #21]
 8001c54:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c5a:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8001c60:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	7f1b      	ldrb	r3, [r3, #28]
 8001c66:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	7f1b      	ldrb	r3, [r3, #28]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d106      	bne.n	8001c82 <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	045b      	lsls	r3, r3, #17
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d009      	beq.n	8001c9e <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c96:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68da      	ldr	r2, [r3, #12]
 8001ca4:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <HAL_ADC_Init+0x2a8>)
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6812      	ldr	r2, [r2, #0]
 8001cac:	69b9      	ldr	r1, [r7, #24]
 8001cae:	430b      	orrs	r3, r1
 8001cb0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fefe 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 8001cbc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff20 	bl	8001b08 <LL_ADC_INJ_IsConversionOngoing>
 8001cc8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d14a      	bne.n	8001d66 <HAL_ADC_Init+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d147      	bne.n	8001d66 <HAL_ADC_Init+0x236>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7d1b      	ldrb	r3, [r3, #20]
 8001cda:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	4b3c      	ldr	r3, [pc, #240]	; (8001ddc <HAL_ADC_Init+0x2ac>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	69b9      	ldr	r1, [r7, #24]
 8001cf4:	430b      	orrs	r3, r1
 8001cf6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d11b      	bne.n	8001d3a <HAL_ADC_Init+0x20a>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	691a      	ldr	r2, [r3, #16]
 8001d0e:	4b34      	ldr	r3, [pc, #208]	; (8001de0 <HAL_ADC_Init+0x2b0>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d16:	3a01      	subs	r2, #1
 8001d18:	0411      	lsls	r1, r2, #16
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d1e:	4311      	orrs	r1, r2
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001d24:	4311      	orrs	r1, r2
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 0201 	orr.w	r2, r2, #1
 8001d36:	611a      	str	r2, [r3, #16]
 8001d38:	e007      	b.n	8001d4a <HAL_ADC_Init+0x21a>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	691a      	ldr	r2, [r3, #16]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f022 0201 	bic.w	r2, r2, #1
 8001d48:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 fe7b 	bl	8002a5c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d10c      	bne.n	8001d88 <HAL_ADC_Init+0x258>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	f023 010f 	bic.w	r1, r3, #15
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	1e5a      	subs	r2, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	631a      	str	r2, [r3, #48]	; 0x30
 8001d86:	e007      	b.n	8001d98 <HAL_ADC_Init+0x268>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f022 020f 	bic.w	r2, r2, #15
 8001d96:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d9c:	f023 0303 	bic.w	r3, r3, #3
 8001da0:	f043 0201 	orr.w	r2, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	655a      	str	r2, [r3, #84]	; 0x54
 8001da8:	e007      	b.n	8001dba <HAL_ADC_Init+0x28a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dae:	f043 0210 	orr.w	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dba:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3724      	adds	r7, #36	; 0x24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd90      	pop	{r4, r7, pc}
 8001dc4:	24000004 	.word	0x24000004
 8001dc8:	053e2d63 	.word	0x053e2d63
 8001dcc:	40022000 	.word	0x40022000
 8001dd0:	40022100 	.word	0x40022100
 8001dd4:	40022300 	.word	0x40022300
 8001dd8:	fff0c003 	.word	0xfff0c003
 8001ddc:	ffffbffc 	.word	0xffffbffc
 8001de0:	fc00f81e 	.word	0xfc00f81e

08001de4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001df0:	484f      	ldr	r0, [pc, #316]	; (8001f30 <HAL_ADC_Start_DMA+0x14c>)
 8001df2:	f7ff fd8f 	bl	8001914 <LL_ADC_GetMultimode>
 8001df6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff fe5b 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	f040 808c 	bne.w	8001f22 <HAL_ADC_Start_DMA+0x13e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d101      	bne.n	8001e18 <HAL_ADC_Start_DMA+0x34>
 8001e14:	2302      	movs	r3, #2
 8001e16:	e087      	b.n	8001f28 <HAL_ADC_Start_DMA+0x144>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d005      	beq.n	8001e32 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2b05      	cmp	r3, #5
 8001e2a:	d002      	beq.n	8001e32 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	2b09      	cmp	r3, #9
 8001e30:	d170      	bne.n	8001f14 <HAL_ADC_Start_DMA+0x130>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001e32:	68f8      	ldr	r0, [r7, #12]
 8001e34:	f000 fca2 	bl	800277c <ADC_Enable>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d163      	bne.n	8001f0a <HAL_ADC_Start_DMA+0x126>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e46:	4b3b      	ldr	r3, [pc, #236]	; (8001f34 <HAL_ADC_Start_DMA+0x150>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a38      	ldr	r2, [pc, #224]	; (8001f38 <HAL_ADC_Start_DMA+0x154>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d002      	beq.n	8001e62 <HAL_ADC_Start_DMA+0x7e>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	e000      	b.n	8001e64 <HAL_ADC_Start_DMA+0x80>
 8001e62:	4b36      	ldr	r3, [pc, #216]	; (8001f3c <HAL_ADC_Start_DMA+0x158>)
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d002      	beq.n	8001e72 <HAL_ADC_Start_DMA+0x8e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d105      	bne.n	8001e7e <HAL_ADC_Start_DMA+0x9a>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d006      	beq.n	8001e98 <HAL_ADC_Start_DMA+0xb4>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8e:	f023 0206 	bic.w	r2, r3, #6
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	659a      	str	r2, [r3, #88]	; 0x58
 8001e96:	e002      	b.n	8001e9e <HAL_ADC_Start_DMA+0xba>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	4a27      	ldr	r2, [pc, #156]	; (8001f40 <HAL_ADC_Start_DMA+0x15c>)
 8001ea4:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eaa:	4a26      	ldr	r2, [pc, #152]	; (8001f44 <HAL_ADC_Start_DMA+0x160>)
 8001eac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb2:	4a25      	ldr	r2, [pc, #148]	; (8001f48 <HAL_ADC_Start_DMA+0x164>)
 8001eb4:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	221c      	movs	r2, #28
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f042 0210 	orr.w	r2, r2, #16
 8001ed4:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4610      	mov	r0, r2
 8001ee2:	f7ff fcb4 	bl	800184e <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	3340      	adds	r3, #64	; 0x40
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f001 fbb1 	bl	800365c <HAL_DMA_Start_IT>
 8001efa:	4603      	mov	r3, r0
 8001efc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fdb0 	bl	8001a68 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001f08:	e00d      	b.n	8001f26 <HAL_ADC_Start_DMA+0x142>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001f12:	e008      	b.n	8001f26 <HAL_ADC_Start_DMA+0x142>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001f20:	e001      	b.n	8001f26 <HAL_ADC_Start_DMA+0x142>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f22:	2302      	movs	r3, #2
 8001f24:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40022300 	.word	0x40022300
 8001f34:	fffff0fe 	.word	0xfffff0fe
 8001f38:	40022100 	.word	0x40022100
 8001f3c:	40022000 	.word	0x40022000
 8001f40:	08002933 	.word	0x08002933
 8001f44:	08002a0b 	.word	0x08002a0b
 8001f48:	08002a27 	.word	0x08002a27

08001f4c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d101      	bne.n	8001f62 <HAL_ADC_Stop_DMA+0x16>
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e04f      	b.n	8002002 <HAL_ADC_Stop_DMA+0xb6>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 fb49 	bl	8002604 <ADC_ConversionStop>
 8001f72:	4603      	mov	r3, r0
 8001f74:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d13d      	bne.n	8001ff8 <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 0203 	bic.w	r2, r2, #3
 8001f8a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d10f      	bne.n	8001fba <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f001 fdc6 	bl	8003b30 <HAL_DMA_Abort>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0210 	bic.w	r2, r2, #16
 8001fc8:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d105      	bne.n	8001fdc <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 fc4f 	bl	8002874 <ADC_Disable>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	73fb      	strb	r3, [r7, #15]
 8001fda:	e002      	b.n	8001fe2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f000 fc49 	bl	8002874 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d107      	bne.n	8001ff8 <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001fec:	4b07      	ldr	r3, [pc, #28]	; (800200c <HAL_ADC_Stop_DMA+0xc0>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	f043 0201 	orr.w	r2, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	ffffeefe 	.word	0xffffeefe

08002010 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002038:	b590      	push	{r4, r7, lr}
 800203a:	b0a1      	sub	sp, #132	; 0x84
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	4a9a      	ldr	r2, [pc, #616]	; (80022bc <HAL_ADC_ConfigChannel+0x284>)
 8002052:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800205a:	2b01      	cmp	r3, #1
 800205c:	d101      	bne.n	8002062 <HAL_ADC_ConfigChannel+0x2a>
 800205e:	2302      	movs	r3, #2
 8002060:	e2bc      	b.n	80025dc <HAL_ADC_ConfigChannel+0x5a4>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2201      	movs	r2, #1
 8002066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fd22 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	f040 82a1 	bne.w	80025be <HAL_ADC_ConfigChannel+0x586>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002084:	2b00      	cmp	r3, #0
 8002086:	d108      	bne.n	800209a <HAL_ADC_ConfigChannel+0x62>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	0e9b      	lsrs	r3, r3, #26
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	2201      	movs	r2, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	e016      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x90>
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020a2:	fa93 f3a3 	rbit	r3, r3
 80020a6:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020aa:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 80020b2:	2320      	movs	r3, #32
 80020b4:	e003      	b.n	80020be <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 80020b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f003 031f 	and.w	r3, r3, #31
 80020c2:	2201      	movs	r2, #1
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	69d1      	ldr	r1, [r2, #28]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6812      	ldr	r2, [r2, #0]
 80020d2:	430b      	orrs	r3, r1
 80020d4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6818      	ldr	r0, [r3, #0]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	6859      	ldr	r1, [r3, #4]
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	f7ff fb87 	bl	80017f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff fce3 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 80020f2:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff fd05 	bl	8001b08 <LL_ADC_INJ_IsConversionOngoing>
 80020fe:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002100:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002102:	2b00      	cmp	r3, #0
 8002104:	f040 80a0 	bne.w	8002248 <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800210a:	2b00      	cmp	r3, #0
 800210c:	f040 809c 	bne.w	8002248 <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	6819      	ldr	r1, [r3, #0]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	461a      	mov	r2, r3
 800211e:	f7ff fba9 	bl	8001874 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10b      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x110>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	695a      	ldr	r2, [r3, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	089b      	lsrs	r3, r3, #2
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	e00a      	b.n	800215e <HAL_ADC_ConfigChannel+0x126>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	695a      	ldr	r2, [r3, #20]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	089b      	lsrs	r3, r3, #2
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2b04      	cmp	r3, #4
 8002166:	d027      	beq.n	80021b8 <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	6919      	ldr	r1, [r3, #16]
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002176:	f7ff fad7 	bl	8001728 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6919      	ldr	r1, [r3, #16]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	7e5b      	ldrb	r3, [r3, #25]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d102      	bne.n	8002190 <HAL_ADC_ConfigChannel+0x158>
 800218a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800218e:	e000      	b.n	8002192 <HAL_ADC_ConfigChannel+0x15a>
 8002190:	2300      	movs	r3, #0
 8002192:	461a      	mov	r2, r3
 8002194:	f7ff fb01 	bl	800179a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	6919      	ldr	r1, [r3, #16]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	7e1b      	ldrb	r3, [r3, #24]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d102      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x176>
 80021a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021ac:	e000      	b.n	80021b0 <HAL_ADC_ConfigChannel+0x178>
 80021ae:	2300      	movs	r3, #0
 80021b0:	461a      	mov	r2, r3
 80021b2:	f7ff fad9 	bl	8001768 <LL_ADC_SetDataRightShift>
 80021b6:	e047      	b.n	8002248 <HAL_ADC_ConfigChannel+0x210>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	069b      	lsls	r3, r3, #26
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d107      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021da:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	069b      	lsls	r3, r3, #26
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d107      	bne.n	8002200 <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021fe:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002206:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	069b      	lsls	r3, r3, #26
 8002210:	429a      	cmp	r2, r3
 8002212:	d107      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002222:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800222a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	069b      	lsls	r3, r3, #26
 8002234:	429a      	cmp	r2, r3
 8002236:	d107      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002246:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff fbe5 	bl	8001a1c <LL_ADC_IsEnabled>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	f040 81bb 	bne.w	80025d0 <HAL_ADC_ConfigChannel+0x598>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	6819      	ldr	r1, [r3, #0]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	461a      	mov	r2, r3
 8002268:	f7ff fb30 	bl	80018cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a12      	ldr	r2, [pc, #72]	; (80022bc <HAL_ADC_ConfigChannel+0x284>)
 8002272:	4293      	cmp	r3, r2
 8002274:	f040 8130 	bne.w	80024d8 <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10b      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x268>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	0e9b      	lsrs	r3, r3, #26
 800228e:	3301      	adds	r3, #1
 8002290:	f003 031f 	and.w	r3, r3, #31
 8002294:	2b09      	cmp	r3, #9
 8002296:	bf94      	ite	ls
 8002298:	2301      	movls	r3, #1
 800229a:	2300      	movhi	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	e01b      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x2a0>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80022ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80022b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d103      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 80022b8:	2320      	movs	r3, #32
 80022ba:	e005      	b.n	80022c8 <HAL_ADC_ConfigChannel+0x290>
 80022bc:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
 80022c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	3301      	adds	r3, #1
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2b09      	cmp	r3, #9
 80022d0:	bf94      	ite	ls
 80022d2:	2301      	movls	r3, #1
 80022d4:	2300      	movhi	r3, #0
 80022d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d079      	beq.n	80023d0 <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d107      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x2c0>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	0e9b      	lsrs	r3, r3, #26
 80022ee:	3301      	adds	r3, #1
 80022f0:	069b      	lsls	r3, r3, #26
 80022f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022f6:	e015      	b.n	8002324 <HAL_ADC_ConfigChannel+0x2ec>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002300:	fa93 f3a3 	rbit	r3, r3
 8002304:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002308:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800230a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002310:	2320      	movs	r3, #32
 8002312:	e003      	b.n	800231c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002314:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002316:	fab3 f383 	clz	r3, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	3301      	adds	r3, #1
 800231e:	069b      	lsls	r3, r3, #26
 8002320:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800232c:	2b00      	cmp	r3, #0
 800232e:	d109      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x30c>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	0e9b      	lsrs	r3, r3, #26
 8002336:	3301      	adds	r3, #1
 8002338:	f003 031f 	and.w	r3, r3, #31
 800233c:	2101      	movs	r1, #1
 800233e:	fa01 f303 	lsl.w	r3, r1, r3
 8002342:	e017      	b.n	8002374 <HAL_ADC_ConfigChannel+0x33c>
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002354:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002356:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x328>
    return 32U;
 800235c:	2320      	movs	r3, #32
 800235e:	e003      	b.n	8002368 <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
 8002360:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002362:	fab3 f383 	clz	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	3301      	adds	r3, #1
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2101      	movs	r1, #1
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	ea42 0103 	orr.w	r1, r2, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10a      	bne.n	800239a <HAL_ADC_ConfigChannel+0x362>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	0e9b      	lsrs	r3, r3, #26
 800238a:	3301      	adds	r3, #1
 800238c:	f003 021f 	and.w	r2, r3, #31
 8002390:	4613      	mov	r3, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	4413      	add	r3, r2
 8002396:	051b      	lsls	r3, r3, #20
 8002398:	e018      	b.n	80023cc <HAL_ADC_ConfigChannel+0x394>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023a2:	fa93 f3a3 	rbit	r3, r3
 80023a6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80023a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80023ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 80023b2:	2320      	movs	r3, #32
 80023b4:	e003      	b.n	80023be <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
 80023b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023b8:	fab3 f383 	clz	r3, r3
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	3301      	adds	r3, #1
 80023c0:	f003 021f 	and.w	r2, r3, #31
 80023c4:	4613      	mov	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4413      	add	r3, r2
 80023ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023cc:	430b      	orrs	r3, r1
 80023ce:	e07e      	b.n	80024ce <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d107      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x3b4>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	0e9b      	lsrs	r3, r3, #26
 80023e2:	3301      	adds	r3, #1
 80023e4:	069b      	lsls	r3, r3, #26
 80023e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023ea:	e015      	b.n	8002418 <HAL_ADC_ConfigChannel+0x3e0>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f4:	fa93 f3a3 	rbit	r3, r3
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80023fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002404:	2320      	movs	r3, #32
 8002406:	e003      	b.n	8002410 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240a:	fab3 f383 	clz	r3, r3
 800240e:	b2db      	uxtb	r3, r3
 8002410:	3301      	adds	r3, #1
 8002412:	069b      	lsls	r3, r3, #26
 8002414:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002420:	2b00      	cmp	r3, #0
 8002422:	d109      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x400>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	0e9b      	lsrs	r3, r3, #26
 800242a:	3301      	adds	r3, #1
 800242c:	f003 031f 	and.w	r3, r3, #31
 8002430:	2101      	movs	r1, #1
 8002432:	fa01 f303 	lsl.w	r3, r1, r3
 8002436:	e017      	b.n	8002468 <HAL_ADC_ConfigChannel+0x430>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa93 f3a3 	rbit	r3, r3
 8002444:	61bb      	str	r3, [r7, #24]
  return result;
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800244a:	6a3b      	ldr	r3, [r7, #32]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
 8002450:	2320      	movs	r3, #32
 8002452:	e003      	b.n	800245c <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	fab3 f383 	clz	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	3301      	adds	r3, #1
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	2101      	movs	r1, #1
 8002464:	fa01 f303 	lsl.w	r3, r1, r3
 8002468:	ea42 0103 	orr.w	r1, r2, r3
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10d      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x45c>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	0e9b      	lsrs	r3, r3, #26
 800247e:	3301      	adds	r3, #1
 8002480:	f003 021f 	and.w	r2, r3, #31
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	3b1e      	subs	r3, #30
 800248c:	051b      	lsls	r3, r3, #20
 800248e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002492:	e01b      	b.n	80024cc <HAL_ADC_ConfigChannel+0x494>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	fa93 f3a3 	rbit	r3, r3
 80024a0:	60fb      	str	r3, [r7, #12]
  return result;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x478>
    return 32U;
 80024ac:	2320      	movs	r3, #32
 80024ae:	e003      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	fab3 f383 	clz	r3, r3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3301      	adds	r3, #1
 80024ba:	f003 021f 	and.w	r2, r3, #31
 80024be:	4613      	mov	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4413      	add	r3, r2
 80024c4:	3b1e      	subs	r3, #30
 80024c6:	051b      	lsls	r3, r3, #20
 80024c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024cc:	430b      	orrs	r3, r1
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	6892      	ldr	r2, [r2, #8]
 80024d2:	4619      	mov	r1, r3
 80024d4:	f7ff f9ce 	bl	8001874 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	da77      	bge.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024e0:	4840      	ldr	r0, [pc, #256]	; (80025e4 <HAL_ADC_ConfigChannel+0x5ac>)
 80024e2:	f7ff f913 	bl	800170c <LL_ADC_GetCommonPathInternalCh>
 80024e6:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024e8:	483f      	ldr	r0, [pc, #252]	; (80025e8 <HAL_ADC_ConfigChannel+0x5b0>)
 80024ea:	f7ff fa97 	bl	8001a1c <LL_ADC_IsEnabled>
 80024ee:	4604      	mov	r4, r0
 80024f0:	483e      	ldr	r0, [pc, #248]	; (80025ec <HAL_ADC_ConfigChannel+0x5b4>)
 80024f2:	f7ff fa93 	bl	8001a1c <LL_ADC_IsEnabled>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4323      	orrs	r3, r4
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d155      	bne.n	80025aa <HAL_ADC_ConfigChannel+0x572>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a3b      	ldr	r2, [pc, #236]	; (80025f0 <HAL_ADC_ConfigChannel+0x5b8>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d122      	bne.n	800254e <HAL_ADC_ConfigChannel+0x516>
 8002508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11d      	bne.n	800254e <HAL_ADC_ConfigChannel+0x516>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a35      	ldr	r2, [pc, #212]	; (80025ec <HAL_ADC_ConfigChannel+0x5b4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d159      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800251c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800251e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002522:	4619      	mov	r1, r3
 8002524:	482f      	ldr	r0, [pc, #188]	; (80025e4 <HAL_ADC_ConfigChannel+0x5ac>)
 8002526:	f7ff f8de 	bl	80016e6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800252a:	4b32      	ldr	r3, [pc, #200]	; (80025f4 <HAL_ADC_ConfigChannel+0x5bc>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	099b      	lsrs	r3, r3, #6
 8002530:	4a31      	ldr	r2, [pc, #196]	; (80025f8 <HAL_ADC_ConfigChannel+0x5c0>)
 8002532:	fba2 2303 	umull	r2, r3, r2, r3
 8002536:	099b      	lsrs	r3, r3, #6
 8002538:	3301      	adds	r3, #1
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800253e:	e002      	b.n	8002546 <HAL_ADC_ConfigChannel+0x50e>
              {
                wait_loop_index--;
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	3b01      	subs	r3, #1
 8002544:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1f9      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x508>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800254c:	e040      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a2a      	ldr	r2, [pc, #168]	; (80025fc <HAL_ADC_ConfigChannel+0x5c4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d111      	bne.n	800257c <HAL_ADC_ConfigChannel+0x544>
 8002558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800255a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_ADC_ConfigChannel+0x544>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a21      	ldr	r2, [pc, #132]	; (80025ec <HAL_ADC_ConfigChannel+0x5b4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d131      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800256c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800256e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002572:	4619      	mov	r1, r3
 8002574:	481b      	ldr	r0, [pc, #108]	; (80025e4 <HAL_ADC_ConfigChannel+0x5ac>)
 8002576:	f7ff f8b6 	bl	80016e6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800257a:	e029      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a1f      	ldr	r2, [pc, #124]	; (8002600 <HAL_ADC_ConfigChannel+0x5c8>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d124      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
 8002586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d11f      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a15      	ldr	r2, [pc, #84]	; (80025ec <HAL_ADC_ConfigChannel+0x5b4>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d11a      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800259a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800259c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025a0:	4619      	mov	r1, r3
 80025a2:	4810      	ldr	r0, [pc, #64]	; (80025e4 <HAL_ADC_ConfigChannel+0x5ac>)
 80025a4:	f7ff f89f 	bl	80016e6 <LL_ADC_SetCommonPathInternalCh>
 80025a8:	e012      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ae:	f043 0220 	orr.w	r2, r3, #32
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80025bc:	e008      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x598>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c2:	f043 0220 	orr.w	r2, r3, #32
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80025d8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3784      	adds	r7, #132	; 0x84
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd90      	pop	{r4, r7, pc}
 80025e4:	40022300 	.word	0x40022300
 80025e8:	40022000 	.word	0x40022000
 80025ec:	40022100 	.word	0x40022100
 80025f0:	cb840000 	.word	0xcb840000
 80025f4:	24000004 	.word	0x24000004
 80025f8:	053e2d63 	.word	0x053e2d63
 80025fc:	bac04000 	.word	0xbac04000
 8002600:	cfb80000 	.word	0xcfb80000

08002604 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fa4c 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 8002620:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fa6e 	bl	8001b08 <LL_ADC_INJ_IsConversionOngoing>
 800262c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d103      	bne.n	800263c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 8098 	beq.w	800276c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d02a      	beq.n	80026a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	7d5b      	ldrb	r3, [r3, #21]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d126      	bne.n	80026a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	7d1b      	ldrb	r3, [r3, #20]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d122      	bne.n	80026a0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800265a:	2301      	movs	r3, #1
 800265c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800265e:	e014      	b.n	800268a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	4a45      	ldr	r2, [pc, #276]	; (8002778 <ADC_ConversionStop+0x174>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d90d      	bls.n	8002684 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266c:	f043 0210 	orr.w	r2, r3, #16
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002678:	f043 0201 	orr.w	r2, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e074      	b.n	800276e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3301      	adds	r3, #1
 8002688:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002694:	2b40      	cmp	r3, #64	; 0x40
 8002696:	d1e3      	bne.n	8002660 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2240      	movs	r2, #64	; 0x40
 800269e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d014      	beq.n	80026d0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff fa04 	bl	8001ab8 <LL_ADC_REG_IsConversionOngoing>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff f9c1 	bl	8001a42 <LL_ADC_IsDisableOngoing>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d104      	bne.n	80026d0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff f9e0 	bl	8001a90 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d014      	beq.n	8002700 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff fa14 	bl	8001b08 <LL_ADC_INJ_IsConversionOngoing>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00c      	beq.n	8002700 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff f9a9 	bl	8001a42 <LL_ADC_IsDisableOngoing>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d104      	bne.n	8002700 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff f9f0 	bl	8001ae0 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d005      	beq.n	8002712 <ADC_ConversionStop+0x10e>
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d105      	bne.n	8002718 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800270c:	230c      	movs	r3, #12
 800270e:	617b      	str	r3, [r7, #20]
        break;
 8002710:	e005      	b.n	800271e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002712:	2308      	movs	r3, #8
 8002714:	617b      	str	r3, [r7, #20]
        break;
 8002716:	e002      	b.n	800271e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002718:	2304      	movs	r3, #4
 800271a:	617b      	str	r3, [r7, #20]
        break;
 800271c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800271e:	f7fe ffc3 	bl	80016a8 <HAL_GetTick>
 8002722:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002724:	e01b      	b.n	800275e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002726:	f7fe ffbf 	bl	80016a8 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b05      	cmp	r3, #5
 8002732:	d914      	bls.n	800275e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	4013      	ands	r3, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00d      	beq.n	800275e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002746:	f043 0210 	orr.w	r2, r3, #16
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	f043 0201 	orr.w	r2, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e007      	b.n	800276e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	4013      	ands	r3, r2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1dc      	bne.n	8002726 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3720      	adds	r7, #32
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	000cdbff 	.word	0x000cdbff

0800277c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff f947 	bl	8001a1c <LL_ADC_IsEnabled>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d161      	bne.n	8002858 <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689a      	ldr	r2, [r3, #8]
 800279a:	4b32      	ldr	r3, [pc, #200]	; (8002864 <ADC_Enable+0xe8>)
 800279c:	4013      	ands	r3, r2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00d      	beq.n	80027be <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a6:	f043 0210 	orr.w	r2, r3, #16
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b2:	f043 0201 	orr.w	r2, r3, #1
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e04d      	b.n	800285a <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff f902 	bl	80019cc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80027c8:	f7fe ff6e 	bl	80016a8 <HAL_GetTick>
 80027cc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027ce:	4826      	ldr	r0, [pc, #152]	; (8002868 <ADC_Enable+0xec>)
 80027d0:	f7ff f8a0 	bl	8001914 <LL_ADC_GetMultimode>
 80027d4:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a24      	ldr	r2, [pc, #144]	; (800286c <ADC_Enable+0xf0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d002      	beq.n	80027e6 <ADC_Enable+0x6a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	e000      	b.n	80027e8 <ADC_Enable+0x6c>
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <ADC_Enable+0xf4>)
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d02c      	beq.n	800284a <ADC_Enable+0xce>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d130      	bne.n	8002858 <ADC_Enable+0xdc>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027f6:	e028      	b.n	800284a <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff f90d 	bl	8001a1c <LL_ADC_IsEnabled>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d104      	bne.n	8002812 <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff f8dd 	bl	80019cc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002812:	f7fe ff49 	bl	80016a8 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d914      	bls.n	800284a <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b01      	cmp	r3, #1
 800282c:	d00d      	beq.n	800284a <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002832:	f043 0210 	orr.w	r2, r3, #16
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283e:	f043 0201 	orr.w	r2, r3, #1
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e007      	b.n	800285a <ADC_Enable+0xde>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b01      	cmp	r3, #1
 8002856:	d1cf      	bne.n	80027f8 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	8000003f 	.word	0x8000003f
 8002868:	40022300 	.word	0x40022300
 800286c:	40022100 	.word	0x40022100
 8002870:	40022000 	.word	0x40022000

08002874 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff f8de 	bl	8001a42 <LL_ADC_IsDisableOngoing>
 8002886:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff f8c5 	bl	8001a1c <LL_ADC_IsEnabled>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d047      	beq.n	8002928 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d144      	bne.n	8002928 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 030d 	and.w	r3, r3, #13
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d10c      	bne.n	80028c6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff f89f 	bl	80019f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2203      	movs	r2, #3
 80028bc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028be:	f7fe fef3 	bl	80016a8 <HAL_GetTick>
 80028c2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028c4:	e029      	b.n	800291a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ca:	f043 0210 	orr.w	r2, r3, #16
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d6:	f043 0201 	orr.w	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e023      	b.n	800292a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028e2:	f7fe fee1 	bl	80016a8 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d914      	bls.n	800291a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00d      	beq.n	800291a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002902:	f043 0210 	orr.w	r2, r3, #16
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800290e:	f043 0201 	orr.w	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e007      	b.n	800292a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1dc      	bne.n	80028e2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002948:	2b00      	cmp	r3, #0
 800294a:	d14b      	bne.n	80029e4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002950:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	2b00      	cmp	r3, #0
 8002964:	d021      	beq.n	80029aa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7fe ff30 	bl	80017d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d032      	beq.n	80029dc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d12b      	bne.n	80029dc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d11f      	bne.n	80029dc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a0:	f043 0201 	orr.w	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	655a      	str	r2, [r3, #84]	; 0x54
 80029a8:	e018      	b.n	80029dc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d111      	bne.n	80029dc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d105      	bne.n	80029dc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d4:	f043 0201 	orr.w	r2, r3, #1
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f7fe fa9d 	bl	8000f1c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80029e2:	e00e      	b.n	8002a02 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e8:	f003 0310 	and.w	r3, r3, #16
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f7ff fb17 	bl	8002024 <HAL_ADC_ErrorCallback>
}
 80029f6:	e004      	b.n	8002a02 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	4798      	blx	r3
}
 8002a02:	bf00      	nop
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b084      	sub	sp, #16
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7ff faf9 	bl	8002010 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b084      	sub	sp, #16
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a44:	f043 0204 	orr.w	r2, r3, #4
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f7ff fae9 	bl	8002024 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a52:	bf00      	nop
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002a64:	4b60      	ldr	r3, [pc, #384]	; (8002be8 <ADC_ConfigureBoostMode+0x18c>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01c      	beq.n	8002aaa <ADC_ConfigureBoostMode+0x4e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002a70:	f004 f89e 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8002a74:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a7e:	d010      	beq.n	8002aa2 <ADC_ConfigureBoostMode+0x46>
 8002a80:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a84:	d873      	bhi.n	8002b6e <ADC_ConfigureBoostMode+0x112>
 8002a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a8a:	d002      	beq.n	8002a92 <ADC_ConfigureBoostMode+0x36>
 8002a8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a90:	d16d      	bne.n	8002b6e <ADC_ConfigureBoostMode+0x112>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	0c1b      	lsrs	r3, r3, #16
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9e:	60fb      	str	r3, [r7, #12]
        break;
 8002aa0:	e068      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	60fb      	str	r3, [r7, #12]
        break;
 8002aa8:	e064      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002aaa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002aae:	f04f 0100 	mov.w	r1, #0
 8002ab2:	f005 fad9 	bl	8008068 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ab6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002ac0:	d051      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002ac2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002ac6:	d854      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002ac8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002acc:	d047      	beq.n	8002b5e <ADC_ConfigureBoostMode+0x102>
 8002ace:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002ad2:	d84e      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002ad4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002ad8:	d03d      	beq.n	8002b56 <ADC_ConfigureBoostMode+0xfa>
 8002ada:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002ade:	d848      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002ae0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ae4:	d033      	beq.n	8002b4e <ADC_ConfigureBoostMode+0xf2>
 8002ae6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002aea:	d842      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002aec:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002af0:	d029      	beq.n	8002b46 <ADC_ConfigureBoostMode+0xea>
 8002af2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002af6:	d83c      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002af8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002afc:	d01a      	beq.n	8002b34 <ADC_ConfigureBoostMode+0xd8>
 8002afe:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002b02:	d836      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002b04:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002b08:	d014      	beq.n	8002b34 <ADC_ConfigureBoostMode+0xd8>
 8002b0a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002b0e:	d830      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b14:	d00e      	beq.n	8002b34 <ADC_ConfigureBoostMode+0xd8>
 8002b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b1a:	d82a      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002b1c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b20:	d008      	beq.n	8002b34 <ADC_ConfigureBoostMode+0xd8>
 8002b22:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b26:	d824      	bhi.n	8002b72 <ADC_ConfigureBoostMode+0x116>
 8002b28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b2c:	d002      	beq.n	8002b34 <ADC_ConfigureBoostMode+0xd8>
 8002b2e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b32:	d11e      	bne.n	8002b72 <ADC_ConfigureBoostMode+0x116>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	0c9b      	lsrs	r3, r3, #18
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b42:	60fb      	str	r3, [r7, #12]
        break;
 8002b44:	e016      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	091b      	lsrs	r3, r3, #4
 8002b4a:	60fb      	str	r3, [r7, #12]
        break;
 8002b4c:	e012      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	60fb      	str	r3, [r7, #12]
        break;
 8002b54:	e00e      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	099b      	lsrs	r3, r3, #6
 8002b5a:	60fb      	str	r3, [r7, #12]
        break;
 8002b5c:	e00a      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	09db      	lsrs	r3, r3, #7
 8002b62:	60fb      	str	r3, [r7, #12]
        break;
 8002b64:	e006      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	0a1b      	lsrs	r3, r3, #8
 8002b6a:	60fb      	str	r3, [r7, #12]
        break;
 8002b6c:	e002      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
        break;
 8002b6e:	bf00      	nop
 8002b70:	e000      	b.n	8002b74 <ADC_ConfigureBoostMode+0x118>
      default:
        break;
 8002b72:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	085b      	lsrs	r3, r3, #1
 8002b78:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4a1b      	ldr	r2, [pc, #108]	; (8002bec <ADC_ConfigureBoostMode+0x190>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d808      	bhi.n	8002b94 <ADC_ConfigureBoostMode+0x138>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002b90:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002b92:	e025      	b.n	8002be0 <ADC_ConfigureBoostMode+0x184>
  else if (freq <= 12500000UL)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	4a16      	ldr	r2, [pc, #88]	; (8002bf0 <ADC_ConfigureBoostMode+0x194>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d80a      	bhi.n	8002bb2 <ADC_ConfigureBoostMode+0x156>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bae:	609a      	str	r2, [r3, #8]
}
 8002bb0:	e016      	b.n	8002be0 <ADC_ConfigureBoostMode+0x184>
  else if (freq <= 25000000UL)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4a0f      	ldr	r2, [pc, #60]	; (8002bf4 <ADC_ConfigureBoostMode+0x198>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d80a      	bhi.n	8002bd0 <ADC_ConfigureBoostMode+0x174>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bcc:	609a      	str	r2, [r3, #8]
}
 8002bce:	e007      	b.n	8002be0 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689a      	ldr	r2, [r3, #8]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002bde:	609a      	str	r2, [r3, #8]
}
 8002be0:	bf00      	nop
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40022300 	.word	0x40022300
 8002bec:	005f5e10 	.word	0x005f5e10
 8002bf0:	00bebc20 	.word	0x00bebc20
 8002bf4:	017d7840 	.word	0x017d7840

08002bf8 <LL_ADC_IsEnabled>:
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <LL_ADC_IsEnabled+0x18>
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <LL_ADC_IsEnabled+0x1a>
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <LL_ADC_REG_IsConversionOngoing>:
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d101      	bne.n	8002c36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002c44:	b590      	push	{r4, r7, lr}
 8002c46:	b09f      	sub	sp, #124	; 0x7c
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e080      	b.n	8002d64 <HAL_ADCEx_MultiModeConfigChannel+0x120>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a3d      	ldr	r2, [pc, #244]	; (8002d6c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d102      	bne.n	8002c82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002c7c:	4b3c      	ldr	r3, [pc, #240]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	e001      	b.n	8002c86 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	f043 0220 	orr.w	r2, r3, #32
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e05f      	b.n	8002d64 <HAL_ADCEx_MultiModeConfigChannel+0x120>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff ffb9 	bl	8002c1e <LL_ADC_REG_IsConversionOngoing>
 8002cac:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff ffb3 	bl	8002c1e <LL_ADC_REG_IsConversionOngoing>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d141      	bne.n	8002d42 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002cbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d13e      	bne.n	8002d42 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002cc4:	4b2b      	ldr	r3, [pc, #172]	; (8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 8002cc6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d020      	beq.n	8002d12 <HAL_ADCEx_MultiModeConfigChannel+0xce>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ce0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ce2:	4822      	ldr	r0, [pc, #136]	; (8002d6c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002ce4:	f7ff ff88 	bl	8002bf8 <LL_ADC_IsEnabled>
 8002ce8:	4604      	mov	r4, r0
 8002cea:	4821      	ldr	r0, [pc, #132]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002cec:	f7ff ff84 	bl	8002bf8 <LL_ADC_IsEnabled>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4323      	orrs	r3, r4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d12e      	bne.n	8002d56 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	6811      	ldr	r1, [r2, #0]
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	6892      	ldr	r2, [r2, #8]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d0e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d10:	e021      	b.n	8002d56 <HAL_ADCEx_MultiModeConfigChannel+0x112>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d1c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d1e:	4813      	ldr	r0, [pc, #76]	; (8002d6c <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002d20:	f7ff ff6a 	bl	8002bf8 <LL_ADC_IsEnabled>
 8002d24:	4604      	mov	r4, r0
 8002d26:	4812      	ldr	r0, [pc, #72]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002d28:	f7ff ff66 	bl	8002bf8 <LL_ADC_IsEnabled>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	4323      	orrs	r3, r4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d110      	bne.n	8002d56 <HAL_ADCEx_MultiModeConfigChannel+0x112>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	4b0f      	ldr	r3, [pc, #60]	; (8002d78 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002d3e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d40:	e009      	b.n	8002d56 <HAL_ADCEx_MultiModeConfigChannel+0x112>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d46:	f043 0220 	orr.w	r2, r3, #32
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002d54:	e000      	b.n	8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x114>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d56:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	377c      	adds	r7, #124	; 0x7c
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd90      	pop	{r4, r7, pc}
 8002d6c:	40022000 	.word	0x40022000
 8002d70:	40022100 	.word	0x40022100
 8002d74:	40022300 	.word	0x40022300
 8002d78:	fffff0e0 	.word	0xfffff0e0

08002d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <__NVIC_SetPriorityGrouping+0x40>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002daa:	4a04      	ldr	r2, [pc, #16]	; (8002dbc <__NVIC_SetPriorityGrouping+0x40>)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	60d3      	str	r3, [r2, #12]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	e000ed00 	.word	0xe000ed00
 8002dc0:	05fa0000 	.word	0x05fa0000

08002dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <__NVIC_GetPriorityGrouping+0x18>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0307 	and.w	r3, r3, #7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db0b      	blt.n	8002e0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4907      	ldr	r1, [pc, #28]	; (8002e18 <__NVIC_EnableIRQ+0x38>)
 8002dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000e100 	.word	0xe000e100

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	; (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	; (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	; 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	; 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ff4c 	bl	8002d7c <__NVIC_SetPriorityGrouping>
}
 8002ee4:	bf00      	nop
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002efa:	f7ff ff63 	bl	8002dc4 <__NVIC_GetPriorityGrouping>
 8002efe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	68b9      	ldr	r1, [r7, #8]
 8002f04:	6978      	ldr	r0, [r7, #20]
 8002f06:	f7ff ffb3 	bl	8002e70 <NVIC_EncodePriority>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f10:	4611      	mov	r1, r2
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff ff82 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f18:	bf00      	nop
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff ff56 	bl	8002de0 <__NVIC_EnableIRQ>
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002f44:	f7fe fbb0 	bl	80016a8 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e37f      	b.n	8003654 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a66      	ldr	r2, [pc, #408]	; (80030f4 <HAL_DMA_Init+0x1b8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d04a      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a65      	ldr	r2, [pc, #404]	; (80030f8 <HAL_DMA_Init+0x1bc>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d045      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a63      	ldr	r2, [pc, #396]	; (80030fc <HAL_DMA_Init+0x1c0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d040      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a62      	ldr	r2, [pc, #392]	; (8003100 <HAL_DMA_Init+0x1c4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d03b      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a60      	ldr	r2, [pc, #384]	; (8003104 <HAL_DMA_Init+0x1c8>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d036      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a5f      	ldr	r2, [pc, #380]	; (8003108 <HAL_DMA_Init+0x1cc>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d031      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a5d      	ldr	r2, [pc, #372]	; (800310c <HAL_DMA_Init+0x1d0>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d02c      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a5c      	ldr	r2, [pc, #368]	; (8003110 <HAL_DMA_Init+0x1d4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d027      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a5a      	ldr	r2, [pc, #360]	; (8003114 <HAL_DMA_Init+0x1d8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d022      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a59      	ldr	r2, [pc, #356]	; (8003118 <HAL_DMA_Init+0x1dc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d01d      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a57      	ldr	r2, [pc, #348]	; (800311c <HAL_DMA_Init+0x1e0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d018      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a56      	ldr	r2, [pc, #344]	; (8003120 <HAL_DMA_Init+0x1e4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d013      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a54      	ldr	r2, [pc, #336]	; (8003124 <HAL_DMA_Init+0x1e8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d00e      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a53      	ldr	r2, [pc, #332]	; (8003128 <HAL_DMA_Init+0x1ec>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d009      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a51      	ldr	r2, [pc, #324]	; (800312c <HAL_DMA_Init+0x1f0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d004      	beq.n	8002ff4 <HAL_DMA_Init+0xb8>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a50      	ldr	r2, [pc, #320]	; (8003130 <HAL_DMA_Init+0x1f4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d101      	bne.n	8002ff8 <HAL_DMA_Init+0xbc>
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e000      	b.n	8002ffa <HAL_DMA_Init+0xbe>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 813c 	beq.w	8003278 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a37      	ldr	r2, [pc, #220]	; (80030f4 <HAL_DMA_Init+0x1b8>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d04a      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a36      	ldr	r2, [pc, #216]	; (80030f8 <HAL_DMA_Init+0x1bc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d045      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a34      	ldr	r2, [pc, #208]	; (80030fc <HAL_DMA_Init+0x1c0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d040      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a33      	ldr	r2, [pc, #204]	; (8003100 <HAL_DMA_Init+0x1c4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d03b      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a31      	ldr	r2, [pc, #196]	; (8003104 <HAL_DMA_Init+0x1c8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d036      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a30      	ldr	r2, [pc, #192]	; (8003108 <HAL_DMA_Init+0x1cc>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d031      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a2e      	ldr	r2, [pc, #184]	; (800310c <HAL_DMA_Init+0x1d0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d02c      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a2d      	ldr	r2, [pc, #180]	; (8003110 <HAL_DMA_Init+0x1d4>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d027      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a2b      	ldr	r2, [pc, #172]	; (8003114 <HAL_DMA_Init+0x1d8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d022      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2a      	ldr	r2, [pc, #168]	; (8003118 <HAL_DMA_Init+0x1dc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d01d      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a28      	ldr	r2, [pc, #160]	; (800311c <HAL_DMA_Init+0x1e0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d018      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a27      	ldr	r2, [pc, #156]	; (8003120 <HAL_DMA_Init+0x1e4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d013      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a25      	ldr	r2, [pc, #148]	; (8003124 <HAL_DMA_Init+0x1e8>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d00e      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a24      	ldr	r2, [pc, #144]	; (8003128 <HAL_DMA_Init+0x1ec>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d009      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a22      	ldr	r2, [pc, #136]	; (800312c <HAL_DMA_Init+0x1f0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d004      	beq.n	80030b0 <HAL_DMA_Init+0x174>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a21      	ldr	r2, [pc, #132]	; (8003130 <HAL_DMA_Init+0x1f4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d108      	bne.n	80030c2 <HAL_DMA_Init+0x186>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	e007      	b.n	80030d2 <HAL_DMA_Init+0x196>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0201 	bic.w	r2, r2, #1
 80030d0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80030d2:	e02f      	b.n	8003134 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030d4:	f7fe fae8 	bl	80016a8 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b05      	cmp	r3, #5
 80030e0:	d928      	bls.n	8003134 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2220      	movs	r2, #32
 80030e6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2203      	movs	r2, #3
 80030ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e2af      	b.n	8003654 <HAL_DMA_Init+0x718>
 80030f4:	40020010 	.word	0x40020010
 80030f8:	40020028 	.word	0x40020028
 80030fc:	40020040 	.word	0x40020040
 8003100:	40020058 	.word	0x40020058
 8003104:	40020070 	.word	0x40020070
 8003108:	40020088 	.word	0x40020088
 800310c:	400200a0 	.word	0x400200a0
 8003110:	400200b8 	.word	0x400200b8
 8003114:	40020410 	.word	0x40020410
 8003118:	40020428 	.word	0x40020428
 800311c:	40020440 	.word	0x40020440
 8003120:	40020458 	.word	0x40020458
 8003124:	40020470 	.word	0x40020470
 8003128:	40020488 	.word	0x40020488
 800312c:	400204a0 	.word	0x400204a0
 8003130:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1c8      	bne.n	80030d4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	4b73      	ldr	r3, [pc, #460]	; (800331c <HAL_DMA_Init+0x3e0>)
 800314e:	4013      	ands	r3, r2
 8003150:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800315a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003166:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003172:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4313      	orrs	r3, r2
 800317e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	2b04      	cmp	r3, #4
 8003186:	d107      	bne.n	8003198 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003190:	4313      	orrs	r3, r2
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b28      	cmp	r3, #40	; 0x28
 800319e:	d903      	bls.n	80031a8 <HAL_DMA_Init+0x26c>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b2e      	cmp	r3, #46	; 0x2e
 80031a6:	d91f      	bls.n	80031e8 <HAL_DMA_Init+0x2ac>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b3e      	cmp	r3, #62	; 0x3e
 80031ae:	d903      	bls.n	80031b8 <HAL_DMA_Init+0x27c>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b42      	cmp	r3, #66	; 0x42
 80031b6:	d917      	bls.n	80031e8 <HAL_DMA_Init+0x2ac>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b46      	cmp	r3, #70	; 0x46
 80031be:	d903      	bls.n	80031c8 <HAL_DMA_Init+0x28c>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b48      	cmp	r3, #72	; 0x48
 80031c6:	d90f      	bls.n	80031e8 <HAL_DMA_Init+0x2ac>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2b4e      	cmp	r3, #78	; 0x4e
 80031ce:	d903      	bls.n	80031d8 <HAL_DMA_Init+0x29c>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b52      	cmp	r3, #82	; 0x52
 80031d6:	d907      	bls.n	80031e8 <HAL_DMA_Init+0x2ac>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	2b73      	cmp	r3, #115	; 0x73
 80031de:	d905      	bls.n	80031ec <HAL_DMA_Init+0x2b0>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b77      	cmp	r3, #119	; 0x77
 80031e6:	d801      	bhi.n	80031ec <HAL_DMA_Init+0x2b0>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <HAL_DMA_Init+0x2b2>
 80031ec:	2300      	movs	r3, #0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031f8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f023 0307 	bic.w	r3, r3, #7
 8003210:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	4313      	orrs	r3, r2
 800321a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	2b04      	cmp	r3, #4
 8003222:	d117      	bne.n	8003254 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	4313      	orrs	r3, r2
 800322c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00e      	beq.n	8003254 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f002 f990 	bl	800555c <DMA_CheckFifoParam>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d008      	beq.n	8003254 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2240      	movs	r2, #64	; 0x40
 8003246:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e1ff      	b.n	8003654 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f002 f8cb 	bl	80053f8 <DMA_CalcBaseAndBitshift>
 8003262:	4603      	mov	r3, r0
 8003264:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326a:	f003 031f 	and.w	r3, r3, #31
 800326e:	223f      	movs	r2, #63	; 0x3f
 8003270:	409a      	lsls	r2, r3
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	609a      	str	r2, [r3, #8]
 8003276:	e0fe      	b.n	8003476 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a28      	ldr	r2, [pc, #160]	; (8003320 <HAL_DMA_Init+0x3e4>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d04a      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a27      	ldr	r2, [pc, #156]	; (8003324 <HAL_DMA_Init+0x3e8>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d045      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a25      	ldr	r2, [pc, #148]	; (8003328 <HAL_DMA_Init+0x3ec>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d040      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a24      	ldr	r2, [pc, #144]	; (800332c <HAL_DMA_Init+0x3f0>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d03b      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a22      	ldr	r2, [pc, #136]	; (8003330 <HAL_DMA_Init+0x3f4>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d036      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a21      	ldr	r2, [pc, #132]	; (8003334 <HAL_DMA_Init+0x3f8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d031      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a1f      	ldr	r2, [pc, #124]	; (8003338 <HAL_DMA_Init+0x3fc>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d02c      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a1e      	ldr	r2, [pc, #120]	; (800333c <HAL_DMA_Init+0x400>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d027      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a1c      	ldr	r2, [pc, #112]	; (8003340 <HAL_DMA_Init+0x404>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d022      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a1b      	ldr	r2, [pc, #108]	; (8003344 <HAL_DMA_Init+0x408>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d01d      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a19      	ldr	r2, [pc, #100]	; (8003348 <HAL_DMA_Init+0x40c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d018      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a18      	ldr	r2, [pc, #96]	; (800334c <HAL_DMA_Init+0x410>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d013      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a16      	ldr	r2, [pc, #88]	; (8003350 <HAL_DMA_Init+0x414>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d00e      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a15      	ldr	r2, [pc, #84]	; (8003354 <HAL_DMA_Init+0x418>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d009      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a13      	ldr	r2, [pc, #76]	; (8003358 <HAL_DMA_Init+0x41c>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d004      	beq.n	8003318 <HAL_DMA_Init+0x3dc>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a12      	ldr	r2, [pc, #72]	; (800335c <HAL_DMA_Init+0x420>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d123      	bne.n	8003360 <HAL_DMA_Init+0x424>
 8003318:	2301      	movs	r3, #1
 800331a:	e022      	b.n	8003362 <HAL_DMA_Init+0x426>
 800331c:	fe10803f 	.word	0xfe10803f
 8003320:	48022c08 	.word	0x48022c08
 8003324:	48022c1c 	.word	0x48022c1c
 8003328:	48022c30 	.word	0x48022c30
 800332c:	48022c44 	.word	0x48022c44
 8003330:	48022c58 	.word	0x48022c58
 8003334:	48022c6c 	.word	0x48022c6c
 8003338:	48022c80 	.word	0x48022c80
 800333c:	48022c94 	.word	0x48022c94
 8003340:	58025408 	.word	0x58025408
 8003344:	5802541c 	.word	0x5802541c
 8003348:	58025430 	.word	0x58025430
 800334c:	58025444 	.word	0x58025444
 8003350:	58025458 	.word	0x58025458
 8003354:	5802546c 	.word	0x5802546c
 8003358:	58025480 	.word	0x58025480
 800335c:	58025494 	.word	0x58025494
 8003360:	2300      	movs	r3, #0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d07e      	beq.n	8003464 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a80      	ldr	r2, [pc, #512]	; (800356c <HAL_DMA_Init+0x630>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d021      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a7e      	ldr	r2, [pc, #504]	; (8003570 <HAL_DMA_Init+0x634>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d01c      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a7d      	ldr	r2, [pc, #500]	; (8003574 <HAL_DMA_Init+0x638>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d017      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a7b      	ldr	r2, [pc, #492]	; (8003578 <HAL_DMA_Init+0x63c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d012      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a7a      	ldr	r2, [pc, #488]	; (800357c <HAL_DMA_Init+0x640>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d00d      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a78      	ldr	r2, [pc, #480]	; (8003580 <HAL_DMA_Init+0x644>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d008      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a77      	ldr	r2, [pc, #476]	; (8003584 <HAL_DMA_Init+0x648>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d003      	beq.n	80033b4 <HAL_DMA_Init+0x478>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a75      	ldr	r2, [pc, #468]	; (8003588 <HAL_DMA_Init+0x64c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2202      	movs	r2, #2
 80033ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80033ce:	697a      	ldr	r2, [r7, #20]
 80033d0:	4b6e      	ldr	r3, [pc, #440]	; (800358c <HAL_DMA_Init+0x650>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b40      	cmp	r3, #64	; 0x40
 80033dc:	d008      	beq.n	80033f0 <HAL_DMA_Init+0x4b4>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	2b80      	cmp	r3, #128	; 0x80
 80033e4:	d102      	bne.n	80033ec <HAL_DMA_Init+0x4b0>
 80033e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033ea:	e002      	b.n	80033f2 <HAL_DMA_Init+0x4b6>
 80033ec:	2300      	movs	r3, #0
 80033ee:	e000      	b.n	80033f2 <HAL_DMA_Init+0x4b6>
 80033f0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68d2      	ldr	r2, [r2, #12]
 80033f6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80033f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003400:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003408:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003410:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003418:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003420:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	461a      	mov	r2, r3
 8003436:	4b56      	ldr	r3, [pc, #344]	; (8003590 <HAL_DMA_Init+0x654>)
 8003438:	4413      	add	r3, r2
 800343a:	4a56      	ldr	r2, [pc, #344]	; (8003594 <HAL_DMA_Init+0x658>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	091b      	lsrs	r3, r3, #4
 8003442:	009a      	lsls	r2, r3, #2
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f001 ffd5 	bl	80053f8 <DMA_CalcBaseAndBitshift>
 800344e:	4603      	mov	r3, r0
 8003450:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003456:	f003 031f 	and.w	r3, r3, #31
 800345a:	2201      	movs	r2, #1
 800345c:	409a      	lsls	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	e008      	b.n	8003476 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2240      	movs	r2, #64	; 0x40
 8003468:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2203      	movs	r2, #3
 800346e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e0ee      	b.n	8003654 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a47      	ldr	r2, [pc, #284]	; (8003598 <HAL_DMA_Init+0x65c>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d072      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a45      	ldr	r2, [pc, #276]	; (800359c <HAL_DMA_Init+0x660>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d06d      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a44      	ldr	r2, [pc, #272]	; (80035a0 <HAL_DMA_Init+0x664>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d068      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a42      	ldr	r2, [pc, #264]	; (80035a4 <HAL_DMA_Init+0x668>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d063      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a41      	ldr	r2, [pc, #260]	; (80035a8 <HAL_DMA_Init+0x66c>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d05e      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a3f      	ldr	r2, [pc, #252]	; (80035ac <HAL_DMA_Init+0x670>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d059      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a3e      	ldr	r2, [pc, #248]	; (80035b0 <HAL_DMA_Init+0x674>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d054      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a3c      	ldr	r2, [pc, #240]	; (80035b4 <HAL_DMA_Init+0x678>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d04f      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a3b      	ldr	r2, [pc, #236]	; (80035b8 <HAL_DMA_Init+0x67c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d04a      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a39      	ldr	r2, [pc, #228]	; (80035bc <HAL_DMA_Init+0x680>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d045      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a38      	ldr	r2, [pc, #224]	; (80035c0 <HAL_DMA_Init+0x684>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d040      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a36      	ldr	r2, [pc, #216]	; (80035c4 <HAL_DMA_Init+0x688>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d03b      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a35      	ldr	r2, [pc, #212]	; (80035c8 <HAL_DMA_Init+0x68c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d036      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a33      	ldr	r2, [pc, #204]	; (80035cc <HAL_DMA_Init+0x690>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d031      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a32      	ldr	r2, [pc, #200]	; (80035d0 <HAL_DMA_Init+0x694>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d02c      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a30      	ldr	r2, [pc, #192]	; (80035d4 <HAL_DMA_Init+0x698>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d027      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a14      	ldr	r2, [pc, #80]	; (800356c <HAL_DMA_Init+0x630>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d022      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a12      	ldr	r2, [pc, #72]	; (8003570 <HAL_DMA_Init+0x634>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d01d      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a11      	ldr	r2, [pc, #68]	; (8003574 <HAL_DMA_Init+0x638>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d018      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a0f      	ldr	r2, [pc, #60]	; (8003578 <HAL_DMA_Init+0x63c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d013      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a0e      	ldr	r2, [pc, #56]	; (800357c <HAL_DMA_Init+0x640>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d00e      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a0c      	ldr	r2, [pc, #48]	; (8003580 <HAL_DMA_Init+0x644>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d009      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a0b      	ldr	r2, [pc, #44]	; (8003584 <HAL_DMA_Init+0x648>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_DMA_Init+0x62a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a09      	ldr	r2, [pc, #36]	; (8003588 <HAL_DMA_Init+0x64c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d138      	bne.n	80035d8 <HAL_DMA_Init+0x69c>
 8003566:	2301      	movs	r3, #1
 8003568:	e037      	b.n	80035da <HAL_DMA_Init+0x69e>
 800356a:	bf00      	nop
 800356c:	58025408 	.word	0x58025408
 8003570:	5802541c 	.word	0x5802541c
 8003574:	58025430 	.word	0x58025430
 8003578:	58025444 	.word	0x58025444
 800357c:	58025458 	.word	0x58025458
 8003580:	5802546c 	.word	0x5802546c
 8003584:	58025480 	.word	0x58025480
 8003588:	58025494 	.word	0x58025494
 800358c:	fffe000f 	.word	0xfffe000f
 8003590:	a7fdabf8 	.word	0xa7fdabf8
 8003594:	cccccccd 	.word	0xcccccccd
 8003598:	40020010 	.word	0x40020010
 800359c:	40020028 	.word	0x40020028
 80035a0:	40020040 	.word	0x40020040
 80035a4:	40020058 	.word	0x40020058
 80035a8:	40020070 	.word	0x40020070
 80035ac:	40020088 	.word	0x40020088
 80035b0:	400200a0 	.word	0x400200a0
 80035b4:	400200b8 	.word	0x400200b8
 80035b8:	40020410 	.word	0x40020410
 80035bc:	40020428 	.word	0x40020428
 80035c0:	40020440 	.word	0x40020440
 80035c4:	40020458 	.word	0x40020458
 80035c8:	40020470 	.word	0x40020470
 80035cc:	40020488 	.word	0x40020488
 80035d0:	400204a0 	.word	0x400204a0
 80035d4:	400204b8 	.word	0x400204b8
 80035d8:	2300      	movs	r3, #0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d032      	beq.n	8003644 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f002 f838 	bl	8005654 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b80      	cmp	r3, #128	; 0x80
 80035ea:	d102      	bne.n	80035f2 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035fa:	b2d2      	uxtb	r2, r2
 80035fc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003606:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d010      	beq.n	8003632 <HAL_DMA_Init+0x6f6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b08      	cmp	r3, #8
 8003616:	d80c      	bhi.n	8003632 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f002 f8b5 	bl	8005788 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	e008      	b.n	8003644 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3718      	adds	r7, #24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
 8003668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e226      	b.n	8003ac6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_DMA_Start_IT+0x2a>
 8003682:	2302      	movs	r3, #2
 8003684:	e21f      	b.n	8003ac6 <HAL_DMA_Start_IT+0x46a>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b01      	cmp	r3, #1
 8003698:	f040 820a 	bne.w	8003ab0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a68      	ldr	r2, [pc, #416]	; (8003850 <HAL_DMA_Start_IT+0x1f4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d04a      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a66      	ldr	r2, [pc, #408]	; (8003854 <HAL_DMA_Start_IT+0x1f8>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d045      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a65      	ldr	r2, [pc, #404]	; (8003858 <HAL_DMA_Start_IT+0x1fc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d040      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a63      	ldr	r2, [pc, #396]	; (800385c <HAL_DMA_Start_IT+0x200>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d03b      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a62      	ldr	r2, [pc, #392]	; (8003860 <HAL_DMA_Start_IT+0x204>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d036      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a60      	ldr	r2, [pc, #384]	; (8003864 <HAL_DMA_Start_IT+0x208>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d031      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a5f      	ldr	r2, [pc, #380]	; (8003868 <HAL_DMA_Start_IT+0x20c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d02c      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a5d      	ldr	r2, [pc, #372]	; (800386c <HAL_DMA_Start_IT+0x210>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d027      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a5c      	ldr	r2, [pc, #368]	; (8003870 <HAL_DMA_Start_IT+0x214>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d022      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a5a      	ldr	r2, [pc, #360]	; (8003874 <HAL_DMA_Start_IT+0x218>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d01d      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a59      	ldr	r2, [pc, #356]	; (8003878 <HAL_DMA_Start_IT+0x21c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d018      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a57      	ldr	r2, [pc, #348]	; (800387c <HAL_DMA_Start_IT+0x220>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d013      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a56      	ldr	r2, [pc, #344]	; (8003880 <HAL_DMA_Start_IT+0x224>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00e      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a54      	ldr	r2, [pc, #336]	; (8003884 <HAL_DMA_Start_IT+0x228>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a53      	ldr	r2, [pc, #332]	; (8003888 <HAL_DMA_Start_IT+0x22c>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d004      	beq.n	800374a <HAL_DMA_Start_IT+0xee>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a51      	ldr	r2, [pc, #324]	; (800388c <HAL_DMA_Start_IT+0x230>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d108      	bne.n	800375c <HAL_DMA_Start_IT+0x100>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0201 	bic.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	e007      	b.n	800376c <HAL_DMA_Start_IT+0x110>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0201 	bic.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	68b9      	ldr	r1, [r7, #8]
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f001 fc5c 	bl	8005030 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a34      	ldr	r2, [pc, #208]	; (8003850 <HAL_DMA_Start_IT+0x1f4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d04a      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a33      	ldr	r2, [pc, #204]	; (8003854 <HAL_DMA_Start_IT+0x1f8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d045      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a31      	ldr	r2, [pc, #196]	; (8003858 <HAL_DMA_Start_IT+0x1fc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d040      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a30      	ldr	r2, [pc, #192]	; (800385c <HAL_DMA_Start_IT+0x200>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d03b      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a2e      	ldr	r2, [pc, #184]	; (8003860 <HAL_DMA_Start_IT+0x204>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d036      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a2d      	ldr	r2, [pc, #180]	; (8003864 <HAL_DMA_Start_IT+0x208>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d031      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2b      	ldr	r2, [pc, #172]	; (8003868 <HAL_DMA_Start_IT+0x20c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d02c      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a2a      	ldr	r2, [pc, #168]	; (800386c <HAL_DMA_Start_IT+0x210>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d027      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a28      	ldr	r2, [pc, #160]	; (8003870 <HAL_DMA_Start_IT+0x214>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d022      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a27      	ldr	r2, [pc, #156]	; (8003874 <HAL_DMA_Start_IT+0x218>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d01d      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a25      	ldr	r2, [pc, #148]	; (8003878 <HAL_DMA_Start_IT+0x21c>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d018      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a24      	ldr	r2, [pc, #144]	; (800387c <HAL_DMA_Start_IT+0x220>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d013      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a22      	ldr	r2, [pc, #136]	; (8003880 <HAL_DMA_Start_IT+0x224>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d00e      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a21      	ldr	r2, [pc, #132]	; (8003884 <HAL_DMA_Start_IT+0x228>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d009      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1f      	ldr	r2, [pc, #124]	; (8003888 <HAL_DMA_Start_IT+0x22c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d004      	beq.n	8003818 <HAL_DMA_Start_IT+0x1bc>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1e      	ldr	r2, [pc, #120]	; (800388c <HAL_DMA_Start_IT+0x230>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d101      	bne.n	800381c <HAL_DMA_Start_IT+0x1c0>
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <HAL_DMA_Start_IT+0x1c2>
 800381c:	2300      	movs	r3, #0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d036      	beq.n	8003890 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f023 021e 	bic.w	r2, r3, #30
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f042 0216 	orr.w	r2, r2, #22
 8003834:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	2b00      	cmp	r3, #0
 800383c:	d03e      	beq.n	80038bc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f042 0208 	orr.w	r2, r2, #8
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	e035      	b.n	80038bc <HAL_DMA_Start_IT+0x260>
 8003850:	40020010 	.word	0x40020010
 8003854:	40020028 	.word	0x40020028
 8003858:	40020040 	.word	0x40020040
 800385c:	40020058 	.word	0x40020058
 8003860:	40020070 	.word	0x40020070
 8003864:	40020088 	.word	0x40020088
 8003868:	400200a0 	.word	0x400200a0
 800386c:	400200b8 	.word	0x400200b8
 8003870:	40020410 	.word	0x40020410
 8003874:	40020428 	.word	0x40020428
 8003878:	40020440 	.word	0x40020440
 800387c:	40020458 	.word	0x40020458
 8003880:	40020470 	.word	0x40020470
 8003884:	40020488 	.word	0x40020488
 8003888:	400204a0 	.word	0x400204a0
 800388c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f023 020e 	bic.w	r2, r3, #14
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f042 020a 	orr.w	r2, r2, #10
 80038a2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d007      	beq.n	80038bc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f042 0204 	orr.w	r2, r2, #4
 80038ba:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a83      	ldr	r2, [pc, #524]	; (8003ad0 <HAL_DMA_Start_IT+0x474>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d072      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a82      	ldr	r2, [pc, #520]	; (8003ad4 <HAL_DMA_Start_IT+0x478>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d06d      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a80      	ldr	r2, [pc, #512]	; (8003ad8 <HAL_DMA_Start_IT+0x47c>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d068      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a7f      	ldr	r2, [pc, #508]	; (8003adc <HAL_DMA_Start_IT+0x480>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d063      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a7d      	ldr	r2, [pc, #500]	; (8003ae0 <HAL_DMA_Start_IT+0x484>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d05e      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a7c      	ldr	r2, [pc, #496]	; (8003ae4 <HAL_DMA_Start_IT+0x488>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d059      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a7a      	ldr	r2, [pc, #488]	; (8003ae8 <HAL_DMA_Start_IT+0x48c>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d054      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a79      	ldr	r2, [pc, #484]	; (8003aec <HAL_DMA_Start_IT+0x490>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d04f      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a77      	ldr	r2, [pc, #476]	; (8003af0 <HAL_DMA_Start_IT+0x494>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d04a      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a76      	ldr	r2, [pc, #472]	; (8003af4 <HAL_DMA_Start_IT+0x498>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d045      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a74      	ldr	r2, [pc, #464]	; (8003af8 <HAL_DMA_Start_IT+0x49c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d040      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a73      	ldr	r2, [pc, #460]	; (8003afc <HAL_DMA_Start_IT+0x4a0>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d03b      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a71      	ldr	r2, [pc, #452]	; (8003b00 <HAL_DMA_Start_IT+0x4a4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d036      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a70      	ldr	r2, [pc, #448]	; (8003b04 <HAL_DMA_Start_IT+0x4a8>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d031      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a6e      	ldr	r2, [pc, #440]	; (8003b08 <HAL_DMA_Start_IT+0x4ac>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d02c      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a6d      	ldr	r2, [pc, #436]	; (8003b0c <HAL_DMA_Start_IT+0x4b0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d027      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a6b      	ldr	r2, [pc, #428]	; (8003b10 <HAL_DMA_Start_IT+0x4b4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d022      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6a      	ldr	r2, [pc, #424]	; (8003b14 <HAL_DMA_Start_IT+0x4b8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d01d      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a68      	ldr	r2, [pc, #416]	; (8003b18 <HAL_DMA_Start_IT+0x4bc>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d018      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a67      	ldr	r2, [pc, #412]	; (8003b1c <HAL_DMA_Start_IT+0x4c0>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d013      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a65      	ldr	r2, [pc, #404]	; (8003b20 <HAL_DMA_Start_IT+0x4c4>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d00e      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a64      	ldr	r2, [pc, #400]	; (8003b24 <HAL_DMA_Start_IT+0x4c8>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d009      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a62      	ldr	r2, [pc, #392]	; (8003b28 <HAL_DMA_Start_IT+0x4cc>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d004      	beq.n	80039ac <HAL_DMA_Start_IT+0x350>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a61      	ldr	r2, [pc, #388]	; (8003b2c <HAL_DMA_Start_IT+0x4d0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d101      	bne.n	80039b0 <HAL_DMA_Start_IT+0x354>
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <HAL_DMA_Start_IT+0x356>
 80039b0:	2300      	movs	r3, #0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01a      	beq.n	80039ec <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d007      	beq.n	80039d4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039d2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d007      	beq.n	80039ec <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039ea:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a37      	ldr	r2, [pc, #220]	; (8003ad0 <HAL_DMA_Start_IT+0x474>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d04a      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a36      	ldr	r2, [pc, #216]	; (8003ad4 <HAL_DMA_Start_IT+0x478>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d045      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a34      	ldr	r2, [pc, #208]	; (8003ad8 <HAL_DMA_Start_IT+0x47c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d040      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a33      	ldr	r2, [pc, #204]	; (8003adc <HAL_DMA_Start_IT+0x480>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d03b      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a31      	ldr	r2, [pc, #196]	; (8003ae0 <HAL_DMA_Start_IT+0x484>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d036      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a30      	ldr	r2, [pc, #192]	; (8003ae4 <HAL_DMA_Start_IT+0x488>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d031      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a2e      	ldr	r2, [pc, #184]	; (8003ae8 <HAL_DMA_Start_IT+0x48c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d02c      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a2d      	ldr	r2, [pc, #180]	; (8003aec <HAL_DMA_Start_IT+0x490>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d027      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a2b      	ldr	r2, [pc, #172]	; (8003af0 <HAL_DMA_Start_IT+0x494>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d022      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a2a      	ldr	r2, [pc, #168]	; (8003af4 <HAL_DMA_Start_IT+0x498>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d01d      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a28      	ldr	r2, [pc, #160]	; (8003af8 <HAL_DMA_Start_IT+0x49c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d018      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a27      	ldr	r2, [pc, #156]	; (8003afc <HAL_DMA_Start_IT+0x4a0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d013      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a25      	ldr	r2, [pc, #148]	; (8003b00 <HAL_DMA_Start_IT+0x4a4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d00e      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a24      	ldr	r2, [pc, #144]	; (8003b04 <HAL_DMA_Start_IT+0x4a8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d009      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a22      	ldr	r2, [pc, #136]	; (8003b08 <HAL_DMA_Start_IT+0x4ac>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d004      	beq.n	8003a8c <HAL_DMA_Start_IT+0x430>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a21      	ldr	r2, [pc, #132]	; (8003b0c <HAL_DMA_Start_IT+0x4b0>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d108      	bne.n	8003a9e <HAL_DMA_Start_IT+0x442>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e012      	b.n	8003ac4 <HAL_DMA_Start_IT+0x468>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 0201 	orr.w	r2, r2, #1
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	e009      	b.n	8003ac4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ab6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40020010 	.word	0x40020010
 8003ad4:	40020028 	.word	0x40020028
 8003ad8:	40020040 	.word	0x40020040
 8003adc:	40020058 	.word	0x40020058
 8003ae0:	40020070 	.word	0x40020070
 8003ae4:	40020088 	.word	0x40020088
 8003ae8:	400200a0 	.word	0x400200a0
 8003aec:	400200b8 	.word	0x400200b8
 8003af0:	40020410 	.word	0x40020410
 8003af4:	40020428 	.word	0x40020428
 8003af8:	40020440 	.word	0x40020440
 8003afc:	40020458 	.word	0x40020458
 8003b00:	40020470 	.word	0x40020470
 8003b04:	40020488 	.word	0x40020488
 8003b08:	400204a0 	.word	0x400204a0
 8003b0c:	400204b8 	.word	0x400204b8
 8003b10:	58025408 	.word	0x58025408
 8003b14:	5802541c 	.word	0x5802541c
 8003b18:	58025430 	.word	0x58025430
 8003b1c:	58025444 	.word	0x58025444
 8003b20:	58025458 	.word	0x58025458
 8003b24:	5802546c 	.word	0x5802546c
 8003b28:	58025480 	.word	0x58025480
 8003b2c:	58025494 	.word	0x58025494

08003b30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003b38:	f7fd fdb6 	bl	80016a8 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e2dc      	b.n	8004102 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d008      	beq.n	8003b66 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2280      	movs	r2, #128	; 0x80
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e2cd      	b.n	8004102 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a76      	ldr	r2, [pc, #472]	; (8003d44 <HAL_DMA_Abort+0x214>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d04a      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a74      	ldr	r2, [pc, #464]	; (8003d48 <HAL_DMA_Abort+0x218>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d045      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a73      	ldr	r2, [pc, #460]	; (8003d4c <HAL_DMA_Abort+0x21c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d040      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a71      	ldr	r2, [pc, #452]	; (8003d50 <HAL_DMA_Abort+0x220>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d03b      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a70      	ldr	r2, [pc, #448]	; (8003d54 <HAL_DMA_Abort+0x224>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d036      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6e      	ldr	r2, [pc, #440]	; (8003d58 <HAL_DMA_Abort+0x228>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d031      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a6d      	ldr	r2, [pc, #436]	; (8003d5c <HAL_DMA_Abort+0x22c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d02c      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a6b      	ldr	r2, [pc, #428]	; (8003d60 <HAL_DMA_Abort+0x230>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d027      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a6a      	ldr	r2, [pc, #424]	; (8003d64 <HAL_DMA_Abort+0x234>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d022      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a68      	ldr	r2, [pc, #416]	; (8003d68 <HAL_DMA_Abort+0x238>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d01d      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a67      	ldr	r2, [pc, #412]	; (8003d6c <HAL_DMA_Abort+0x23c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d018      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a65      	ldr	r2, [pc, #404]	; (8003d70 <HAL_DMA_Abort+0x240>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d013      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a64      	ldr	r2, [pc, #400]	; (8003d74 <HAL_DMA_Abort+0x244>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00e      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a62      	ldr	r2, [pc, #392]	; (8003d78 <HAL_DMA_Abort+0x248>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d009      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a61      	ldr	r2, [pc, #388]	; (8003d7c <HAL_DMA_Abort+0x24c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d004      	beq.n	8003c06 <HAL_DMA_Abort+0xd6>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a5f      	ldr	r2, [pc, #380]	; (8003d80 <HAL_DMA_Abort+0x250>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d101      	bne.n	8003c0a <HAL_DMA_Abort+0xda>
 8003c06:	2301      	movs	r3, #1
 8003c08:	e000      	b.n	8003c0c <HAL_DMA_Abort+0xdc>
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d013      	beq.n	8003c38 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 021e 	bic.w	r2, r2, #30
 8003c1e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695a      	ldr	r2, [r3, #20]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c2e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	e00a      	b.n	8003c4e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 020e 	bic.w	r2, r2, #14
 8003c46:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a3c      	ldr	r2, [pc, #240]	; (8003d44 <HAL_DMA_Abort+0x214>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d072      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a3a      	ldr	r2, [pc, #232]	; (8003d48 <HAL_DMA_Abort+0x218>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d06d      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a39      	ldr	r2, [pc, #228]	; (8003d4c <HAL_DMA_Abort+0x21c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d068      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a37      	ldr	r2, [pc, #220]	; (8003d50 <HAL_DMA_Abort+0x220>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d063      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a36      	ldr	r2, [pc, #216]	; (8003d54 <HAL_DMA_Abort+0x224>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d05e      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a34      	ldr	r2, [pc, #208]	; (8003d58 <HAL_DMA_Abort+0x228>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d059      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a33      	ldr	r2, [pc, #204]	; (8003d5c <HAL_DMA_Abort+0x22c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d054      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a31      	ldr	r2, [pc, #196]	; (8003d60 <HAL_DMA_Abort+0x230>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d04f      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a30      	ldr	r2, [pc, #192]	; (8003d64 <HAL_DMA_Abort+0x234>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d04a      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a2e      	ldr	r2, [pc, #184]	; (8003d68 <HAL_DMA_Abort+0x238>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d045      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a2d      	ldr	r2, [pc, #180]	; (8003d6c <HAL_DMA_Abort+0x23c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d040      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2b      	ldr	r2, [pc, #172]	; (8003d70 <HAL_DMA_Abort+0x240>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d03b      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a2a      	ldr	r2, [pc, #168]	; (8003d74 <HAL_DMA_Abort+0x244>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d036      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a28      	ldr	r2, [pc, #160]	; (8003d78 <HAL_DMA_Abort+0x248>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d031      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a27      	ldr	r2, [pc, #156]	; (8003d7c <HAL_DMA_Abort+0x24c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d02c      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a25      	ldr	r2, [pc, #148]	; (8003d80 <HAL_DMA_Abort+0x250>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d027      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a24      	ldr	r2, [pc, #144]	; (8003d84 <HAL_DMA_Abort+0x254>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d022      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a22      	ldr	r2, [pc, #136]	; (8003d88 <HAL_DMA_Abort+0x258>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01d      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a21      	ldr	r2, [pc, #132]	; (8003d8c <HAL_DMA_Abort+0x25c>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d018      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1f      	ldr	r2, [pc, #124]	; (8003d90 <HAL_DMA_Abort+0x260>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d013      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a1e      	ldr	r2, [pc, #120]	; (8003d94 <HAL_DMA_Abort+0x264>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00e      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a1c      	ldr	r2, [pc, #112]	; (8003d98 <HAL_DMA_Abort+0x268>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d009      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1b      	ldr	r2, [pc, #108]	; (8003d9c <HAL_DMA_Abort+0x26c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d004      	beq.n	8003d3e <HAL_DMA_Abort+0x20e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a19      	ldr	r2, [pc, #100]	; (8003da0 <HAL_DMA_Abort+0x270>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d132      	bne.n	8003da4 <HAL_DMA_Abort+0x274>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e031      	b.n	8003da6 <HAL_DMA_Abort+0x276>
 8003d42:	bf00      	nop
 8003d44:	40020010 	.word	0x40020010
 8003d48:	40020028 	.word	0x40020028
 8003d4c:	40020040 	.word	0x40020040
 8003d50:	40020058 	.word	0x40020058
 8003d54:	40020070 	.word	0x40020070
 8003d58:	40020088 	.word	0x40020088
 8003d5c:	400200a0 	.word	0x400200a0
 8003d60:	400200b8 	.word	0x400200b8
 8003d64:	40020410 	.word	0x40020410
 8003d68:	40020428 	.word	0x40020428
 8003d6c:	40020440 	.word	0x40020440
 8003d70:	40020458 	.word	0x40020458
 8003d74:	40020470 	.word	0x40020470
 8003d78:	40020488 	.word	0x40020488
 8003d7c:	400204a0 	.word	0x400204a0
 8003d80:	400204b8 	.word	0x400204b8
 8003d84:	58025408 	.word	0x58025408
 8003d88:	5802541c 	.word	0x5802541c
 8003d8c:	58025430 	.word	0x58025430
 8003d90:	58025444 	.word	0x58025444
 8003d94:	58025458 	.word	0x58025458
 8003d98:	5802546c 	.word	0x5802546c
 8003d9c:	58025480 	.word	0x58025480
 8003da0:	58025494 	.word	0x58025494
 8003da4:	2300      	movs	r3, #0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d007      	beq.n	8003dba <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003db8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a6d      	ldr	r2, [pc, #436]	; (8003f74 <HAL_DMA_Abort+0x444>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d04a      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a6b      	ldr	r2, [pc, #428]	; (8003f78 <HAL_DMA_Abort+0x448>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d045      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a6a      	ldr	r2, [pc, #424]	; (8003f7c <HAL_DMA_Abort+0x44c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d040      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a68      	ldr	r2, [pc, #416]	; (8003f80 <HAL_DMA_Abort+0x450>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d03b      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a67      	ldr	r2, [pc, #412]	; (8003f84 <HAL_DMA_Abort+0x454>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d036      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a65      	ldr	r2, [pc, #404]	; (8003f88 <HAL_DMA_Abort+0x458>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d031      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a64      	ldr	r2, [pc, #400]	; (8003f8c <HAL_DMA_Abort+0x45c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d02c      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a62      	ldr	r2, [pc, #392]	; (8003f90 <HAL_DMA_Abort+0x460>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d027      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a61      	ldr	r2, [pc, #388]	; (8003f94 <HAL_DMA_Abort+0x464>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d022      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a5f      	ldr	r2, [pc, #380]	; (8003f98 <HAL_DMA_Abort+0x468>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d01d      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a5e      	ldr	r2, [pc, #376]	; (8003f9c <HAL_DMA_Abort+0x46c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d018      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a5c      	ldr	r2, [pc, #368]	; (8003fa0 <HAL_DMA_Abort+0x470>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d013      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a5b      	ldr	r2, [pc, #364]	; (8003fa4 <HAL_DMA_Abort+0x474>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d00e      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a59      	ldr	r2, [pc, #356]	; (8003fa8 <HAL_DMA_Abort+0x478>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d009      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a58      	ldr	r2, [pc, #352]	; (8003fac <HAL_DMA_Abort+0x47c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d004      	beq.n	8003e5a <HAL_DMA_Abort+0x32a>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a56      	ldr	r2, [pc, #344]	; (8003fb0 <HAL_DMA_Abort+0x480>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d108      	bne.n	8003e6c <HAL_DMA_Abort+0x33c>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0201 	bic.w	r2, r2, #1
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	e007      	b.n	8003e7c <HAL_DMA_Abort+0x34c>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0201 	bic.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003e7c:	e013      	b.n	8003ea6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e7e:	f7fd fc13 	bl	80016a8 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b05      	cmp	r3, #5
 8003e8a:	d90c      	bls.n	8003ea6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2203      	movs	r2, #3
 8003e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e12d      	b.n	8004102 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e5      	bne.n	8003e7e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a2f      	ldr	r2, [pc, #188]	; (8003f74 <HAL_DMA_Abort+0x444>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d04a      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a2d      	ldr	r2, [pc, #180]	; (8003f78 <HAL_DMA_Abort+0x448>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d045      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a2c      	ldr	r2, [pc, #176]	; (8003f7c <HAL_DMA_Abort+0x44c>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d040      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a2a      	ldr	r2, [pc, #168]	; (8003f80 <HAL_DMA_Abort+0x450>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d03b      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a29      	ldr	r2, [pc, #164]	; (8003f84 <HAL_DMA_Abort+0x454>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d036      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a27      	ldr	r2, [pc, #156]	; (8003f88 <HAL_DMA_Abort+0x458>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d031      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a26      	ldr	r2, [pc, #152]	; (8003f8c <HAL_DMA_Abort+0x45c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d02c      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a24      	ldr	r2, [pc, #144]	; (8003f90 <HAL_DMA_Abort+0x460>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d027      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a23      	ldr	r2, [pc, #140]	; (8003f94 <HAL_DMA_Abort+0x464>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d022      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a21      	ldr	r2, [pc, #132]	; (8003f98 <HAL_DMA_Abort+0x468>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d01d      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a20      	ldr	r2, [pc, #128]	; (8003f9c <HAL_DMA_Abort+0x46c>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d018      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a1e      	ldr	r2, [pc, #120]	; (8003fa0 <HAL_DMA_Abort+0x470>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d013      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a1d      	ldr	r2, [pc, #116]	; (8003fa4 <HAL_DMA_Abort+0x474>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00e      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a1b      	ldr	r2, [pc, #108]	; (8003fa8 <HAL_DMA_Abort+0x478>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d009      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a1a      	ldr	r2, [pc, #104]	; (8003fac <HAL_DMA_Abort+0x47c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d004      	beq.n	8003f52 <HAL_DMA_Abort+0x422>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a18      	ldr	r2, [pc, #96]	; (8003fb0 <HAL_DMA_Abort+0x480>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d101      	bne.n	8003f56 <HAL_DMA_Abort+0x426>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <HAL_DMA_Abort+0x428>
 8003f56:	2300      	movs	r3, #0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d02b      	beq.n	8003fb4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f66:	f003 031f 	and.w	r3, r3, #31
 8003f6a:	223f      	movs	r2, #63	; 0x3f
 8003f6c:	409a      	lsls	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	609a      	str	r2, [r3, #8]
 8003f72:	e02a      	b.n	8003fca <HAL_DMA_Abort+0x49a>
 8003f74:	40020010 	.word	0x40020010
 8003f78:	40020028 	.word	0x40020028
 8003f7c:	40020040 	.word	0x40020040
 8003f80:	40020058 	.word	0x40020058
 8003f84:	40020070 	.word	0x40020070
 8003f88:	40020088 	.word	0x40020088
 8003f8c:	400200a0 	.word	0x400200a0
 8003f90:	400200b8 	.word	0x400200b8
 8003f94:	40020410 	.word	0x40020410
 8003f98:	40020428 	.word	0x40020428
 8003f9c:	40020440 	.word	0x40020440
 8003fa0:	40020458 	.word	0x40020458
 8003fa4:	40020470 	.word	0x40020470
 8003fa8:	40020488 	.word	0x40020488
 8003fac:	400204a0 	.word	0x400204a0
 8003fb0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fbe:	f003 031f 	and.w	r3, r3, #31
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	409a      	lsls	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a4f      	ldr	r2, [pc, #316]	; (800410c <HAL_DMA_Abort+0x5dc>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d072      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a4d      	ldr	r2, [pc, #308]	; (8004110 <HAL_DMA_Abort+0x5e0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d06d      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a4c      	ldr	r2, [pc, #304]	; (8004114 <HAL_DMA_Abort+0x5e4>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d068      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a4a      	ldr	r2, [pc, #296]	; (8004118 <HAL_DMA_Abort+0x5e8>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d063      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a49      	ldr	r2, [pc, #292]	; (800411c <HAL_DMA_Abort+0x5ec>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d05e      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a47      	ldr	r2, [pc, #284]	; (8004120 <HAL_DMA_Abort+0x5f0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d059      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a46      	ldr	r2, [pc, #280]	; (8004124 <HAL_DMA_Abort+0x5f4>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d054      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a44      	ldr	r2, [pc, #272]	; (8004128 <HAL_DMA_Abort+0x5f8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d04f      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a43      	ldr	r2, [pc, #268]	; (800412c <HAL_DMA_Abort+0x5fc>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d04a      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a41      	ldr	r2, [pc, #260]	; (8004130 <HAL_DMA_Abort+0x600>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d045      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a40      	ldr	r2, [pc, #256]	; (8004134 <HAL_DMA_Abort+0x604>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d040      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a3e      	ldr	r2, [pc, #248]	; (8004138 <HAL_DMA_Abort+0x608>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d03b      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a3d      	ldr	r2, [pc, #244]	; (800413c <HAL_DMA_Abort+0x60c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d036      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a3b      	ldr	r2, [pc, #236]	; (8004140 <HAL_DMA_Abort+0x610>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d031      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a3a      	ldr	r2, [pc, #232]	; (8004144 <HAL_DMA_Abort+0x614>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d02c      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a38      	ldr	r2, [pc, #224]	; (8004148 <HAL_DMA_Abort+0x618>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d027      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a37      	ldr	r2, [pc, #220]	; (800414c <HAL_DMA_Abort+0x61c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d022      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a35      	ldr	r2, [pc, #212]	; (8004150 <HAL_DMA_Abort+0x620>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d01d      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a34      	ldr	r2, [pc, #208]	; (8004154 <HAL_DMA_Abort+0x624>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d018      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a32      	ldr	r2, [pc, #200]	; (8004158 <HAL_DMA_Abort+0x628>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d013      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a31      	ldr	r2, [pc, #196]	; (800415c <HAL_DMA_Abort+0x62c>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a2f      	ldr	r2, [pc, #188]	; (8004160 <HAL_DMA_Abort+0x630>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d009      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a2e      	ldr	r2, [pc, #184]	; (8004164 <HAL_DMA_Abort+0x634>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_DMA_Abort+0x58a>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a2c      	ldr	r2, [pc, #176]	; (8004168 <HAL_DMA_Abort+0x638>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d101      	bne.n	80040be <HAL_DMA_Abort+0x58e>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_DMA_Abort+0x590>
 80040be:	2300      	movs	r3, #0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d015      	beq.n	80040f0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80040cc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00c      	beq.n	80040f0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040e4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80040ee:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3718      	adds	r7, #24
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40020010 	.word	0x40020010
 8004110:	40020028 	.word	0x40020028
 8004114:	40020040 	.word	0x40020040
 8004118:	40020058 	.word	0x40020058
 800411c:	40020070 	.word	0x40020070
 8004120:	40020088 	.word	0x40020088
 8004124:	400200a0 	.word	0x400200a0
 8004128:	400200b8 	.word	0x400200b8
 800412c:	40020410 	.word	0x40020410
 8004130:	40020428 	.word	0x40020428
 8004134:	40020440 	.word	0x40020440
 8004138:	40020458 	.word	0x40020458
 800413c:	40020470 	.word	0x40020470
 8004140:	40020488 	.word	0x40020488
 8004144:	400204a0 	.word	0x400204a0
 8004148:	400204b8 	.word	0x400204b8
 800414c:	58025408 	.word	0x58025408
 8004150:	5802541c 	.word	0x5802541c
 8004154:	58025430 	.word	0x58025430
 8004158:	58025444 	.word	0x58025444
 800415c:	58025458 	.word	0x58025458
 8004160:	5802546c 	.word	0x5802546c
 8004164:	58025480 	.word	0x58025480
 8004168:	58025494 	.word	0x58025494

0800416c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	; 0x28
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004178:	4b67      	ldr	r3, [pc, #412]	; (8004318 <HAL_DMA_IRQHandler+0x1ac>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a67      	ldr	r2, [pc, #412]	; (800431c <HAL_DMA_IRQHandler+0x1b0>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	0a9b      	lsrs	r3, r3, #10
 8004184:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800418a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004190:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a5f      	ldr	r2, [pc, #380]	; (8004320 <HAL_DMA_IRQHandler+0x1b4>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d04a      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a5d      	ldr	r2, [pc, #372]	; (8004324 <HAL_DMA_IRQHandler+0x1b8>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d045      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a5c      	ldr	r2, [pc, #368]	; (8004328 <HAL_DMA_IRQHandler+0x1bc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d040      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a5a      	ldr	r2, [pc, #360]	; (800432c <HAL_DMA_IRQHandler+0x1c0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d03b      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a59      	ldr	r2, [pc, #356]	; (8004330 <HAL_DMA_IRQHandler+0x1c4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d036      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a57      	ldr	r2, [pc, #348]	; (8004334 <HAL_DMA_IRQHandler+0x1c8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d031      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a56      	ldr	r2, [pc, #344]	; (8004338 <HAL_DMA_IRQHandler+0x1cc>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d02c      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a54      	ldr	r2, [pc, #336]	; (800433c <HAL_DMA_IRQHandler+0x1d0>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d027      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a53      	ldr	r2, [pc, #332]	; (8004340 <HAL_DMA_IRQHandler+0x1d4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d022      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a51      	ldr	r2, [pc, #324]	; (8004344 <HAL_DMA_IRQHandler+0x1d8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d01d      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a50      	ldr	r2, [pc, #320]	; (8004348 <HAL_DMA_IRQHandler+0x1dc>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d018      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a4e      	ldr	r2, [pc, #312]	; (800434c <HAL_DMA_IRQHandler+0x1e0>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d013      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a4d      	ldr	r2, [pc, #308]	; (8004350 <HAL_DMA_IRQHandler+0x1e4>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00e      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a4b      	ldr	r2, [pc, #300]	; (8004354 <HAL_DMA_IRQHandler+0x1e8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d009      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a4a      	ldr	r2, [pc, #296]	; (8004358 <HAL_DMA_IRQHandler+0x1ec>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d004      	beq.n	800423e <HAL_DMA_IRQHandler+0xd2>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a48      	ldr	r2, [pc, #288]	; (800435c <HAL_DMA_IRQHandler+0x1f0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d101      	bne.n	8004242 <HAL_DMA_IRQHandler+0xd6>
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <HAL_DMA_IRQHandler+0xd8>
 8004242:	2300      	movs	r3, #0
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 842b 	beq.w	8004aa0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800424e:	f003 031f 	and.w	r3, r3, #31
 8004252:	2208      	movs	r2, #8
 8004254:	409a      	lsls	r2, r3
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 80a2 	beq.w	80043a4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a2e      	ldr	r2, [pc, #184]	; (8004320 <HAL_DMA_IRQHandler+0x1b4>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d04a      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a2d      	ldr	r2, [pc, #180]	; (8004324 <HAL_DMA_IRQHandler+0x1b8>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d045      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a2b      	ldr	r2, [pc, #172]	; (8004328 <HAL_DMA_IRQHandler+0x1bc>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d040      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a2a      	ldr	r2, [pc, #168]	; (800432c <HAL_DMA_IRQHandler+0x1c0>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d03b      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a28      	ldr	r2, [pc, #160]	; (8004330 <HAL_DMA_IRQHandler+0x1c4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d036      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a27      	ldr	r2, [pc, #156]	; (8004334 <HAL_DMA_IRQHandler+0x1c8>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d031      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a25      	ldr	r2, [pc, #148]	; (8004338 <HAL_DMA_IRQHandler+0x1cc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d02c      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a24      	ldr	r2, [pc, #144]	; (800433c <HAL_DMA_IRQHandler+0x1d0>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d027      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a22      	ldr	r2, [pc, #136]	; (8004340 <HAL_DMA_IRQHandler+0x1d4>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d022      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a21      	ldr	r2, [pc, #132]	; (8004344 <HAL_DMA_IRQHandler+0x1d8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d01d      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a1f      	ldr	r2, [pc, #124]	; (8004348 <HAL_DMA_IRQHandler+0x1dc>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d018      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a1e      	ldr	r2, [pc, #120]	; (800434c <HAL_DMA_IRQHandler+0x1e0>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d013      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1c      	ldr	r2, [pc, #112]	; (8004350 <HAL_DMA_IRQHandler+0x1e4>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d00e      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a1b      	ldr	r2, [pc, #108]	; (8004354 <HAL_DMA_IRQHandler+0x1e8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d009      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a19      	ldr	r2, [pc, #100]	; (8004358 <HAL_DMA_IRQHandler+0x1ec>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d004      	beq.n	8004300 <HAL_DMA_IRQHandler+0x194>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a18      	ldr	r2, [pc, #96]	; (800435c <HAL_DMA_IRQHandler+0x1f0>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d12f      	bne.n	8004360 <HAL_DMA_IRQHandler+0x1f4>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b00      	cmp	r3, #0
 800430c:	bf14      	ite	ne
 800430e:	2301      	movne	r3, #1
 8004310:	2300      	moveq	r3, #0
 8004312:	b2db      	uxtb	r3, r3
 8004314:	e02e      	b.n	8004374 <HAL_DMA_IRQHandler+0x208>
 8004316:	bf00      	nop
 8004318:	24000004 	.word	0x24000004
 800431c:	1b4e81b5 	.word	0x1b4e81b5
 8004320:	40020010 	.word	0x40020010
 8004324:	40020028 	.word	0x40020028
 8004328:	40020040 	.word	0x40020040
 800432c:	40020058 	.word	0x40020058
 8004330:	40020070 	.word	0x40020070
 8004334:	40020088 	.word	0x40020088
 8004338:	400200a0 	.word	0x400200a0
 800433c:	400200b8 	.word	0x400200b8
 8004340:	40020410 	.word	0x40020410
 8004344:	40020428 	.word	0x40020428
 8004348:	40020440 	.word	0x40020440
 800434c:	40020458 	.word	0x40020458
 8004350:	40020470 	.word	0x40020470
 8004354:	40020488 	.word	0x40020488
 8004358:	400204a0 	.word	0x400204a0
 800435c:	400204b8 	.word	0x400204b8
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	bf14      	ite	ne
 800436e:	2301      	movne	r3, #1
 8004370:	2300      	moveq	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d015      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0204 	bic.w	r2, r2, #4
 8004386:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	2208      	movs	r2, #8
 8004392:	409a      	lsls	r2, r3
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	f043 0201 	orr.w	r2, r3, #1
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	fa22 f303 	lsr.w	r3, r2, r3
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d06e      	beq.n	8004498 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a69      	ldr	r2, [pc, #420]	; (8004564 <HAL_DMA_IRQHandler+0x3f8>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d04a      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a67      	ldr	r2, [pc, #412]	; (8004568 <HAL_DMA_IRQHandler+0x3fc>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d045      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a66      	ldr	r2, [pc, #408]	; (800456c <HAL_DMA_IRQHandler+0x400>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d040      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a64      	ldr	r2, [pc, #400]	; (8004570 <HAL_DMA_IRQHandler+0x404>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d03b      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a63      	ldr	r2, [pc, #396]	; (8004574 <HAL_DMA_IRQHandler+0x408>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d036      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a61      	ldr	r2, [pc, #388]	; (8004578 <HAL_DMA_IRQHandler+0x40c>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d031      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a60      	ldr	r2, [pc, #384]	; (800457c <HAL_DMA_IRQHandler+0x410>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d02c      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a5e      	ldr	r2, [pc, #376]	; (8004580 <HAL_DMA_IRQHandler+0x414>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d027      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a5d      	ldr	r2, [pc, #372]	; (8004584 <HAL_DMA_IRQHandler+0x418>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d022      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a5b      	ldr	r2, [pc, #364]	; (8004588 <HAL_DMA_IRQHandler+0x41c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01d      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a5a      	ldr	r2, [pc, #360]	; (800458c <HAL_DMA_IRQHandler+0x420>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d018      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a58      	ldr	r2, [pc, #352]	; (8004590 <HAL_DMA_IRQHandler+0x424>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d013      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a57      	ldr	r2, [pc, #348]	; (8004594 <HAL_DMA_IRQHandler+0x428>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00e      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a55      	ldr	r2, [pc, #340]	; (8004598 <HAL_DMA_IRQHandler+0x42c>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d009      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a54      	ldr	r2, [pc, #336]	; (800459c <HAL_DMA_IRQHandler+0x430>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d004      	beq.n	800445a <HAL_DMA_IRQHandler+0x2ee>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a52      	ldr	r2, [pc, #328]	; (80045a0 <HAL_DMA_IRQHandler+0x434>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d10a      	bne.n	8004470 <HAL_DMA_IRQHandler+0x304>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf14      	ite	ne
 8004468:	2301      	movne	r3, #1
 800446a:	2300      	moveq	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e003      	b.n	8004478 <HAL_DMA_IRQHandler+0x30c>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2300      	movs	r3, #0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00d      	beq.n	8004498 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004480:	f003 031f 	and.w	r3, r3, #31
 8004484:	2201      	movs	r2, #1
 8004486:	409a      	lsls	r2, r3
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004490:	f043 0202 	orr.w	r2, r3, #2
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	2204      	movs	r2, #4
 80044a2:	409a      	lsls	r2, r3
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 808f 	beq.w	80045cc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2c      	ldr	r2, [pc, #176]	; (8004564 <HAL_DMA_IRQHandler+0x3f8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d04a      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a2a      	ldr	r2, [pc, #168]	; (8004568 <HAL_DMA_IRQHandler+0x3fc>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d045      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a29      	ldr	r2, [pc, #164]	; (800456c <HAL_DMA_IRQHandler+0x400>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d040      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a27      	ldr	r2, [pc, #156]	; (8004570 <HAL_DMA_IRQHandler+0x404>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d03b      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a26      	ldr	r2, [pc, #152]	; (8004574 <HAL_DMA_IRQHandler+0x408>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d036      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a24      	ldr	r2, [pc, #144]	; (8004578 <HAL_DMA_IRQHandler+0x40c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d031      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a23      	ldr	r2, [pc, #140]	; (800457c <HAL_DMA_IRQHandler+0x410>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d02c      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a21      	ldr	r2, [pc, #132]	; (8004580 <HAL_DMA_IRQHandler+0x414>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d027      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a20      	ldr	r2, [pc, #128]	; (8004584 <HAL_DMA_IRQHandler+0x418>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d022      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a1e      	ldr	r2, [pc, #120]	; (8004588 <HAL_DMA_IRQHandler+0x41c>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d01d      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1d      	ldr	r2, [pc, #116]	; (800458c <HAL_DMA_IRQHandler+0x420>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d018      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a1b      	ldr	r2, [pc, #108]	; (8004590 <HAL_DMA_IRQHandler+0x424>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d013      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a1a      	ldr	r2, [pc, #104]	; (8004594 <HAL_DMA_IRQHandler+0x428>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00e      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a18      	ldr	r2, [pc, #96]	; (8004598 <HAL_DMA_IRQHandler+0x42c>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d009      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a17      	ldr	r2, [pc, #92]	; (800459c <HAL_DMA_IRQHandler+0x430>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d004      	beq.n	800454e <HAL_DMA_IRQHandler+0x3e2>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a15      	ldr	r2, [pc, #84]	; (80045a0 <HAL_DMA_IRQHandler+0x434>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d12a      	bne.n	80045a4 <HAL_DMA_IRQHandler+0x438>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	bf14      	ite	ne
 800455c:	2301      	movne	r3, #1
 800455e:	2300      	moveq	r3, #0
 8004560:	b2db      	uxtb	r3, r3
 8004562:	e023      	b.n	80045ac <HAL_DMA_IRQHandler+0x440>
 8004564:	40020010 	.word	0x40020010
 8004568:	40020028 	.word	0x40020028
 800456c:	40020040 	.word	0x40020040
 8004570:	40020058 	.word	0x40020058
 8004574:	40020070 	.word	0x40020070
 8004578:	40020088 	.word	0x40020088
 800457c:	400200a0 	.word	0x400200a0
 8004580:	400200b8 	.word	0x400200b8
 8004584:	40020410 	.word	0x40020410
 8004588:	40020428 	.word	0x40020428
 800458c:	40020440 	.word	0x40020440
 8004590:	40020458 	.word	0x40020458
 8004594:	40020470 	.word	0x40020470
 8004598:	40020488 	.word	0x40020488
 800459c:	400204a0 	.word	0x400204a0
 80045a0:	400204b8 	.word	0x400204b8
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2300      	movs	r3, #0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00d      	beq.n	80045cc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b4:	f003 031f 	and.w	r3, r3, #31
 80045b8:	2204      	movs	r2, #4
 80045ba:	409a      	lsls	r2, r3
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c4:	f043 0204 	orr.w	r2, r3, #4
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d0:	f003 031f 	and.w	r3, r3, #31
 80045d4:	2210      	movs	r2, #16
 80045d6:	409a      	lsls	r2, r3
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	4013      	ands	r3, r2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80a6 	beq.w	800472e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a85      	ldr	r2, [pc, #532]	; (80047fc <HAL_DMA_IRQHandler+0x690>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d04a      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a83      	ldr	r2, [pc, #524]	; (8004800 <HAL_DMA_IRQHandler+0x694>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d045      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a82      	ldr	r2, [pc, #520]	; (8004804 <HAL_DMA_IRQHandler+0x698>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d040      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a80      	ldr	r2, [pc, #512]	; (8004808 <HAL_DMA_IRQHandler+0x69c>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d03b      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a7f      	ldr	r2, [pc, #508]	; (800480c <HAL_DMA_IRQHandler+0x6a0>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d036      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a7d      	ldr	r2, [pc, #500]	; (8004810 <HAL_DMA_IRQHandler+0x6a4>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d031      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a7c      	ldr	r2, [pc, #496]	; (8004814 <HAL_DMA_IRQHandler+0x6a8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d02c      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a7a      	ldr	r2, [pc, #488]	; (8004818 <HAL_DMA_IRQHandler+0x6ac>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d027      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a79      	ldr	r2, [pc, #484]	; (800481c <HAL_DMA_IRQHandler+0x6b0>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d022      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a77      	ldr	r2, [pc, #476]	; (8004820 <HAL_DMA_IRQHandler+0x6b4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d01d      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a76      	ldr	r2, [pc, #472]	; (8004824 <HAL_DMA_IRQHandler+0x6b8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d018      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a74      	ldr	r2, [pc, #464]	; (8004828 <HAL_DMA_IRQHandler+0x6bc>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d013      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a73      	ldr	r2, [pc, #460]	; (800482c <HAL_DMA_IRQHandler+0x6c0>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d00e      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a71      	ldr	r2, [pc, #452]	; (8004830 <HAL_DMA_IRQHandler+0x6c4>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d009      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a70      	ldr	r2, [pc, #448]	; (8004834 <HAL_DMA_IRQHandler+0x6c8>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d004      	beq.n	8004682 <HAL_DMA_IRQHandler+0x516>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a6e      	ldr	r2, [pc, #440]	; (8004838 <HAL_DMA_IRQHandler+0x6cc>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d10a      	bne.n	8004698 <HAL_DMA_IRQHandler+0x52c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b00      	cmp	r3, #0
 800468e:	bf14      	ite	ne
 8004690:	2301      	movne	r3, #1
 8004692:	2300      	moveq	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	e009      	b.n	80046ac <HAL_DMA_IRQHandler+0x540>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0304 	and.w	r3, r3, #4
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	bf14      	ite	ne
 80046a6:	2301      	movne	r3, #1
 80046a8:	2300      	moveq	r3, #0
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d03e      	beq.n	800472e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	f003 031f 	and.w	r3, r3, #31
 80046b8:	2210      	movs	r2, #16
 80046ba:	409a      	lsls	r2, r3
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d018      	beq.n	8004700 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d108      	bne.n	80046ee <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d024      	beq.n	800472e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4798      	blx	r3
 80046ec:	e01f      	b.n	800472e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d01b      	beq.n	800472e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	4798      	blx	r3
 80046fe:	e016      	b.n	800472e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470a:	2b00      	cmp	r3, #0
 800470c:	d107      	bne.n	800471e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0208 	bic.w	r2, r2, #8
 800471c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004732:	f003 031f 	and.w	r3, r3, #31
 8004736:	2220      	movs	r2, #32
 8004738:	409a      	lsls	r2, r3
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 8110 	beq.w	8004964 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a2c      	ldr	r2, [pc, #176]	; (80047fc <HAL_DMA_IRQHandler+0x690>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d04a      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a2b      	ldr	r2, [pc, #172]	; (8004800 <HAL_DMA_IRQHandler+0x694>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d045      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a29      	ldr	r2, [pc, #164]	; (8004804 <HAL_DMA_IRQHandler+0x698>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d040      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a28      	ldr	r2, [pc, #160]	; (8004808 <HAL_DMA_IRQHandler+0x69c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d03b      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a26      	ldr	r2, [pc, #152]	; (800480c <HAL_DMA_IRQHandler+0x6a0>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d036      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a25      	ldr	r2, [pc, #148]	; (8004810 <HAL_DMA_IRQHandler+0x6a4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d031      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a23      	ldr	r2, [pc, #140]	; (8004814 <HAL_DMA_IRQHandler+0x6a8>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d02c      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a22      	ldr	r2, [pc, #136]	; (8004818 <HAL_DMA_IRQHandler+0x6ac>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d027      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a20      	ldr	r2, [pc, #128]	; (800481c <HAL_DMA_IRQHandler+0x6b0>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d022      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1f      	ldr	r2, [pc, #124]	; (8004820 <HAL_DMA_IRQHandler+0x6b4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d01d      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a1d      	ldr	r2, [pc, #116]	; (8004824 <HAL_DMA_IRQHandler+0x6b8>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d018      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a1c      	ldr	r2, [pc, #112]	; (8004828 <HAL_DMA_IRQHandler+0x6bc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d013      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1a      	ldr	r2, [pc, #104]	; (800482c <HAL_DMA_IRQHandler+0x6c0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d00e      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a19      	ldr	r2, [pc, #100]	; (8004830 <HAL_DMA_IRQHandler+0x6c4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d009      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a17      	ldr	r2, [pc, #92]	; (8004834 <HAL_DMA_IRQHandler+0x6c8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d004      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x678>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a16      	ldr	r2, [pc, #88]	; (8004838 <HAL_DMA_IRQHandler+0x6cc>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d12b      	bne.n	800483c <HAL_DMA_IRQHandler+0x6d0>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0310 	and.w	r3, r3, #16
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	bf14      	ite	ne
 80047f2:	2301      	movne	r3, #1
 80047f4:	2300      	moveq	r3, #0
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	e02a      	b.n	8004850 <HAL_DMA_IRQHandler+0x6e4>
 80047fa:	bf00      	nop
 80047fc:	40020010 	.word	0x40020010
 8004800:	40020028 	.word	0x40020028
 8004804:	40020040 	.word	0x40020040
 8004808:	40020058 	.word	0x40020058
 800480c:	40020070 	.word	0x40020070
 8004810:	40020088 	.word	0x40020088
 8004814:	400200a0 	.word	0x400200a0
 8004818:	400200b8 	.word	0x400200b8
 800481c:	40020410 	.word	0x40020410
 8004820:	40020428 	.word	0x40020428
 8004824:	40020440 	.word	0x40020440
 8004828:	40020458 	.word	0x40020458
 800482c:	40020470 	.word	0x40020470
 8004830:	40020488 	.word	0x40020488
 8004834:	400204a0 	.word	0x400204a0
 8004838:	400204b8 	.word	0x400204b8
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	bf14      	ite	ne
 800484a:	2301      	movne	r3, #1
 800484c:	2300      	moveq	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 8087 	beq.w	8004964 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485a:	f003 031f 	and.w	r3, r3, #31
 800485e:	2220      	movs	r2, #32
 8004860:	409a      	lsls	r2, r3
 8004862:	6a3b      	ldr	r3, [r7, #32]
 8004864:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b04      	cmp	r3, #4
 8004870:	d139      	bne.n	80048e6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0216 	bic.w	r2, r2, #22
 8004880:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695a      	ldr	r2, [r3, #20]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004890:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <HAL_DMA_IRQHandler+0x736>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d007      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0208 	bic.w	r2, r2, #8
 80048b0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	223f      	movs	r2, #63	; 0x3f
 80048bc:	409a      	lsls	r2, r3
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 8382 	beq.w	8004fe0 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	4798      	blx	r3
          }
          return;
 80048e4:	e37c      	b.n	8004fe0 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d018      	beq.n	8004926 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d108      	bne.n	8004914 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004906:	2b00      	cmp	r3, #0
 8004908:	d02c      	beq.n	8004964 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	4798      	blx	r3
 8004912:	e027      	b.n	8004964 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004918:	2b00      	cmp	r3, #0
 800491a:	d023      	beq.n	8004964 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	4798      	blx	r3
 8004924:	e01e      	b.n	8004964 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10f      	bne.n	8004954 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0210 	bic.w	r2, r2, #16
 8004942:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 833e 	beq.w	8004fea <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	f000 8088 	beq.w	8004a8c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2204      	movs	r2, #4
 8004980:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a89      	ldr	r2, [pc, #548]	; (8004bb0 <HAL_DMA_IRQHandler+0xa44>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d04a      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a88      	ldr	r2, [pc, #544]	; (8004bb4 <HAL_DMA_IRQHandler+0xa48>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d045      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a86      	ldr	r2, [pc, #536]	; (8004bb8 <HAL_DMA_IRQHandler+0xa4c>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d040      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a85      	ldr	r2, [pc, #532]	; (8004bbc <HAL_DMA_IRQHandler+0xa50>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d03b      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a83      	ldr	r2, [pc, #524]	; (8004bc0 <HAL_DMA_IRQHandler+0xa54>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d036      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a82      	ldr	r2, [pc, #520]	; (8004bc4 <HAL_DMA_IRQHandler+0xa58>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d031      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a80      	ldr	r2, [pc, #512]	; (8004bc8 <HAL_DMA_IRQHandler+0xa5c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d02c      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a7f      	ldr	r2, [pc, #508]	; (8004bcc <HAL_DMA_IRQHandler+0xa60>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d027      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a7d      	ldr	r2, [pc, #500]	; (8004bd0 <HAL_DMA_IRQHandler+0xa64>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d022      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a7c      	ldr	r2, [pc, #496]	; (8004bd4 <HAL_DMA_IRQHandler+0xa68>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d01d      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a7a      	ldr	r2, [pc, #488]	; (8004bd8 <HAL_DMA_IRQHandler+0xa6c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d018      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a79      	ldr	r2, [pc, #484]	; (8004bdc <HAL_DMA_IRQHandler+0xa70>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d013      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a77      	ldr	r2, [pc, #476]	; (8004be0 <HAL_DMA_IRQHandler+0xa74>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d00e      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a76      	ldr	r2, [pc, #472]	; (8004be4 <HAL_DMA_IRQHandler+0xa78>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d009      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a74      	ldr	r2, [pc, #464]	; (8004be8 <HAL_DMA_IRQHandler+0xa7c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d004      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x8b8>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a73      	ldr	r2, [pc, #460]	; (8004bec <HAL_DMA_IRQHandler+0xa80>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <HAL_DMA_IRQHandler+0x8ca>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0201 	bic.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e007      	b.n	8004a46 <HAL_DMA_IRQHandler+0x8da>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d307      	bcc.n	8004a62 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f2      	bne.n	8004a46 <HAL_DMA_IRQHandler+0x8da>
 8004a60:	e000      	b.n	8004a64 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004a62:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d004      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2203      	movs	r2, #3
 8004a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004a7a:	e003      	b.n	8004a84 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 82aa 	beq.w	8004fea <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	4798      	blx	r3
 8004a9e:	e2a4      	b.n	8004fea <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a52      	ldr	r2, [pc, #328]	; (8004bf0 <HAL_DMA_IRQHandler+0xa84>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d04a      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a51      	ldr	r2, [pc, #324]	; (8004bf4 <HAL_DMA_IRQHandler+0xa88>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d045      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a4f      	ldr	r2, [pc, #316]	; (8004bf8 <HAL_DMA_IRQHandler+0xa8c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d040      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a4e      	ldr	r2, [pc, #312]	; (8004bfc <HAL_DMA_IRQHandler+0xa90>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d03b      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a4c      	ldr	r2, [pc, #304]	; (8004c00 <HAL_DMA_IRQHandler+0xa94>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d036      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a4b      	ldr	r2, [pc, #300]	; (8004c04 <HAL_DMA_IRQHandler+0xa98>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d031      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a49      	ldr	r2, [pc, #292]	; (8004c08 <HAL_DMA_IRQHandler+0xa9c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d02c      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a48      	ldr	r2, [pc, #288]	; (8004c0c <HAL_DMA_IRQHandler+0xaa0>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d027      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a46      	ldr	r2, [pc, #280]	; (8004c10 <HAL_DMA_IRQHandler+0xaa4>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d022      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a45      	ldr	r2, [pc, #276]	; (8004c14 <HAL_DMA_IRQHandler+0xaa8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d01d      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a43      	ldr	r2, [pc, #268]	; (8004c18 <HAL_DMA_IRQHandler+0xaac>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d018      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a42      	ldr	r2, [pc, #264]	; (8004c1c <HAL_DMA_IRQHandler+0xab0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d013      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a40      	ldr	r2, [pc, #256]	; (8004c20 <HAL_DMA_IRQHandler+0xab4>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d00e      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a3f      	ldr	r2, [pc, #252]	; (8004c24 <HAL_DMA_IRQHandler+0xab8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d009      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a3d      	ldr	r2, [pc, #244]	; (8004c28 <HAL_DMA_IRQHandler+0xabc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d004      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x9d4>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a3c      	ldr	r2, [pc, #240]	; (8004c2c <HAL_DMA_IRQHandler+0xac0>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d101      	bne.n	8004b44 <HAL_DMA_IRQHandler+0x9d8>
 8004b40:	2301      	movs	r3, #1
 8004b42:	e000      	b.n	8004b46 <HAL_DMA_IRQHandler+0x9da>
 8004b44:	2300      	movs	r3, #0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f000 824f 	beq.w	8004fea <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	409a      	lsls	r2, r3
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 80dd 	beq.w	8004d24 <HAL_DMA_IRQHandler+0xbb8>
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f003 0304 	and.w	r3, r3, #4
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 80d7 	beq.w	8004d24 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7a:	f003 031f 	and.w	r3, r3, #31
 8004b7e:	2204      	movs	r2, #4
 8004b80:	409a      	lsls	r2, r3
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d059      	beq.n	8004c44 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d14a      	bne.n	8004c30 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f000 8220 	beq.w	8004fe4 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bac:	e21a      	b.n	8004fe4 <HAL_DMA_IRQHandler+0xe78>
 8004bae:	bf00      	nop
 8004bb0:	40020010 	.word	0x40020010
 8004bb4:	40020028 	.word	0x40020028
 8004bb8:	40020040 	.word	0x40020040
 8004bbc:	40020058 	.word	0x40020058
 8004bc0:	40020070 	.word	0x40020070
 8004bc4:	40020088 	.word	0x40020088
 8004bc8:	400200a0 	.word	0x400200a0
 8004bcc:	400200b8 	.word	0x400200b8
 8004bd0:	40020410 	.word	0x40020410
 8004bd4:	40020428 	.word	0x40020428
 8004bd8:	40020440 	.word	0x40020440
 8004bdc:	40020458 	.word	0x40020458
 8004be0:	40020470 	.word	0x40020470
 8004be4:	40020488 	.word	0x40020488
 8004be8:	400204a0 	.word	0x400204a0
 8004bec:	400204b8 	.word	0x400204b8
 8004bf0:	48022c08 	.word	0x48022c08
 8004bf4:	48022c1c 	.word	0x48022c1c
 8004bf8:	48022c30 	.word	0x48022c30
 8004bfc:	48022c44 	.word	0x48022c44
 8004c00:	48022c58 	.word	0x48022c58
 8004c04:	48022c6c 	.word	0x48022c6c
 8004c08:	48022c80 	.word	0x48022c80
 8004c0c:	48022c94 	.word	0x48022c94
 8004c10:	58025408 	.word	0x58025408
 8004c14:	5802541c 	.word	0x5802541c
 8004c18:	58025430 	.word	0x58025430
 8004c1c:	58025444 	.word	0x58025444
 8004c20:	58025458 	.word	0x58025458
 8004c24:	5802546c 	.word	0x5802546c
 8004c28:	58025480 	.word	0x58025480
 8004c2c:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 81d5 	beq.w	8004fe4 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c42:	e1cf      	b.n	8004fe4 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d160      	bne.n	8004d10 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a7f      	ldr	r2, [pc, #508]	; (8004e50 <HAL_DMA_IRQHandler+0xce4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d04a      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a7d      	ldr	r2, [pc, #500]	; (8004e54 <HAL_DMA_IRQHandler+0xce8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d045      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a7c      	ldr	r2, [pc, #496]	; (8004e58 <HAL_DMA_IRQHandler+0xcec>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d040      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a7a      	ldr	r2, [pc, #488]	; (8004e5c <HAL_DMA_IRQHandler+0xcf0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d03b      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a79      	ldr	r2, [pc, #484]	; (8004e60 <HAL_DMA_IRQHandler+0xcf4>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d036      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a77      	ldr	r2, [pc, #476]	; (8004e64 <HAL_DMA_IRQHandler+0xcf8>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d031      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a76      	ldr	r2, [pc, #472]	; (8004e68 <HAL_DMA_IRQHandler+0xcfc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d02c      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a74      	ldr	r2, [pc, #464]	; (8004e6c <HAL_DMA_IRQHandler+0xd00>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d027      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a73      	ldr	r2, [pc, #460]	; (8004e70 <HAL_DMA_IRQHandler+0xd04>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d022      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a71      	ldr	r2, [pc, #452]	; (8004e74 <HAL_DMA_IRQHandler+0xd08>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d01d      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a70      	ldr	r2, [pc, #448]	; (8004e78 <HAL_DMA_IRQHandler+0xd0c>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d018      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a6e      	ldr	r2, [pc, #440]	; (8004e7c <HAL_DMA_IRQHandler+0xd10>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d013      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a6d      	ldr	r2, [pc, #436]	; (8004e80 <HAL_DMA_IRQHandler+0xd14>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d00e      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a6b      	ldr	r2, [pc, #428]	; (8004e84 <HAL_DMA_IRQHandler+0xd18>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d009      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a6a      	ldr	r2, [pc, #424]	; (8004e88 <HAL_DMA_IRQHandler+0xd1c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d004      	beq.n	8004cee <HAL_DMA_IRQHandler+0xb82>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a68      	ldr	r2, [pc, #416]	; (8004e8c <HAL_DMA_IRQHandler+0xd20>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d108      	bne.n	8004d00 <HAL_DMA_IRQHandler+0xb94>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0208 	bic.w	r2, r2, #8
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	e007      	b.n	8004d10 <HAL_DMA_IRQHandler+0xba4>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0204 	bic.w	r2, r2, #4
 8004d0e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f000 8165 	beq.w	8004fe4 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d22:	e15f      	b.n	8004fe4 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d28:	f003 031f 	and.w	r3, r3, #31
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	409a      	lsls	r2, r3
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	4013      	ands	r3, r2
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 80c5 	beq.w	8004ec4 <HAL_DMA_IRQHandler+0xd58>
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f000 80bf 	beq.w	8004ec4 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d4a:	f003 031f 	and.w	r3, r3, #31
 8004d4e:	2202      	movs	r2, #2
 8004d50:	409a      	lsls	r2, r3
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d018      	beq.n	8004d92 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d109      	bne.n	8004d7e <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 813a 	beq.w	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d7c:	e134      	b.n	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8130 	beq.w	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d90:	e12a      	b.n	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f003 0320 	and.w	r3, r3, #32
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f040 8089 	bne.w	8004eb0 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a2b      	ldr	r2, [pc, #172]	; (8004e50 <HAL_DMA_IRQHandler+0xce4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d04a      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a29      	ldr	r2, [pc, #164]	; (8004e54 <HAL_DMA_IRQHandler+0xce8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d045      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a28      	ldr	r2, [pc, #160]	; (8004e58 <HAL_DMA_IRQHandler+0xcec>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d040      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a26      	ldr	r2, [pc, #152]	; (8004e5c <HAL_DMA_IRQHandler+0xcf0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d03b      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a25      	ldr	r2, [pc, #148]	; (8004e60 <HAL_DMA_IRQHandler+0xcf4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d036      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a23      	ldr	r2, [pc, #140]	; (8004e64 <HAL_DMA_IRQHandler+0xcf8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d031      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a22      	ldr	r2, [pc, #136]	; (8004e68 <HAL_DMA_IRQHandler+0xcfc>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d02c      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a20      	ldr	r2, [pc, #128]	; (8004e6c <HAL_DMA_IRQHandler+0xd00>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d027      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a1f      	ldr	r2, [pc, #124]	; (8004e70 <HAL_DMA_IRQHandler+0xd04>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d022      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	; (8004e74 <HAL_DMA_IRQHandler+0xd08>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d01d      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1c      	ldr	r2, [pc, #112]	; (8004e78 <HAL_DMA_IRQHandler+0xd0c>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d018      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1a      	ldr	r2, [pc, #104]	; (8004e7c <HAL_DMA_IRQHandler+0xd10>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d013      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a19      	ldr	r2, [pc, #100]	; (8004e80 <HAL_DMA_IRQHandler+0xd14>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d00e      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a17      	ldr	r2, [pc, #92]	; (8004e84 <HAL_DMA_IRQHandler+0xd18>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d009      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a16      	ldr	r2, [pc, #88]	; (8004e88 <HAL_DMA_IRQHandler+0xd1c>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d004      	beq.n	8004e3e <HAL_DMA_IRQHandler+0xcd2>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a14      	ldr	r2, [pc, #80]	; (8004e8c <HAL_DMA_IRQHandler+0xd20>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d128      	bne.n	8004e90 <HAL_DMA_IRQHandler+0xd24>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0214 	bic.w	r2, r2, #20
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	e027      	b.n	8004ea0 <HAL_DMA_IRQHandler+0xd34>
 8004e50:	40020010 	.word	0x40020010
 8004e54:	40020028 	.word	0x40020028
 8004e58:	40020040 	.word	0x40020040
 8004e5c:	40020058 	.word	0x40020058
 8004e60:	40020070 	.word	0x40020070
 8004e64:	40020088 	.word	0x40020088
 8004e68:	400200a0 	.word	0x400200a0
 8004e6c:	400200b8 	.word	0x400200b8
 8004e70:	40020410 	.word	0x40020410
 8004e74:	40020428 	.word	0x40020428
 8004e78:	40020440 	.word	0x40020440
 8004e7c:	40020458 	.word	0x40020458
 8004e80:	40020470 	.word	0x40020470
 8004e84:	40020488 	.word	0x40020488
 8004e88:	400204a0 	.word	0x400204a0
 8004e8c:	400204b8 	.word	0x400204b8
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 020a 	bic.w	r2, r2, #10
 8004e9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 8097 	beq.w	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ec2:	e091      	b.n	8004fe8 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ec8:	f003 031f 	and.w	r3, r3, #31
 8004ecc:	2208      	movs	r2, #8
 8004ece:	409a      	lsls	r2, r3
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 8088 	beq.w	8004fea <HAL_DMA_IRQHandler+0xe7e>
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f003 0308 	and.w	r3, r3, #8
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 8082 	beq.w	8004fea <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a41      	ldr	r2, [pc, #260]	; (8004ff0 <HAL_DMA_IRQHandler+0xe84>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d04a      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a3f      	ldr	r2, [pc, #252]	; (8004ff4 <HAL_DMA_IRQHandler+0xe88>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d045      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a3e      	ldr	r2, [pc, #248]	; (8004ff8 <HAL_DMA_IRQHandler+0xe8c>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d040      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a3c      	ldr	r2, [pc, #240]	; (8004ffc <HAL_DMA_IRQHandler+0xe90>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d03b      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a3b      	ldr	r2, [pc, #236]	; (8005000 <HAL_DMA_IRQHandler+0xe94>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d036      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a39      	ldr	r2, [pc, #228]	; (8005004 <HAL_DMA_IRQHandler+0xe98>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d031      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a38      	ldr	r2, [pc, #224]	; (8005008 <HAL_DMA_IRQHandler+0xe9c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d02c      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a36      	ldr	r2, [pc, #216]	; (800500c <HAL_DMA_IRQHandler+0xea0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d027      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a35      	ldr	r2, [pc, #212]	; (8005010 <HAL_DMA_IRQHandler+0xea4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d022      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a33      	ldr	r2, [pc, #204]	; (8005014 <HAL_DMA_IRQHandler+0xea8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d01d      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a32      	ldr	r2, [pc, #200]	; (8005018 <HAL_DMA_IRQHandler+0xeac>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d018      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a30      	ldr	r2, [pc, #192]	; (800501c <HAL_DMA_IRQHandler+0xeb0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a2f      	ldr	r2, [pc, #188]	; (8005020 <HAL_DMA_IRQHandler+0xeb4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00e      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a2d      	ldr	r2, [pc, #180]	; (8005024 <HAL_DMA_IRQHandler+0xeb8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d009      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a2c      	ldr	r2, [pc, #176]	; (8005028 <HAL_DMA_IRQHandler+0xebc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d004      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xe1a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a2a      	ldr	r2, [pc, #168]	; (800502c <HAL_DMA_IRQHandler+0xec0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d108      	bne.n	8004f98 <HAL_DMA_IRQHandler+0xe2c>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 021c 	bic.w	r2, r2, #28
 8004f94:	601a      	str	r2, [r3, #0]
 8004f96:	e007      	b.n	8004fa8 <HAL_DMA_IRQHandler+0xe3c>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 020e 	bic.w	r2, r2, #14
 8004fa6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fac:	f003 031f 	and.w	r3, r3, #31
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	409a      	lsls	r2, r3
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d009      	beq.n	8004fea <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	4798      	blx	r3
 8004fde:	e004      	b.n	8004fea <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004fe0:	bf00      	nop
 8004fe2:	e002      	b.n	8004fea <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fe4:	bf00      	nop
 8004fe6:	e000      	b.n	8004fea <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fe8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004fea:	3728      	adds	r7, #40	; 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40020010 	.word	0x40020010
 8004ff4:	40020028 	.word	0x40020028
 8004ff8:	40020040 	.word	0x40020040
 8004ffc:	40020058 	.word	0x40020058
 8005000:	40020070 	.word	0x40020070
 8005004:	40020088 	.word	0x40020088
 8005008:	400200a0 	.word	0x400200a0
 800500c:	400200b8 	.word	0x400200b8
 8005010:	40020410 	.word	0x40020410
 8005014:	40020428 	.word	0x40020428
 8005018:	40020440 	.word	0x40020440
 800501c:	40020458 	.word	0x40020458
 8005020:	40020470 	.word	0x40020470
 8005024:	40020488 	.word	0x40020488
 8005028:	400204a0 	.word	0x400204a0
 800502c:	400204b8 	.word	0x400204b8

08005030 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005042:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005048:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a7f      	ldr	r2, [pc, #508]	; (800524c <DMA_SetConfig+0x21c>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d072      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a7d      	ldr	r2, [pc, #500]	; (8005250 <DMA_SetConfig+0x220>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d06d      	beq.n	800513a <DMA_SetConfig+0x10a>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a7c      	ldr	r2, [pc, #496]	; (8005254 <DMA_SetConfig+0x224>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d068      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a7a      	ldr	r2, [pc, #488]	; (8005258 <DMA_SetConfig+0x228>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d063      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a79      	ldr	r2, [pc, #484]	; (800525c <DMA_SetConfig+0x22c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d05e      	beq.n	800513a <DMA_SetConfig+0x10a>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a77      	ldr	r2, [pc, #476]	; (8005260 <DMA_SetConfig+0x230>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d059      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a76      	ldr	r2, [pc, #472]	; (8005264 <DMA_SetConfig+0x234>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d054      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a74      	ldr	r2, [pc, #464]	; (8005268 <DMA_SetConfig+0x238>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d04f      	beq.n	800513a <DMA_SetConfig+0x10a>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a73      	ldr	r2, [pc, #460]	; (800526c <DMA_SetConfig+0x23c>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d04a      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a71      	ldr	r2, [pc, #452]	; (8005270 <DMA_SetConfig+0x240>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d045      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a70      	ldr	r2, [pc, #448]	; (8005274 <DMA_SetConfig+0x244>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d040      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a6e      	ldr	r2, [pc, #440]	; (8005278 <DMA_SetConfig+0x248>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d03b      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a6d      	ldr	r2, [pc, #436]	; (800527c <DMA_SetConfig+0x24c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d036      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a6b      	ldr	r2, [pc, #428]	; (8005280 <DMA_SetConfig+0x250>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d031      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a6a      	ldr	r2, [pc, #424]	; (8005284 <DMA_SetConfig+0x254>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d02c      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a68      	ldr	r2, [pc, #416]	; (8005288 <DMA_SetConfig+0x258>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d027      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a67      	ldr	r2, [pc, #412]	; (800528c <DMA_SetConfig+0x25c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d022      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a65      	ldr	r2, [pc, #404]	; (8005290 <DMA_SetConfig+0x260>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d01d      	beq.n	800513a <DMA_SetConfig+0x10a>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a64      	ldr	r2, [pc, #400]	; (8005294 <DMA_SetConfig+0x264>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d018      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a62      	ldr	r2, [pc, #392]	; (8005298 <DMA_SetConfig+0x268>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a61      	ldr	r2, [pc, #388]	; (800529c <DMA_SetConfig+0x26c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <DMA_SetConfig+0x10a>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a5f      	ldr	r2, [pc, #380]	; (80052a0 <DMA_SetConfig+0x270>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a5e      	ldr	r2, [pc, #376]	; (80052a4 <DMA_SetConfig+0x274>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <DMA_SetConfig+0x10a>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a5c      	ldr	r2, [pc, #368]	; (80052a8 <DMA_SetConfig+0x278>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d101      	bne.n	800513e <DMA_SetConfig+0x10e>
 800513a:	2301      	movs	r3, #1
 800513c:	e000      	b.n	8005140 <DMA_SetConfig+0x110>
 800513e:	2300      	movs	r3, #0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00d      	beq.n	8005160 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800514c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005152:	2b00      	cmp	r3, #0
 8005154:	d004      	beq.n	8005160 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800515e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a39      	ldr	r2, [pc, #228]	; (800524c <DMA_SetConfig+0x21c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d04a      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a38      	ldr	r2, [pc, #224]	; (8005250 <DMA_SetConfig+0x220>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d045      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a36      	ldr	r2, [pc, #216]	; (8005254 <DMA_SetConfig+0x224>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d040      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a35      	ldr	r2, [pc, #212]	; (8005258 <DMA_SetConfig+0x228>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d03b      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a33      	ldr	r2, [pc, #204]	; (800525c <DMA_SetConfig+0x22c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d036      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a32      	ldr	r2, [pc, #200]	; (8005260 <DMA_SetConfig+0x230>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d031      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a30      	ldr	r2, [pc, #192]	; (8005264 <DMA_SetConfig+0x234>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d02c      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a2f      	ldr	r2, [pc, #188]	; (8005268 <DMA_SetConfig+0x238>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d027      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a2d      	ldr	r2, [pc, #180]	; (800526c <DMA_SetConfig+0x23c>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d022      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a2c      	ldr	r2, [pc, #176]	; (8005270 <DMA_SetConfig+0x240>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d01d      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a2a      	ldr	r2, [pc, #168]	; (8005274 <DMA_SetConfig+0x244>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d018      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a29      	ldr	r2, [pc, #164]	; (8005278 <DMA_SetConfig+0x248>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d013      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a27      	ldr	r2, [pc, #156]	; (800527c <DMA_SetConfig+0x24c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d00e      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a26      	ldr	r2, [pc, #152]	; (8005280 <DMA_SetConfig+0x250>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d009      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a24      	ldr	r2, [pc, #144]	; (8005284 <DMA_SetConfig+0x254>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d004      	beq.n	8005200 <DMA_SetConfig+0x1d0>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a23      	ldr	r2, [pc, #140]	; (8005288 <DMA_SetConfig+0x258>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d101      	bne.n	8005204 <DMA_SetConfig+0x1d4>
 8005200:	2301      	movs	r3, #1
 8005202:	e000      	b.n	8005206 <DMA_SetConfig+0x1d6>
 8005204:	2300      	movs	r3, #0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d059      	beq.n	80052be <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	223f      	movs	r2, #63	; 0x3f
 8005214:	409a      	lsls	r2, r3
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005228:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	2b40      	cmp	r3, #64	; 0x40
 8005238:	d138      	bne.n	80052ac <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800524a:	e0ae      	b.n	80053aa <DMA_SetConfig+0x37a>
 800524c:	40020010 	.word	0x40020010
 8005250:	40020028 	.word	0x40020028
 8005254:	40020040 	.word	0x40020040
 8005258:	40020058 	.word	0x40020058
 800525c:	40020070 	.word	0x40020070
 8005260:	40020088 	.word	0x40020088
 8005264:	400200a0 	.word	0x400200a0
 8005268:	400200b8 	.word	0x400200b8
 800526c:	40020410 	.word	0x40020410
 8005270:	40020428 	.word	0x40020428
 8005274:	40020440 	.word	0x40020440
 8005278:	40020458 	.word	0x40020458
 800527c:	40020470 	.word	0x40020470
 8005280:	40020488 	.word	0x40020488
 8005284:	400204a0 	.word	0x400204a0
 8005288:	400204b8 	.word	0x400204b8
 800528c:	58025408 	.word	0x58025408
 8005290:	5802541c 	.word	0x5802541c
 8005294:	58025430 	.word	0x58025430
 8005298:	58025444 	.word	0x58025444
 800529c:	58025458 	.word	0x58025458
 80052a0:	5802546c 	.word	0x5802546c
 80052a4:	58025480 	.word	0x58025480
 80052a8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	60da      	str	r2, [r3, #12]
}
 80052bc:	e075      	b.n	80053aa <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a3d      	ldr	r2, [pc, #244]	; (80053b8 <DMA_SetConfig+0x388>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d04a      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a3b      	ldr	r2, [pc, #236]	; (80053bc <DMA_SetConfig+0x38c>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d045      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a3a      	ldr	r2, [pc, #232]	; (80053c0 <DMA_SetConfig+0x390>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d040      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a38      	ldr	r2, [pc, #224]	; (80053c4 <DMA_SetConfig+0x394>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d03b      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a37      	ldr	r2, [pc, #220]	; (80053c8 <DMA_SetConfig+0x398>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d036      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a35      	ldr	r2, [pc, #212]	; (80053cc <DMA_SetConfig+0x39c>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d031      	beq.n	800535e <DMA_SetConfig+0x32e>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a34      	ldr	r2, [pc, #208]	; (80053d0 <DMA_SetConfig+0x3a0>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d02c      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a32      	ldr	r2, [pc, #200]	; (80053d4 <DMA_SetConfig+0x3a4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d027      	beq.n	800535e <DMA_SetConfig+0x32e>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a31      	ldr	r2, [pc, #196]	; (80053d8 <DMA_SetConfig+0x3a8>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d022      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a2f      	ldr	r2, [pc, #188]	; (80053dc <DMA_SetConfig+0x3ac>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d01d      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a2e      	ldr	r2, [pc, #184]	; (80053e0 <DMA_SetConfig+0x3b0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d018      	beq.n	800535e <DMA_SetConfig+0x32e>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a2c      	ldr	r2, [pc, #176]	; (80053e4 <DMA_SetConfig+0x3b4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a2b      	ldr	r2, [pc, #172]	; (80053e8 <DMA_SetConfig+0x3b8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00e      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a29      	ldr	r2, [pc, #164]	; (80053ec <DMA_SetConfig+0x3bc>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d009      	beq.n	800535e <DMA_SetConfig+0x32e>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a28      	ldr	r2, [pc, #160]	; (80053f0 <DMA_SetConfig+0x3c0>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d004      	beq.n	800535e <DMA_SetConfig+0x32e>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a26      	ldr	r2, [pc, #152]	; (80053f4 <DMA_SetConfig+0x3c4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d101      	bne.n	8005362 <DMA_SetConfig+0x332>
 800535e:	2301      	movs	r3, #1
 8005360:	e000      	b.n	8005364 <DMA_SetConfig+0x334>
 8005362:	2300      	movs	r3, #0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d020      	beq.n	80053aa <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536c:	f003 031f 	and.w	r3, r3, #31
 8005370:	2201      	movs	r2, #1
 8005372:	409a      	lsls	r2, r3
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	2b40      	cmp	r3, #64	; 0x40
 8005386:	d108      	bne.n	800539a <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68ba      	ldr	r2, [r7, #8]
 8005396:	60da      	str	r2, [r3, #12]
}
 8005398:	e007      	b.n	80053aa <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	60da      	str	r2, [r3, #12]
}
 80053aa:	bf00      	nop
 80053ac:	371c      	adds	r7, #28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	48022c08 	.word	0x48022c08
 80053bc:	48022c1c 	.word	0x48022c1c
 80053c0:	48022c30 	.word	0x48022c30
 80053c4:	48022c44 	.word	0x48022c44
 80053c8:	48022c58 	.word	0x48022c58
 80053cc:	48022c6c 	.word	0x48022c6c
 80053d0:	48022c80 	.word	0x48022c80
 80053d4:	48022c94 	.word	0x48022c94
 80053d8:	58025408 	.word	0x58025408
 80053dc:	5802541c 	.word	0x5802541c
 80053e0:	58025430 	.word	0x58025430
 80053e4:	58025444 	.word	0x58025444
 80053e8:	58025458 	.word	0x58025458
 80053ec:	5802546c 	.word	0x5802546c
 80053f0:	58025480 	.word	0x58025480
 80053f4:	58025494 	.word	0x58025494

080053f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b085      	sub	sp, #20
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a42      	ldr	r2, [pc, #264]	; (8005510 <DMA_CalcBaseAndBitshift+0x118>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d04a      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a41      	ldr	r2, [pc, #260]	; (8005514 <DMA_CalcBaseAndBitshift+0x11c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d045      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a3f      	ldr	r2, [pc, #252]	; (8005518 <DMA_CalcBaseAndBitshift+0x120>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d040      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a3e      	ldr	r2, [pc, #248]	; (800551c <DMA_CalcBaseAndBitshift+0x124>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d03b      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a3c      	ldr	r2, [pc, #240]	; (8005520 <DMA_CalcBaseAndBitshift+0x128>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d036      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a3b      	ldr	r2, [pc, #236]	; (8005524 <DMA_CalcBaseAndBitshift+0x12c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d031      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a39      	ldr	r2, [pc, #228]	; (8005528 <DMA_CalcBaseAndBitshift+0x130>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d02c      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a38      	ldr	r2, [pc, #224]	; (800552c <DMA_CalcBaseAndBitshift+0x134>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d027      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a36      	ldr	r2, [pc, #216]	; (8005530 <DMA_CalcBaseAndBitshift+0x138>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d022      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a35      	ldr	r2, [pc, #212]	; (8005534 <DMA_CalcBaseAndBitshift+0x13c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d01d      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a33      	ldr	r2, [pc, #204]	; (8005538 <DMA_CalcBaseAndBitshift+0x140>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d018      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a32      	ldr	r2, [pc, #200]	; (800553c <DMA_CalcBaseAndBitshift+0x144>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d013      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a30      	ldr	r2, [pc, #192]	; (8005540 <DMA_CalcBaseAndBitshift+0x148>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00e      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a2f      	ldr	r2, [pc, #188]	; (8005544 <DMA_CalcBaseAndBitshift+0x14c>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d009      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a2d      	ldr	r2, [pc, #180]	; (8005548 <DMA_CalcBaseAndBitshift+0x150>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <DMA_CalcBaseAndBitshift+0xa8>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a2c      	ldr	r2, [pc, #176]	; (800554c <DMA_CalcBaseAndBitshift+0x154>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d101      	bne.n	80054a4 <DMA_CalcBaseAndBitshift+0xac>
 80054a0:	2301      	movs	r3, #1
 80054a2:	e000      	b.n	80054a6 <DMA_CalcBaseAndBitshift+0xae>
 80054a4:	2300      	movs	r3, #0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d024      	beq.n	80054f4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	3b10      	subs	r3, #16
 80054b2:	4a27      	ldr	r2, [pc, #156]	; (8005550 <DMA_CalcBaseAndBitshift+0x158>)
 80054b4:	fba2 2303 	umull	r2, r3, r2, r3
 80054b8:	091b      	lsrs	r3, r3, #4
 80054ba:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 0307 	and.w	r3, r3, #7
 80054c2:	4a24      	ldr	r2, [pc, #144]	; (8005554 <DMA_CalcBaseAndBitshift+0x15c>)
 80054c4:	5cd3      	ldrb	r3, [r2, r3]
 80054c6:	461a      	mov	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2b03      	cmp	r3, #3
 80054d0:	d908      	bls.n	80054e4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	461a      	mov	r2, r3
 80054d8:	4b1f      	ldr	r3, [pc, #124]	; (8005558 <DMA_CalcBaseAndBitshift+0x160>)
 80054da:	4013      	ands	r3, r2
 80054dc:	1d1a      	adds	r2, r3, #4
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	659a      	str	r2, [r3, #88]	; 0x58
 80054e2:	e00d      	b.n	8005500 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	4b1b      	ldr	r3, [pc, #108]	; (8005558 <DMA_CalcBaseAndBitshift+0x160>)
 80054ec:	4013      	ands	r3, r2
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	6593      	str	r3, [r2, #88]	; 0x58
 80054f2:	e005      	b.n	8005500 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005504:	4618      	mov	r0, r3
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	40020010 	.word	0x40020010
 8005514:	40020028 	.word	0x40020028
 8005518:	40020040 	.word	0x40020040
 800551c:	40020058 	.word	0x40020058
 8005520:	40020070 	.word	0x40020070
 8005524:	40020088 	.word	0x40020088
 8005528:	400200a0 	.word	0x400200a0
 800552c:	400200b8 	.word	0x400200b8
 8005530:	40020410 	.word	0x40020410
 8005534:	40020428 	.word	0x40020428
 8005538:	40020440 	.word	0x40020440
 800553c:	40020458 	.word	0x40020458
 8005540:	40020470 	.word	0x40020470
 8005544:	40020488 	.word	0x40020488
 8005548:	400204a0 	.word	0x400204a0
 800554c:	400204b8 	.word	0x400204b8
 8005550:	aaaaaaab 	.word	0xaaaaaaab
 8005554:	080108d4 	.word	0x080108d4
 8005558:	fffffc00 	.word	0xfffffc00

0800555c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005564:	2300      	movs	r3, #0
 8005566:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d120      	bne.n	80055b2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005574:	2b03      	cmp	r3, #3
 8005576:	d858      	bhi.n	800562a <DMA_CheckFifoParam+0xce>
 8005578:	a201      	add	r2, pc, #4	; (adr r2, 8005580 <DMA_CheckFifoParam+0x24>)
 800557a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557e:	bf00      	nop
 8005580:	08005591 	.word	0x08005591
 8005584:	080055a3 	.word	0x080055a3
 8005588:	08005591 	.word	0x08005591
 800558c:	0800562b 	.word	0x0800562b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005594:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d048      	beq.n	800562e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80055a0:	e045      	b.n	800562e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055aa:	d142      	bne.n	8005632 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80055b0:	e03f      	b.n	8005632 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ba:	d123      	bne.n	8005604 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c0:	2b03      	cmp	r3, #3
 80055c2:	d838      	bhi.n	8005636 <DMA_CheckFifoParam+0xda>
 80055c4:	a201      	add	r2, pc, #4	; (adr r2, 80055cc <DMA_CheckFifoParam+0x70>)
 80055c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ca:	bf00      	nop
 80055cc:	080055dd 	.word	0x080055dd
 80055d0:	080055e3 	.word	0x080055e3
 80055d4:	080055dd 	.word	0x080055dd
 80055d8:	080055f5 	.word	0x080055f5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
        break;
 80055e0:	e030      	b.n	8005644 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d025      	beq.n	800563a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80055f2:	e022      	b.n	800563a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055fc:	d11f      	bne.n	800563e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005602:	e01c      	b.n	800563e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005608:	2b02      	cmp	r3, #2
 800560a:	d902      	bls.n	8005612 <DMA_CheckFifoParam+0xb6>
 800560c:	2b03      	cmp	r3, #3
 800560e:	d003      	beq.n	8005618 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005610:	e018      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	73fb      	strb	r3, [r7, #15]
        break;
 8005616:	e015      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800561c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00e      	beq.n	8005642 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	73fb      	strb	r3, [r7, #15]
    break;
 8005628:	e00b      	b.n	8005642 <DMA_CheckFifoParam+0xe6>
        break;
 800562a:	bf00      	nop
 800562c:	e00a      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        break;
 800562e:	bf00      	nop
 8005630:	e008      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        break;
 8005632:	bf00      	nop
 8005634:	e006      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        break;
 8005636:	bf00      	nop
 8005638:	e004      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        break;
 800563a:	bf00      	nop
 800563c:	e002      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
        break;
 800563e:	bf00      	nop
 8005640:	e000      	b.n	8005644 <DMA_CheckFifoParam+0xe8>
    break;
 8005642:	bf00      	nop
    }
  }

  return status;
 8005644:	7bfb      	ldrb	r3, [r7, #15]
}
 8005646:	4618      	mov	r0, r3
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop

08005654 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a38      	ldr	r2, [pc, #224]	; (8005748 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d022      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a36      	ldr	r2, [pc, #216]	; (800574c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d01d      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a35      	ldr	r2, [pc, #212]	; (8005750 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d018      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a33      	ldr	r2, [pc, #204]	; (8005754 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d013      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a32      	ldr	r2, [pc, #200]	; (8005758 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d00e      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a30      	ldr	r2, [pc, #192]	; (800575c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d009      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a2f      	ldr	r2, [pc, #188]	; (8005760 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d004      	beq.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a2d      	ldr	r2, [pc, #180]	; (8005764 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d101      	bne.n	80056b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80056b2:	2301      	movs	r3, #1
 80056b4:	e000      	b.n	80056b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80056b6:	2300      	movs	r3, #0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d01a      	beq.n	80056f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	3b08      	subs	r3, #8
 80056c4:	4a28      	ldr	r2, [pc, #160]	; (8005768 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80056c6:	fba2 2303 	umull	r2, r3, r2, r3
 80056ca:	091b      	lsrs	r3, r3, #4
 80056cc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	4b26      	ldr	r3, [pc, #152]	; (800576c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80056d2:	4413      	add	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	461a      	mov	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a24      	ldr	r2, [pc, #144]	; (8005770 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80056e0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f003 031f 	and.w	r3, r3, #31
 80056e8:	2201      	movs	r2, #1
 80056ea:	409a      	lsls	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80056f0:	e024      	b.n	800573c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	3b10      	subs	r3, #16
 80056fa:	4a1e      	ldr	r2, [pc, #120]	; (8005774 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80056fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005700:	091b      	lsrs	r3, r3, #4
 8005702:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4a1c      	ldr	r2, [pc, #112]	; (8005778 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d806      	bhi.n	800571a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4a1b      	ldr	r2, [pc, #108]	; (800577c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d902      	bls.n	800571a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3308      	adds	r3, #8
 8005718:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4b18      	ldr	r3, [pc, #96]	; (8005780 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800571e:	4413      	add	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	461a      	mov	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a16      	ldr	r2, [pc, #88]	; (8005784 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800572c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f003 031f 	and.w	r3, r3, #31
 8005734:	2201      	movs	r2, #1
 8005736:	409a      	lsls	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800573c:	bf00      	nop
 800573e:	3714      	adds	r7, #20
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	58025408 	.word	0x58025408
 800574c:	5802541c 	.word	0x5802541c
 8005750:	58025430 	.word	0x58025430
 8005754:	58025444 	.word	0x58025444
 8005758:	58025458 	.word	0x58025458
 800575c:	5802546c 	.word	0x5802546c
 8005760:	58025480 	.word	0x58025480
 8005764:	58025494 	.word	0x58025494
 8005768:	cccccccd 	.word	0xcccccccd
 800576c:	16009600 	.word	0x16009600
 8005770:	58025880 	.word	0x58025880
 8005774:	aaaaaaab 	.word	0xaaaaaaab
 8005778:	400204b8 	.word	0x400204b8
 800577c:	4002040f 	.word	0x4002040f
 8005780:	10008200 	.word	0x10008200
 8005784:	40020880 	.word	0x40020880

08005788 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	b2db      	uxtb	r3, r3
 8005796:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d04a      	beq.n	8005834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d847      	bhi.n	8005834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a25      	ldr	r2, [pc, #148]	; (8005840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d022      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a24      	ldr	r2, [pc, #144]	; (8005844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d01d      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a22      	ldr	r2, [pc, #136]	; (8005848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d018      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a21      	ldr	r2, [pc, #132]	; (800584c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1f      	ldr	r2, [pc, #124]	; (8005850 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00e      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a1e      	ldr	r2, [pc, #120]	; (8005854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d009      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a1c      	ldr	r2, [pc, #112]	; (8005858 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d004      	beq.n	80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1b      	ldr	r2, [pc, #108]	; (800585c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d101      	bne.n	80057f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80057f4:	2301      	movs	r3, #1
 80057f6:	e000      	b.n	80057fa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80057f8:	2300      	movs	r3, #0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	4b17      	ldr	r3, [pc, #92]	; (8005860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	461a      	mov	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a15      	ldr	r2, [pc, #84]	; (8005864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005810:	671a      	str	r2, [r3, #112]	; 0x70
 8005812:	e009      	b.n	8005828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4b14      	ldr	r3, [pc, #80]	; (8005868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005818:	4413      	add	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	461a      	mov	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a11      	ldr	r2, [pc, #68]	; (800586c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005826:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3b01      	subs	r3, #1
 800582c:	2201      	movs	r2, #1
 800582e:	409a      	lsls	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005834:	bf00      	nop
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	58025408 	.word	0x58025408
 8005844:	5802541c 	.word	0x5802541c
 8005848:	58025430 	.word	0x58025430
 800584c:	58025444 	.word	0x58025444
 8005850:	58025458 	.word	0x58025458
 8005854:	5802546c 	.word	0x5802546c
 8005858:	58025480 	.word	0x58025480
 800585c:	58025494 	.word	0x58025494
 8005860:	1600963f 	.word	0x1600963f
 8005864:	58025940 	.word	0x58025940
 8005868:	1000823f 	.word	0x1000823f
 800586c:	40020940 	.word	0x40020940

08005870 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005870:	b480      	push	{r7}
 8005872:	b089      	sub	sp, #36	; 0x24
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800587a:	2300      	movs	r3, #0
 800587c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800587e:	4b89      	ldr	r3, [pc, #548]	; (8005aa4 <HAL_GPIO_Init+0x234>)
 8005880:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005882:	e194      	b.n	8005bae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	2101      	movs	r1, #1
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	4013      	ands	r3, r2
 8005892:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 8186 	beq.w	8005ba8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f003 0303 	and.w	r3, r3, #3
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d005      	beq.n	80058b4 <HAL_GPIO_Init+0x44>
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f003 0303 	and.w	r3, r3, #3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d130      	bne.n	8005916 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	2203      	movs	r2, #3
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	43db      	mvns	r3, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4013      	ands	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	005b      	lsls	r3, r3, #1
 80058d4:	fa02 f303 	lsl.w	r3, r2, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4313      	orrs	r3, r2
 80058dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058ea:	2201      	movs	r2, #1
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	fa02 f303 	lsl.w	r3, r2, r3
 80058f2:	43db      	mvns	r3, r3
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	4013      	ands	r3, r2
 80058f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	091b      	lsrs	r3, r3, #4
 8005900:	f003 0201 	and.w	r2, r3, #1
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	fa02 f303 	lsl.w	r3, r2, r3
 800590a:	69ba      	ldr	r2, [r7, #24]
 800590c:	4313      	orrs	r3, r2
 800590e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	69ba      	ldr	r2, [r7, #24]
 8005914:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	2b03      	cmp	r3, #3
 8005920:	d017      	beq.n	8005952 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	2203      	movs	r2, #3
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	4013      	ands	r3, r2
 8005938:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	fa02 f303 	lsl.w	r3, r2, r3
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	4313      	orrs	r3, r2
 800594a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	2b02      	cmp	r3, #2
 800595c:	d123      	bne.n	80059a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	08da      	lsrs	r2, r3, #3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	3208      	adds	r2, #8
 8005966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800596a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	220f      	movs	r2, #15
 8005976:	fa02 f303 	lsl.w	r3, r2, r3
 800597a:	43db      	mvns	r3, r3
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4013      	ands	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	691a      	ldr	r2, [r3, #16]
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	69ba      	ldr	r2, [r7, #24]
 8005994:	4313      	orrs	r3, r2
 8005996:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	08da      	lsrs	r2, r3, #3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3208      	adds	r2, #8
 80059a0:	69b9      	ldr	r1, [r7, #24]
 80059a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	2203      	movs	r2, #3
 80059b2:	fa02 f303 	lsl.w	r3, r2, r3
 80059b6:	43db      	mvns	r3, r3
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	4013      	ands	r3, r2
 80059bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f003 0203 	and.w	r2, r3, #3
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	69ba      	ldr	r2, [r7, #24]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f000 80e0 	beq.w	8005ba8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059e8:	4b2f      	ldr	r3, [pc, #188]	; (8005aa8 <HAL_GPIO_Init+0x238>)
 80059ea:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80059ee:	4a2e      	ldr	r2, [pc, #184]	; (8005aa8 <HAL_GPIO_Init+0x238>)
 80059f0:	f043 0302 	orr.w	r3, r3, #2
 80059f4:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80059f8:	4b2b      	ldr	r3, [pc, #172]	; (8005aa8 <HAL_GPIO_Init+0x238>)
 80059fa:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	60fb      	str	r3, [r7, #12]
 8005a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a06:	4a29      	ldr	r2, [pc, #164]	; (8005aac <HAL_GPIO_Init+0x23c>)
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	089b      	lsrs	r3, r3, #2
 8005a0c:	3302      	adds	r3, #2
 8005a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	220f      	movs	r2, #15
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	43db      	mvns	r3, r3
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	4013      	ands	r3, r2
 8005a28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a20      	ldr	r2, [pc, #128]	; (8005ab0 <HAL_GPIO_Init+0x240>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d052      	beq.n	8005ad8 <HAL_GPIO_Init+0x268>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a1f      	ldr	r2, [pc, #124]	; (8005ab4 <HAL_GPIO_Init+0x244>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d031      	beq.n	8005a9e <HAL_GPIO_Init+0x22e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a1e      	ldr	r2, [pc, #120]	; (8005ab8 <HAL_GPIO_Init+0x248>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d02b      	beq.n	8005a9a <HAL_GPIO_Init+0x22a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a1d      	ldr	r2, [pc, #116]	; (8005abc <HAL_GPIO_Init+0x24c>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d025      	beq.n	8005a96 <HAL_GPIO_Init+0x226>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a1c      	ldr	r2, [pc, #112]	; (8005ac0 <HAL_GPIO_Init+0x250>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d01f      	beq.n	8005a92 <HAL_GPIO_Init+0x222>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a1b      	ldr	r2, [pc, #108]	; (8005ac4 <HAL_GPIO_Init+0x254>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d019      	beq.n	8005a8e <HAL_GPIO_Init+0x21e>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a1a      	ldr	r2, [pc, #104]	; (8005ac8 <HAL_GPIO_Init+0x258>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <HAL_GPIO_Init+0x21a>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a19      	ldr	r2, [pc, #100]	; (8005acc <HAL_GPIO_Init+0x25c>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00d      	beq.n	8005a86 <HAL_GPIO_Init+0x216>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a18      	ldr	r2, [pc, #96]	; (8005ad0 <HAL_GPIO_Init+0x260>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d007      	beq.n	8005a82 <HAL_GPIO_Init+0x212>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a17      	ldr	r2, [pc, #92]	; (8005ad4 <HAL_GPIO_Init+0x264>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d101      	bne.n	8005a7e <HAL_GPIO_Init+0x20e>
 8005a7a:	2309      	movs	r3, #9
 8005a7c:	e02d      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a7e:	230a      	movs	r3, #10
 8005a80:	e02b      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a82:	2308      	movs	r3, #8
 8005a84:	e029      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a86:	2307      	movs	r3, #7
 8005a88:	e027      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a8a:	2306      	movs	r3, #6
 8005a8c:	e025      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a8e:	2305      	movs	r3, #5
 8005a90:	e023      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a92:	2304      	movs	r3, #4
 8005a94:	e021      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a96:	2303      	movs	r3, #3
 8005a98:	e01f      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	e01d      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e01b      	b.n	8005ada <HAL_GPIO_Init+0x26a>
 8005aa2:	bf00      	nop
 8005aa4:	58000080 	.word	0x58000080
 8005aa8:	58024400 	.word	0x58024400
 8005aac:	58000400 	.word	0x58000400
 8005ab0:	58020000 	.word	0x58020000
 8005ab4:	58020400 	.word	0x58020400
 8005ab8:	58020800 	.word	0x58020800
 8005abc:	58020c00 	.word	0x58020c00
 8005ac0:	58021000 	.word	0x58021000
 8005ac4:	58021400 	.word	0x58021400
 8005ac8:	58021800 	.word	0x58021800
 8005acc:	58021c00 	.word	0x58021c00
 8005ad0:	58022000 	.word	0x58022000
 8005ad4:	58022400 	.word	0x58022400
 8005ad8:	2300      	movs	r3, #0
 8005ada:	69fa      	ldr	r2, [r7, #28]
 8005adc:	f002 0203 	and.w	r2, r2, #3
 8005ae0:	0092      	lsls	r2, r2, #2
 8005ae2:	4093      	lsls	r3, r2
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005aea:	4938      	ldr	r1, [pc, #224]	; (8005bcc <HAL_GPIO_Init+0x35c>)
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	089b      	lsrs	r3, r3, #2
 8005af0:	3302      	adds	r3, #2
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005af8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	43db      	mvns	r3, r3
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	4013      	ands	r3, r2
 8005b08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005b1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005b26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	43db      	mvns	r3, r3
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4013      	ands	r3, r2
 8005b36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005b4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	43db      	mvns	r3, r3
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	4013      	ands	r3, r2
 8005b62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	43db      	mvns	r3, r3
 8005b88:	69ba      	ldr	r2, [r7, #24]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	3301      	adds	r3, #1
 8005bac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f47f ae63 	bne.w	8005884 <HAL_GPIO_Init+0x14>
  }
}
 8005bbe:	bf00      	nop
 8005bc0:	bf00      	nop
 8005bc2:	3724      	adds	r7, #36	; 0x24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	58000400 	.word	0x58000400

08005bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	807b      	strh	r3, [r7, #2]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005be0:	787b      	ldrb	r3, [r7, #1]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005be6:	887a      	ldrh	r2, [r7, #2]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005bec:	e003      	b.n	8005bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005bee:	887b      	ldrh	r3, [r7, #2]
 8005bf0:	041a      	lsls	r2, r3, #16
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	619a      	str	r2, [r3, #24]
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b085      	sub	sp, #20
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005c14:	887a      	ldrh	r2, [r7, #2]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	041a      	lsls	r2, r3, #16
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	43d9      	mvns	r1, r3
 8005c20:	887b      	ldrh	r3, [r7, #2]
 8005c22:	400b      	ands	r3, r1
 8005c24:	431a      	orrs	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	619a      	str	r2, [r3, #24]
}
 8005c2a:	bf00      	nop
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
	...

08005c38 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005c40:	4b29      	ldr	r3, [pc, #164]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	2b06      	cmp	r3, #6
 8005c4a:	d00a      	beq.n	8005c62 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005c4c:	4b26      	ldr	r3, [pc, #152]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d001      	beq.n	8005c5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e040      	b.n	8005ce0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	e03e      	b.n	8005ce0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005c62:	4b21      	ldr	r3, [pc, #132]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005c6a:	491f      	ldr	r1, [pc, #124]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005c72:	f7fb fd19 	bl	80016a8 <HAL_GetTick>
 8005c76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c78:	e009      	b.n	8005c8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005c7a:	f7fb fd15 	bl	80016a8 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c88:	d901      	bls.n	8005c8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e028      	b.n	8005ce0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c8e:	4b16      	ldr	r3, [pc, #88]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c9a:	d1ee      	bne.n	8005c7a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b1e      	cmp	r3, #30
 8005ca0:	d008      	beq.n	8005cb4 <HAL_PWREx_ConfigSupply+0x7c>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b2e      	cmp	r3, #46	; 0x2e
 8005ca6:	d005      	beq.n	8005cb4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b1d      	cmp	r3, #29
 8005cac:	d002      	beq.n	8005cb4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b2d      	cmp	r3, #45	; 0x2d
 8005cb2:	d114      	bne.n	8005cde <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005cb4:	f7fb fcf8 	bl	80016a8 <HAL_GetTick>
 8005cb8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005cba:	e009      	b.n	8005cd0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005cbc:	f7fb fcf4 	bl	80016a8 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cca:	d901      	bls.n	8005cd0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e007      	b.n	8005ce0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005cd0:	4b05      	ldr	r3, [pc, #20]	; (8005ce8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cdc:	d1ee      	bne.n	8005cbc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	58024800 	.word	0x58024800

08005cec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08c      	sub	sp, #48	; 0x30
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d102      	bne.n	8005d00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	f000 bc1f 	b.w	800653e <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80b3 	beq.w	8005e74 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d0e:	4b95      	ldr	r3, [pc, #596]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d18:	4b92      	ldr	r3, [pc, #584]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d20:	2b10      	cmp	r3, #16
 8005d22:	d007      	beq.n	8005d34 <HAL_RCC_OscConfig+0x48>
 8005d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d26:	2b18      	cmp	r3, #24
 8005d28:	d112      	bne.n	8005d50 <HAL_RCC_OscConfig+0x64>
 8005d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2c:	f003 0303 	and.w	r3, r3, #3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d10d      	bne.n	8005d50 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d34:	4b8b      	ldr	r3, [pc, #556]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 8098 	beq.w	8005e72 <HAL_RCC_OscConfig+0x186>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f040 8093 	bne.w	8005e72 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e3f6      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d58:	d106      	bne.n	8005d68 <HAL_RCC_OscConfig+0x7c>
 8005d5a:	4b82      	ldr	r3, [pc, #520]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a81      	ldr	r2, [pc, #516]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d64:	6013      	str	r3, [r2, #0]
 8005d66:	e058      	b.n	8005e1a <HAL_RCC_OscConfig+0x12e>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d112      	bne.n	8005d96 <HAL_RCC_OscConfig+0xaa>
 8005d70:	4b7c      	ldr	r3, [pc, #496]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a7b      	ldr	r2, [pc, #492]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d7a:	6013      	str	r3, [r2, #0]
 8005d7c:	4b79      	ldr	r3, [pc, #484]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a78      	ldr	r2, [pc, #480]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	4b76      	ldr	r3, [pc, #472]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a75      	ldr	r2, [pc, #468]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d92:	6013      	str	r3, [r2, #0]
 8005d94:	e041      	b.n	8005e1a <HAL_RCC_OscConfig+0x12e>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d9e:	d112      	bne.n	8005dc6 <HAL_RCC_OscConfig+0xda>
 8005da0:	4b70      	ldr	r3, [pc, #448]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a6f      	ldr	r2, [pc, #444]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005da6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	4b6d      	ldr	r3, [pc, #436]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a6c      	ldr	r2, [pc, #432]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005db2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005db6:	6013      	str	r3, [r2, #0]
 8005db8:	4b6a      	ldr	r3, [pc, #424]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a69      	ldr	r2, [pc, #420]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	e029      	b.n	8005e1a <HAL_RCC_OscConfig+0x12e>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8005dce:	d112      	bne.n	8005df6 <HAL_RCC_OscConfig+0x10a>
 8005dd0:	4b64      	ldr	r3, [pc, #400]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a63      	ldr	r2, [pc, #396]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dda:	6013      	str	r3, [r2, #0]
 8005ddc:	4b61      	ldr	r3, [pc, #388]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a60      	ldr	r2, [pc, #384]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	4b5e      	ldr	r3, [pc, #376]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a5d      	ldr	r2, [pc, #372]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005df2:	6013      	str	r3, [r2, #0]
 8005df4:	e011      	b.n	8005e1a <HAL_RCC_OscConfig+0x12e>
 8005df6:	4b5b      	ldr	r3, [pc, #364]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a5a      	ldr	r2, [pc, #360]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	4b58      	ldr	r3, [pc, #352]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a57      	ldr	r2, [pc, #348]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	4b55      	ldr	r3, [pc, #340]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a54      	ldr	r2, [pc, #336]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005e18:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d013      	beq.n	8005e4a <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e22:	f7fb fc41 	bl	80016a8 <HAL_GetTick>
 8005e26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e2a:	f7fb fc3d 	bl	80016a8 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b64      	cmp	r3, #100	; 0x64
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e380      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e3c:	4b49      	ldr	r3, [pc, #292]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0f0      	beq.n	8005e2a <HAL_RCC_OscConfig+0x13e>
 8005e48:	e014      	b.n	8005e74 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e4a:	f7fb fc2d 	bl	80016a8 <HAL_GetTick>
 8005e4e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e50:	e008      	b.n	8005e64 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e52:	f7fb fc29 	bl	80016a8 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	2b64      	cmp	r3, #100	; 0x64
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e36c      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e64:	4b3f      	ldr	r3, [pc, #252]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1f0      	bne.n	8005e52 <HAL_RCC_OscConfig+0x166>
 8005e70:	e000      	b.n	8005e74 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e72:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 808c 	beq.w	8005f9a <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e82:	4b38      	ldr	r3, [pc, #224]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e8a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e8c:	4b35      	ldr	r3, [pc, #212]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e90:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d007      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x1bc>
 8005e98:	6a3b      	ldr	r3, [r7, #32]
 8005e9a:	2b18      	cmp	r3, #24
 8005e9c:	d137      	bne.n	8005f0e <HAL_RCC_OscConfig+0x222>
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d132      	bne.n	8005f0e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ea8:	4b2e      	ldr	r3, [pc, #184]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d005      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x1d4>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d101      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e33e      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005ec0:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f023 0219 	bic.w	r2, r3, #25
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	4925      	ldr	r1, [pc, #148]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed2:	f7fb fbe9 	bl	80016a8 <HAL_GetTick>
 8005ed6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ed8:	e008      	b.n	8005eec <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eda:	f7fb fbe5 	bl	80016a8 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d901      	bls.n	8005eec <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	e328      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005eec:	4b1d      	ldr	r3, [pc, #116]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0f0      	beq.n	8005eda <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ef8:	4b1a      	ldr	r3, [pc, #104]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	061b      	lsls	r3, r3, #24
 8005f06:	4917      	ldr	r1, [pc, #92]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f0c:	e045      	b.n	8005f9a <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d028      	beq.n	8005f68 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f16:	4b13      	ldr	r3, [pc, #76]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f023 0219 	bic.w	r2, r3, #25
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	4910      	ldr	r1, [pc, #64]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f28:	f7fb fbbe 	bl	80016a8 <HAL_GetTick>
 8005f2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f30:	f7fb fbba 	bl	80016a8 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e2fd      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f42:	4b08      	ldr	r3, [pc, #32]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0f0      	beq.n	8005f30 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f4e:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	061b      	lsls	r3, r3, #24
 8005f5c:	4901      	ldr	r1, [pc, #4]	; (8005f64 <HAL_RCC_OscConfig+0x278>)
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	604b      	str	r3, [r1, #4]
 8005f62:	e01a      	b.n	8005f9a <HAL_RCC_OscConfig+0x2ae>
 8005f64:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f68:	4b97      	ldr	r3, [pc, #604]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a96      	ldr	r2, [pc, #600]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005f6e:	f023 0301 	bic.w	r3, r3, #1
 8005f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f74:	f7fb fb98 	bl	80016a8 <HAL_GetTick>
 8005f78:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f7c:	f7fb fb94 	bl	80016a8 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e2d7      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f8e:	4b8e      	ldr	r3, [pc, #568]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0304 	and.w	r3, r3, #4
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1f0      	bne.n	8005f7c <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0310 	and.w	r3, r3, #16
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d06a      	beq.n	800607c <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fa6:	4b88      	ldr	r3, [pc, #544]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005fae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005fb0:	4b85      	ldr	r3, [pc, #532]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d007      	beq.n	8005fcc <HAL_RCC_OscConfig+0x2e0>
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	2b18      	cmp	r3, #24
 8005fc0:	d11b      	bne.n	8005ffa <HAL_RCC_OscConfig+0x30e>
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f003 0303 	and.w	r3, r3, #3
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d116      	bne.n	8005ffa <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005fcc:	4b7e      	ldr	r3, [pc, #504]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d005      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x2f8>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	2b80      	cmp	r3, #128	; 0x80
 8005fde:	d001      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e2ac      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005fe4:	4b78      	ldr	r3, [pc, #480]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a1b      	ldr	r3, [r3, #32]
 8005ff0:	061b      	lsls	r3, r3, #24
 8005ff2:	4975      	ldr	r1, [pc, #468]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ff8:	e040      	b.n	800607c <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	69db      	ldr	r3, [r3, #28]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d023      	beq.n	800604a <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006002:	4b71      	ldr	r3, [pc, #452]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a70      	ldr	r2, [pc, #448]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800600c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800600e:	f7fb fb4b 	bl	80016a8 <HAL_GetTick>
 8006012:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006014:	e008      	b.n	8006028 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006016:	f7fb fb47 	bl	80016a8 <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	2b02      	cmp	r3, #2
 8006022:	d901      	bls.n	8006028 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e28a      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006028:	4b67      	ldr	r3, [pc, #412]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0f0      	beq.n	8006016 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006034:	4b64      	ldr	r3, [pc, #400]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	061b      	lsls	r3, r3, #24
 8006042:	4961      	ldr	r1, [pc, #388]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006044:	4313      	orrs	r3, r2
 8006046:	60cb      	str	r3, [r1, #12]
 8006048:	e018      	b.n	800607c <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800604a:	4b5f      	ldr	r3, [pc, #380]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a5e      	ldr	r2, [pc, #376]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006056:	f7fb fb27 	bl	80016a8 <HAL_GetTick>
 800605a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800605e:	f7fb fb23 	bl	80016a8 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e266      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006070:	4b55      	ldr	r3, [pc, #340]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1f0      	bne.n	800605e <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b00      	cmp	r3, #0
 8006086:	d036      	beq.n	80060f6 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d019      	beq.n	80060c4 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006090:	4b4d      	ldr	r3, [pc, #308]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006094:	4a4c      	ldr	r2, [pc, #304]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609c:	f7fb fb04 	bl	80016a8 <HAL_GetTick>
 80060a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80060a2:	e008      	b.n	80060b6 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060a4:	f7fb fb00 	bl	80016a8 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e243      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80060b6:	4b44      	ldr	r3, [pc, #272]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80060b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0f0      	beq.n	80060a4 <HAL_RCC_OscConfig+0x3b8>
 80060c2:	e018      	b.n	80060f6 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060c4:	4b40      	ldr	r3, [pc, #256]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80060c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060c8:	4a3f      	ldr	r2, [pc, #252]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80060ca:	f023 0301 	bic.w	r3, r3, #1
 80060ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d0:	f7fb faea 	bl	80016a8 <HAL_GetTick>
 80060d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80060d6:	e008      	b.n	80060ea <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060d8:	f7fb fae6 	bl	80016a8 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e229      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80060ea:	4b37      	ldr	r3, [pc, #220]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80060ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1f0      	bne.n	80060d8 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0320 	and.w	r3, r3, #32
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d036      	beq.n	8006170 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d019      	beq.n	800613e <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800610a:	4b2f      	ldr	r3, [pc, #188]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a2e      	ldr	r2, [pc, #184]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006110:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006114:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006116:	f7fb fac7 	bl	80016a8 <HAL_GetTick>
 800611a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800611c:	e008      	b.n	8006130 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800611e:	f7fb fac3 	bl	80016a8 <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	2b02      	cmp	r3, #2
 800612a:	d901      	bls.n	8006130 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e206      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006130:	4b25      	ldr	r3, [pc, #148]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d0f0      	beq.n	800611e <HAL_RCC_OscConfig+0x432>
 800613c:	e018      	b.n	8006170 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800613e:	4b22      	ldr	r3, [pc, #136]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a21      	ldr	r2, [pc, #132]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006144:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006148:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800614a:	f7fb faad 	bl	80016a8 <HAL_GetTick>
 800614e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006150:	e008      	b.n	8006164 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006152:	f7fb faa9 	bl	80016a8 <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	2b02      	cmp	r3, #2
 800615e:	d901      	bls.n	8006164 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8006160:	2303      	movs	r3, #3
 8006162:	e1ec      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006164:	4b18      	ldr	r3, [pc, #96]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d1f0      	bne.n	8006152 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0304 	and.w	r3, r3, #4
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 80af 	beq.w	80062dc <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800617e:	4b13      	ldr	r3, [pc, #76]	; (80061cc <HAL_RCC_OscConfig+0x4e0>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a12      	ldr	r2, [pc, #72]	; (80061cc <HAL_RCC_OscConfig+0x4e0>)
 8006184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006188:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800618a:	f7fb fa8d 	bl	80016a8 <HAL_GetTick>
 800618e:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006190:	e008      	b.n	80061a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006192:	f7fb fa89 	bl	80016a8 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b64      	cmp	r3, #100	; 0x64
 800619e:	d901      	bls.n	80061a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	e1cc      	b.n	800653e <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061a4:	4b09      	ldr	r3, [pc, #36]	; (80061cc <HAL_RCC_OscConfig+0x4e0>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0f0      	beq.n	8006192 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d10b      	bne.n	80061d0 <HAL_RCC_OscConfig+0x4e4>
 80061b8:	4b03      	ldr	r3, [pc, #12]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061bc:	4a02      	ldr	r2, [pc, #8]	; (80061c8 <HAL_RCC_OscConfig+0x4dc>)
 80061be:	f043 0301 	orr.w	r3, r3, #1
 80061c2:	6713      	str	r3, [r2, #112]	; 0x70
 80061c4:	e05b      	b.n	800627e <HAL_RCC_OscConfig+0x592>
 80061c6:	bf00      	nop
 80061c8:	58024400 	.word	0x58024400
 80061cc:	58024800 	.word	0x58024800
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d112      	bne.n	80061fe <HAL_RCC_OscConfig+0x512>
 80061d8:	4b9d      	ldr	r3, [pc, #628]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061dc:	4a9c      	ldr	r2, [pc, #624]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061de:	f023 0301 	bic.w	r3, r3, #1
 80061e2:	6713      	str	r3, [r2, #112]	; 0x70
 80061e4:	4b9a      	ldr	r3, [pc, #616]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e8:	4a99      	ldr	r2, [pc, #612]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061ee:	6713      	str	r3, [r2, #112]	; 0x70
 80061f0:	4b97      	ldr	r3, [pc, #604]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f4:	4a96      	ldr	r2, [pc, #600]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80061f6:	f023 0304 	bic.w	r3, r3, #4
 80061fa:	6713      	str	r3, [r2, #112]	; 0x70
 80061fc:	e03f      	b.n	800627e <HAL_RCC_OscConfig+0x592>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	2b05      	cmp	r3, #5
 8006204:	d112      	bne.n	800622c <HAL_RCC_OscConfig+0x540>
 8006206:	4b92      	ldr	r3, [pc, #584]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800620a:	4a91      	ldr	r2, [pc, #580]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800620c:	f043 0304 	orr.w	r3, r3, #4
 8006210:	6713      	str	r3, [r2, #112]	; 0x70
 8006212:	4b8f      	ldr	r3, [pc, #572]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006216:	4a8e      	ldr	r2, [pc, #568]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800621c:	6713      	str	r3, [r2, #112]	; 0x70
 800621e:	4b8c      	ldr	r3, [pc, #560]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006222:	4a8b      	ldr	r2, [pc, #556]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006224:	f043 0301 	orr.w	r3, r3, #1
 8006228:	6713      	str	r3, [r2, #112]	; 0x70
 800622a:	e028      	b.n	800627e <HAL_RCC_OscConfig+0x592>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	2b85      	cmp	r3, #133	; 0x85
 8006232:	d112      	bne.n	800625a <HAL_RCC_OscConfig+0x56e>
 8006234:	4b86      	ldr	r3, [pc, #536]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006238:	4a85      	ldr	r2, [pc, #532]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800623a:	f043 0304 	orr.w	r3, r3, #4
 800623e:	6713      	str	r3, [r2, #112]	; 0x70
 8006240:	4b83      	ldr	r3, [pc, #524]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006244:	4a82      	ldr	r2, [pc, #520]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800624a:	6713      	str	r3, [r2, #112]	; 0x70
 800624c:	4b80      	ldr	r3, [pc, #512]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006250:	4a7f      	ldr	r2, [pc, #508]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	6713      	str	r3, [r2, #112]	; 0x70
 8006258:	e011      	b.n	800627e <HAL_RCC_OscConfig+0x592>
 800625a:	4b7d      	ldr	r3, [pc, #500]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800625c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800625e:	4a7c      	ldr	r2, [pc, #496]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006260:	f023 0301 	bic.w	r3, r3, #1
 8006264:	6713      	str	r3, [r2, #112]	; 0x70
 8006266:	4b7a      	ldr	r3, [pc, #488]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800626a:	4a79      	ldr	r2, [pc, #484]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800626c:	f023 0304 	bic.w	r3, r3, #4
 8006270:	6713      	str	r3, [r2, #112]	; 0x70
 8006272:	4b77      	ldr	r3, [pc, #476]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006276:	4a76      	ldr	r2, [pc, #472]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006278:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800627c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d015      	beq.n	80062b2 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006286:	f7fb fa0f 	bl	80016a8 <HAL_GetTick>
 800628a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800628c:	e00a      	b.n	80062a4 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800628e:	f7fb fa0b 	bl	80016a8 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	f241 3288 	movw	r2, #5000	; 0x1388
 800629c:	4293      	cmp	r3, r2
 800629e:	d901      	bls.n	80062a4 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e14c      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062a4:	4b6a      	ldr	r3, [pc, #424]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80062a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0ee      	beq.n	800628e <HAL_RCC_OscConfig+0x5a2>
 80062b0:	e014      	b.n	80062dc <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062b2:	f7fb f9f9 	bl	80016a8 <HAL_GetTick>
 80062b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062b8:	e00a      	b.n	80062d0 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ba:	f7fb f9f5 	bl	80016a8 <HAL_GetTick>
 80062be:	4602      	mov	r2, r0
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d901      	bls.n	80062d0 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e136      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062d0:	4b5f      	ldr	r3, [pc, #380]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80062d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d4:	f003 0302 	and.w	r3, r3, #2
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1ee      	bne.n	80062ba <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 812b 	beq.w	800653c <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80062e6:	4b5a      	ldr	r3, [pc, #360]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80062e8:	691b      	ldr	r3, [r3, #16]
 80062ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062ee:	2b18      	cmp	r3, #24
 80062f0:	f000 80bb 	beq.w	800646a <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	f040 8095 	bne.w	8006428 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062fe:	4b54      	ldr	r3, [pc, #336]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a53      	ldr	r2, [pc, #332]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006304:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006308:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800630a:	f7fb f9cd 	bl	80016a8 <HAL_GetTick>
 800630e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006310:	e008      	b.n	8006324 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006312:	f7fb f9c9 	bl	80016a8 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	2b02      	cmp	r3, #2
 800631e:	d901      	bls.n	8006324 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e10c      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006324:	4b4a      	ldr	r3, [pc, #296]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1f0      	bne.n	8006312 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006330:	4b47      	ldr	r3, [pc, #284]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006332:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006334:	4b47      	ldr	r3, [pc, #284]	; (8006454 <HAL_RCC_OscConfig+0x768>)
 8006336:	4013      	ands	r3, r2
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006340:	0112      	lsls	r2, r2, #4
 8006342:	430a      	orrs	r2, r1
 8006344:	4942      	ldr	r1, [pc, #264]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006346:	4313      	orrs	r3, r2
 8006348:	628b      	str	r3, [r1, #40]	; 0x28
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634e:	3b01      	subs	r3, #1
 8006350:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006358:	3b01      	subs	r3, #1
 800635a:	025b      	lsls	r3, r3, #9
 800635c:	b29b      	uxth	r3, r3
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	3b01      	subs	r3, #1
 8006366:	041b      	lsls	r3, r3, #16
 8006368:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800636c:	431a      	orrs	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006372:	3b01      	subs	r3, #1
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800637a:	4935      	ldr	r1, [pc, #212]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800637c:	4313      	orrs	r3, r2
 800637e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006380:	4b33      	ldr	r3, [pc, #204]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006384:	4a32      	ldr	r2, [pc, #200]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 8006386:	f023 0301 	bic.w	r3, r3, #1
 800638a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800638c:	4b30      	ldr	r3, [pc, #192]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800638e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006390:	4b31      	ldr	r3, [pc, #196]	; (8006458 <HAL_RCC_OscConfig+0x76c>)
 8006392:	4013      	ands	r3, r2
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006398:	00d2      	lsls	r2, r2, #3
 800639a:	492d      	ldr	r1, [pc, #180]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800639c:	4313      	orrs	r3, r2
 800639e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80063a0:	4b2b      	ldr	r3, [pc, #172]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	f023 020c 	bic.w	r2, r3, #12
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ac:	4928      	ldr	r1, [pc, #160]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80063b2:	4b27      	ldr	r3, [pc, #156]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b6:	f023 0202 	bic.w	r2, r3, #2
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063be:	4924      	ldr	r1, [pc, #144]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063c4:	4b22      	ldr	r3, [pc, #136]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c8:	4a21      	ldr	r2, [pc, #132]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d0:	4b1f      	ldr	r3, [pc, #124]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d4:	4a1e      	ldr	r2, [pc, #120]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063da:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80063dc:	4b1c      	ldr	r3, [pc, #112]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e0:	4a1b      	ldr	r2, [pc, #108]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80063e8:	4b19      	ldr	r3, [pc, #100]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ec:	4a18      	ldr	r2, [pc, #96]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063ee:	f043 0301 	orr.w	r3, r3, #1
 80063f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063f4:	4b16      	ldr	r3, [pc, #88]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a15      	ldr	r2, [pc, #84]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 80063fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006400:	f7fb f952 	bl	80016a8 <HAL_GetTick>
 8006404:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006408:	f7fb f94e 	bl	80016a8 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b02      	cmp	r3, #2
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e091      	b.n	800653e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800641a:	4b0d      	ldr	r3, [pc, #52]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d0f0      	beq.n	8006408 <HAL_RCC_OscConfig+0x71c>
 8006426:	e089      	b.n	800653c <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006428:	4b09      	ldr	r3, [pc, #36]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a08      	ldr	r2, [pc, #32]	; (8006450 <HAL_RCC_OscConfig+0x764>)
 800642e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006434:	f7fb f938 	bl	80016a8 <HAL_GetTick>
 8006438:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800643a:	e00f      	b.n	800645c <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800643c:	f7fb f934 	bl	80016a8 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b02      	cmp	r3, #2
 8006448:	d908      	bls.n	800645c <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e077      	b.n	800653e <HAL_RCC_OscConfig+0x852>
 800644e:	bf00      	nop
 8006450:	58024400 	.word	0x58024400
 8006454:	fffffc0c 	.word	0xfffffc0c
 8006458:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800645c:	4b3a      	ldr	r3, [pc, #232]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d1e9      	bne.n	800643c <HAL_RCC_OscConfig+0x750>
 8006468:	e068      	b.n	800653c <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800646a:	4b37      	ldr	r3, [pc, #220]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 800646c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800646e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006470:	4b35      	ldr	r3, [pc, #212]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 8006472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006474:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647a:	2b01      	cmp	r3, #1
 800647c:	d031      	beq.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	f003 0203 	and.w	r2, r3, #3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006488:	429a      	cmp	r2, r3
 800648a:	d12a      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	091b      	lsrs	r3, r3, #4
 8006490:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006498:	429a      	cmp	r2, r3
 800649a:	d122      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d11a      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	0a5b      	lsrs	r3, r3, #9
 80064b0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064b8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d111      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	0c1b      	lsrs	r3, r3, #16
 80064c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d108      	bne.n	80064e2 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	0e1b      	lsrs	r3, r3, #24
 80064d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064de:	429a      	cmp	r2, r3
 80064e0:	d001      	beq.n	80064e6 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e02b      	b.n	800653e <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80064e6:	4b18      	ldr	r3, [pc, #96]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 80064e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ea:	08db      	lsrs	r3, r3, #3
 80064ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064f0:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d01f      	beq.n	800653c <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80064fc:	4b12      	ldr	r3, [pc, #72]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 80064fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006500:	4a11      	ldr	r2, [pc, #68]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 8006502:	f023 0301 	bic.w	r3, r3, #1
 8006506:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006508:	f7fb f8ce 	bl	80016a8 <HAL_GetTick>
 800650c:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800650e:	bf00      	nop
 8006510:	f7fb f8ca 	bl	80016a8 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	4293      	cmp	r3, r2
 800651a:	d0f9      	beq.n	8006510 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800651c:	4b0a      	ldr	r3, [pc, #40]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 800651e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006520:	4b0a      	ldr	r3, [pc, #40]	; (800654c <HAL_RCC_OscConfig+0x860>)
 8006522:	4013      	ands	r3, r2
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006528:	00d2      	lsls	r2, r2, #3
 800652a:	4907      	ldr	r1, [pc, #28]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 800652c:	4313      	orrs	r3, r2
 800652e:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006530:	4b05      	ldr	r3, [pc, #20]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	4a04      	ldr	r2, [pc, #16]	; (8006548 <HAL_RCC_OscConfig+0x85c>)
 8006536:	f043 0301 	orr.w	r3, r3, #1
 800653a:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3730      	adds	r7, #48	; 0x30
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	58024400 	.word	0x58024400
 800654c:	ffff0007 	.word	0xffff0007

08006550 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e19c      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006564:	4b8a      	ldr	r3, [pc, #552]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 030f 	and.w	r3, r3, #15
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	429a      	cmp	r2, r3
 8006570:	d910      	bls.n	8006594 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006572:	4b87      	ldr	r3, [pc, #540]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f023 020f 	bic.w	r2, r3, #15
 800657a:	4985      	ldr	r1, [pc, #532]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	4313      	orrs	r3, r2
 8006580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006582:	4b83      	ldr	r3, [pc, #524]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 030f 	and.w	r3, r3, #15
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	429a      	cmp	r2, r3
 800658e:	d001      	beq.n	8006594 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e184      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0304 	and.w	r3, r3, #4
 800659c:	2b00      	cmp	r3, #0
 800659e:	d010      	beq.n	80065c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	4b7b      	ldr	r3, [pc, #492]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d908      	bls.n	80065c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80065b0:	4b78      	ldr	r3, [pc, #480]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065b2:	699b      	ldr	r3, [r3, #24]
 80065b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	4975      	ldr	r1, [pc, #468]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0308 	and.w	r3, r3, #8
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d010      	beq.n	80065f0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	695a      	ldr	r2, [r3, #20]
 80065d2:	4b70      	ldr	r3, [pc, #448]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065da:	429a      	cmp	r2, r3
 80065dc:	d908      	bls.n	80065f0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80065de:	4b6d      	ldr	r3, [pc, #436]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	496a      	ldr	r1, [pc, #424]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d010      	beq.n	800661e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	699a      	ldr	r2, [r3, #24]
 8006600:	4b64      	ldr	r3, [pc, #400]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006608:	429a      	cmp	r2, r3
 800660a:	d908      	bls.n	800661e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800660c:	4b61      	ldr	r3, [pc, #388]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800660e:	69db      	ldr	r3, [r3, #28]
 8006610:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	495e      	ldr	r1, [pc, #376]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800661a:	4313      	orrs	r3, r2
 800661c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0320 	and.w	r3, r3, #32
 8006626:	2b00      	cmp	r3, #0
 8006628:	d010      	beq.n	800664c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69da      	ldr	r2, [r3, #28]
 800662e:	4b59      	ldr	r3, [pc, #356]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006636:	429a      	cmp	r2, r3
 8006638:	d908      	bls.n	800664c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800663a:	4b56      	ldr	r3, [pc, #344]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	4953      	ldr	r1, [pc, #332]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006648:	4313      	orrs	r3, r2
 800664a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b00      	cmp	r3, #0
 8006656:	d010      	beq.n	800667a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68da      	ldr	r2, [r3, #12]
 800665c:	4b4d      	ldr	r3, [pc, #308]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	f003 030f 	and.w	r3, r3, #15
 8006664:	429a      	cmp	r2, r3
 8006666:	d908      	bls.n	800667a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006668:	4b4a      	ldr	r3, [pc, #296]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	f023 020f 	bic.w	r2, r3, #15
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	4947      	ldr	r1, [pc, #284]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006676:	4313      	orrs	r3, r2
 8006678:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	d055      	beq.n	8006732 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006686:	4b43      	ldr	r3, [pc, #268]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	4940      	ldr	r1, [pc, #256]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006694:	4313      	orrs	r3, r2
 8006696:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b02      	cmp	r3, #2
 800669e:	d107      	bne.n	80066b0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066a0:	4b3c      	ldr	r3, [pc, #240]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d121      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e0f6      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	2b03      	cmp	r3, #3
 80066b6:	d107      	bne.n	80066c8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066b8:	4b36      	ldr	r3, [pc, #216]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d115      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e0ea      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d107      	bne.n	80066e0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80066d0:	4b30      	ldr	r3, [pc, #192]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d109      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e0de      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80066e0:	4b2c      	ldr	r3, [pc, #176]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0304 	and.w	r3, r3, #4
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e0d6      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80066f0:	4b28      	ldr	r3, [pc, #160]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	f023 0207 	bic.w	r2, r3, #7
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4925      	ldr	r1, [pc, #148]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006702:	f7fa ffd1 	bl	80016a8 <HAL_GetTick>
 8006706:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006708:	e00a      	b.n	8006720 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800670a:	f7fa ffcd 	bl	80016a8 <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	f241 3288 	movw	r2, #5000	; 0x1388
 8006718:	4293      	cmp	r3, r2
 800671a:	d901      	bls.n	8006720 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e0be      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006720:	4b1c      	ldr	r3, [pc, #112]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	429a      	cmp	r2, r3
 8006730:	d1eb      	bne.n	800670a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d010      	beq.n	8006760 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	4b14      	ldr	r3, [pc, #80]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	f003 030f 	and.w	r3, r3, #15
 800674a:	429a      	cmp	r2, r3
 800674c:	d208      	bcs.n	8006760 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800674e:	4b11      	ldr	r3, [pc, #68]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f023 020f 	bic.w	r2, r3, #15
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	490e      	ldr	r1, [pc, #56]	; (8006794 <HAL_RCC_ClockConfig+0x244>)
 800675c:	4313      	orrs	r3, r2
 800675e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006760:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 030f 	and.w	r3, r3, #15
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d214      	bcs.n	8006798 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800676e:	4b08      	ldr	r3, [pc, #32]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f023 020f 	bic.w	r2, r3, #15
 8006776:	4906      	ldr	r1, [pc, #24]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	4313      	orrs	r3, r2
 800677c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800677e:	4b04      	ldr	r3, [pc, #16]	; (8006790 <HAL_RCC_ClockConfig+0x240>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 030f 	and.w	r3, r3, #15
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	429a      	cmp	r2, r3
 800678a:	d005      	beq.n	8006798 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e086      	b.n	800689e <HAL_RCC_ClockConfig+0x34e>
 8006790:	52002000 	.word	0x52002000
 8006794:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0304 	and.w	r3, r3, #4
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d010      	beq.n	80067c6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691a      	ldr	r2, [r3, #16]
 80067a8:	4b3f      	ldr	r3, [pc, #252]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d208      	bcs.n	80067c6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80067b4:	4b3c      	ldr	r3, [pc, #240]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	4939      	ldr	r1, [pc, #228]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d010      	beq.n	80067f4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	695a      	ldr	r2, [r3, #20]
 80067d6:	4b34      	ldr	r3, [pc, #208]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067de:	429a      	cmp	r2, r3
 80067e0:	d208      	bcs.n	80067f4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80067e2:	4b31      	ldr	r3, [pc, #196]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	492e      	ldr	r1, [pc, #184]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0310 	and.w	r3, r3, #16
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d010      	beq.n	8006822 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	699a      	ldr	r2, [r3, #24]
 8006804:	4b28      	ldr	r3, [pc, #160]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800680c:	429a      	cmp	r2, r3
 800680e:	d208      	bcs.n	8006822 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006810:	4b25      	ldr	r3, [pc, #148]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006812:	69db      	ldr	r3, [r3, #28]
 8006814:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	699b      	ldr	r3, [r3, #24]
 800681c:	4922      	ldr	r1, [pc, #136]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 800681e:	4313      	orrs	r3, r2
 8006820:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b00      	cmp	r3, #0
 800682c:	d010      	beq.n	8006850 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69da      	ldr	r2, [r3, #28]
 8006832:	4b1d      	ldr	r3, [pc, #116]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800683a:	429a      	cmp	r2, r3
 800683c:	d208      	bcs.n	8006850 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800683e:	4b1a      	ldr	r3, [pc, #104]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	4917      	ldr	r1, [pc, #92]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 800684c:	4313      	orrs	r3, r2
 800684e:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8006850:	f000 f834 	bl	80068bc <HAL_RCC_GetSysClockFreq>
 8006854:	4602      	mov	r2, r0
 8006856:	4b14      	ldr	r3, [pc, #80]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	0a1b      	lsrs	r3, r3, #8
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	4912      	ldr	r1, [pc, #72]	; (80068ac <HAL_RCC_ClockConfig+0x35c>)
 8006862:	5ccb      	ldrb	r3, [r1, r3]
 8006864:	f003 031f 	and.w	r3, r3, #31
 8006868:	fa22 f303 	lsr.w	r3, r2, r3
 800686c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800686e:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <HAL_RCC_ClockConfig+0x358>)
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	4a0d      	ldr	r2, [pc, #52]	; (80068ac <HAL_RCC_ClockConfig+0x35c>)
 8006878:	5cd3      	ldrb	r3, [r2, r3]
 800687a:	f003 031f 	and.w	r3, r3, #31
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	fa22 f303 	lsr.w	r3, r2, r3
 8006884:	4a0a      	ldr	r2, [pc, #40]	; (80068b0 <HAL_RCC_ClockConfig+0x360>)
 8006886:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006888:	4a0a      	ldr	r2, [pc, #40]	; (80068b4 <HAL_RCC_ClockConfig+0x364>)
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800688e:	4b0a      	ldr	r3, [pc, #40]	; (80068b8 <HAL_RCC_ClockConfig+0x368>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4618      	mov	r0, r3
 8006894:	f7fa fd82 	bl	800139c <HAL_InitTick>
 8006898:	4603      	mov	r3, r0
 800689a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800689c:	7bfb      	ldrb	r3, [r7, #15]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3718      	adds	r7, #24
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	58024400 	.word	0x58024400
 80068ac:	080108c4 	.word	0x080108c4
 80068b0:	24000008 	.word	0x24000008
 80068b4:	24000004 	.word	0x24000004
 80068b8:	2400000c 	.word	0x2400000c

080068bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068bc:	b480      	push	{r7}
 80068be:	b089      	sub	sp, #36	; 0x24
 80068c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068c2:	4bb3      	ldr	r3, [pc, #716]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068ca:	2b18      	cmp	r3, #24
 80068cc:	f200 8155 	bhi.w	8006b7a <HAL_RCC_GetSysClockFreq+0x2be>
 80068d0:	a201      	add	r2, pc, #4	; (adr r2, 80068d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80068d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068d6:	bf00      	nop
 80068d8:	0800693d 	.word	0x0800693d
 80068dc:	08006b7b 	.word	0x08006b7b
 80068e0:	08006b7b 	.word	0x08006b7b
 80068e4:	08006b7b 	.word	0x08006b7b
 80068e8:	08006b7b 	.word	0x08006b7b
 80068ec:	08006b7b 	.word	0x08006b7b
 80068f0:	08006b7b 	.word	0x08006b7b
 80068f4:	08006b7b 	.word	0x08006b7b
 80068f8:	08006963 	.word	0x08006963
 80068fc:	08006b7b 	.word	0x08006b7b
 8006900:	08006b7b 	.word	0x08006b7b
 8006904:	08006b7b 	.word	0x08006b7b
 8006908:	08006b7b 	.word	0x08006b7b
 800690c:	08006b7b 	.word	0x08006b7b
 8006910:	08006b7b 	.word	0x08006b7b
 8006914:	08006b7b 	.word	0x08006b7b
 8006918:	08006969 	.word	0x08006969
 800691c:	08006b7b 	.word	0x08006b7b
 8006920:	08006b7b 	.word	0x08006b7b
 8006924:	08006b7b 	.word	0x08006b7b
 8006928:	08006b7b 	.word	0x08006b7b
 800692c:	08006b7b 	.word	0x08006b7b
 8006930:	08006b7b 	.word	0x08006b7b
 8006934:	08006b7b 	.word	0x08006b7b
 8006938:	0800696f 	.word	0x0800696f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800693c:	4b94      	ldr	r3, [pc, #592]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0320 	and.w	r3, r3, #32
 8006944:	2b00      	cmp	r3, #0
 8006946:	d009      	beq.n	800695c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006948:	4b91      	ldr	r3, [pc, #580]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	08db      	lsrs	r3, r3, #3
 800694e:	f003 0303 	and.w	r3, r3, #3
 8006952:	4a90      	ldr	r2, [pc, #576]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006954:	fa22 f303 	lsr.w	r3, r2, r3
 8006958:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800695a:	e111      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800695c:	4b8d      	ldr	r3, [pc, #564]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800695e:	61bb      	str	r3, [r7, #24]
      break;
 8006960:	e10e      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006962:	4b8d      	ldr	r3, [pc, #564]	; (8006b98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006964:	61bb      	str	r3, [r7, #24]
      break;
 8006966:	e10b      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006968:	4b8c      	ldr	r3, [pc, #560]	; (8006b9c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800696a:	61bb      	str	r3, [r7, #24]
      break;
 800696c:	e108      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800696e:	4b88      	ldr	r3, [pc, #544]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006972:	f003 0303 	and.w	r3, r3, #3
 8006976:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006978:	4b85      	ldr	r3, [pc, #532]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800697a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697c:	091b      	lsrs	r3, r3, #4
 800697e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006982:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006984:	4b82      	ldr	r3, [pc, #520]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800698e:	4b80      	ldr	r3, [pc, #512]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006992:	08db      	lsrs	r3, r3, #3
 8006994:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	fb02 f303 	mul.w	r3, r2, r3
 800699e:	ee07 3a90 	vmov	s15, r3
 80069a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069a6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 80e1 	beq.w	8006b74 <HAL_RCC_GetSysClockFreq+0x2b8>
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	f000 8083 	beq.w	8006ac0 <HAL_RCC_GetSysClockFreq+0x204>
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2b02      	cmp	r3, #2
 80069be:	f200 80a1 	bhi.w	8006b04 <HAL_RCC_GetSysClockFreq+0x248>
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d003      	beq.n	80069d0 <HAL_RCC_GetSysClockFreq+0x114>
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d056      	beq.n	8006a7c <HAL_RCC_GetSysClockFreq+0x1c0>
 80069ce:	e099      	b.n	8006b04 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069d0:	4b6f      	ldr	r3, [pc, #444]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0320 	and.w	r3, r3, #32
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d02d      	beq.n	8006a38 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069dc:	4b6c      	ldr	r3, [pc, #432]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	08db      	lsrs	r3, r3, #3
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	4a6b      	ldr	r2, [pc, #428]	; (8006b94 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069e8:	fa22 f303 	lsr.w	r3, r2, r3
 80069ec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	ee07 3a90 	vmov	s15, r3
 80069f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	ee07 3a90 	vmov	s15, r3
 80069fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a06:	4b62      	ldr	r3, [pc, #392]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a0e:	ee07 3a90 	vmov	s15, r3
 8006a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a16:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a1a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006ba0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a32:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006a36:	e087      	b.n	8006b48 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	ee07 3a90 	vmov	s15, r3
 8006a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a42:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006ba4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a4a:	4b51      	ldr	r3, [pc, #324]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a52:	ee07 3a90 	vmov	s15, r3
 8006a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a5e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006ba0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006a7a:	e065      	b.n	8006b48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a86:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006ba8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a8e:	4b40      	ldr	r3, [pc, #256]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a96:	ee07 3a90 	vmov	s15, r3
 8006a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006aa2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006ba0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006abe:	e043      	b.n	8006b48 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	ee07 3a90 	vmov	s15, r3
 8006ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aca:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006bac <HAL_RCC_GetSysClockFreq+0x2f0>
 8006ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ad2:	4b2f      	ldr	r3, [pc, #188]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ada:	ee07 3a90 	vmov	s15, r3
 8006ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ae2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ae6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006ba0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006af2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006afe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b02:	e021      	b.n	8006b48 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006ba8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b16:	4b1e      	ldr	r3, [pc, #120]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1e:	ee07 3a90 	vmov	s15, r3
 8006b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b26:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b2a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006ba0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b46:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006b48:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	0a5b      	lsrs	r3, r3, #9
 8006b4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b52:	3301      	adds	r3, #1
 8006b54:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	ee07 3a90 	vmov	s15, r3
 8006b5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006b60:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b6c:	ee17 3a90 	vmov	r3, s15
 8006b70:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006b72:	e005      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	61bb      	str	r3, [r7, #24]
      break;
 8006b78:	e002      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006b7a:	4b07      	ldr	r3, [pc, #28]	; (8006b98 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006b7c:	61bb      	str	r3, [r7, #24]
      break;
 8006b7e:	bf00      	nop
  }

  return sysclockfreq;
 8006b80:	69bb      	ldr	r3, [r7, #24]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3724      	adds	r7, #36	; 0x24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	58024400 	.word	0x58024400
 8006b94:	03d09000 	.word	0x03d09000
 8006b98:	003d0900 	.word	0x003d0900
 8006b9c:	007a1200 	.word	0x007a1200
 8006ba0:	46000000 	.word	0x46000000
 8006ba4:	4c742400 	.word	0x4c742400
 8006ba8:	4a742400 	.word	0x4a742400
 8006bac:	4af42400 	.word	0x4af42400

08006bb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8006bb6:	f7ff fe81 	bl	80068bc <HAL_RCC_GetSysClockFreq>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	4b10      	ldr	r3, [pc, #64]	; (8006c00 <HAL_RCC_GetHCLKFreq+0x50>)
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	0a1b      	lsrs	r3, r3, #8
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	490f      	ldr	r1, [pc, #60]	; (8006c04 <HAL_RCC_GetHCLKFreq+0x54>)
 8006bc8:	5ccb      	ldrb	r3, [r1, r3]
 8006bca:	f003 031f 	and.w	r3, r3, #31
 8006bce:	fa22 f303 	lsr.w	r3, r2, r3
 8006bd2:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006bd4:	4b0a      	ldr	r3, [pc, #40]	; (8006c00 <HAL_RCC_GetHCLKFreq+0x50>)
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	f003 030f 	and.w	r3, r3, #15
 8006bdc:	4a09      	ldr	r2, [pc, #36]	; (8006c04 <HAL_RCC_GetHCLKFreq+0x54>)
 8006bde:	5cd3      	ldrb	r3, [r2, r3]
 8006be0:	f003 031f 	and.w	r3, r3, #31
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bea:	4a07      	ldr	r2, [pc, #28]	; (8006c08 <HAL_RCC_GetHCLKFreq+0x58>)
 8006bec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006bee:	4a07      	ldr	r2, [pc, #28]	; (8006c0c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006bf4:	4b04      	ldr	r3, [pc, #16]	; (8006c08 <HAL_RCC_GetHCLKFreq+0x58>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	58024400 	.word	0x58024400
 8006c04:	080108c4 	.word	0x080108c4
 8006c08:	24000008 	.word	0x24000008
 8006c0c:	24000004 	.word	0x24000004

08006c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8006c14:	f7ff ffcc 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	4b06      	ldr	r3, [pc, #24]	; (8006c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	091b      	lsrs	r3, r3, #4
 8006c20:	f003 0307 	and.w	r3, r3, #7
 8006c24:	4904      	ldr	r1, [pc, #16]	; (8006c38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c26:	5ccb      	ldrb	r3, [r1, r3]
 8006c28:	f003 031f 	and.w	r3, r3, #31
 8006c2c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	58024400 	.word	0x58024400
 8006c38:	080108c4 	.word	0x080108c4

08006c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8006c40:	f7ff ffb6 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8006c44:	4602      	mov	r2, r0
 8006c46:	4b06      	ldr	r3, [pc, #24]	; (8006c60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	0a1b      	lsrs	r3, r3, #8
 8006c4c:	f003 0307 	and.w	r3, r3, #7
 8006c50:	4904      	ldr	r1, [pc, #16]	; (8006c64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c52:	5ccb      	ldrb	r3, [r1, r3]
 8006c54:	f003 031f 	and.w	r3, r3, #31
 8006c58:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	58024400 	.word	0x58024400
 8006c64:	080108c4 	.word	0x080108c4

08006c68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	223f      	movs	r2, #63	; 0x3f
 8006c76:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c78:	4b1a      	ldr	r3, [pc, #104]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	f003 0207 	and.w	r2, r3, #7
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8006c84:	4b17      	ldr	r3, [pc, #92]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8006c90:	4b14      	ldr	r3, [pc, #80]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006c92:	699b      	ldr	r3, [r3, #24]
 8006c94:	f003 020f 	and.w	r2, r3, #15
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8006c9c:	4b11      	ldr	r3, [pc, #68]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8006ca8:	4b0e      	ldr	r3, [pc, #56]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8006cb4:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006cb6:	69db      	ldr	r3, [r3, #28]
 8006cb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8006cc0:	4b08      	ldr	r3, [pc, #32]	; (8006ce4 <HAL_RCC_GetClockConfig+0x7c>)
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ccc:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <HAL_RCC_GetClockConfig+0x80>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 020f 	and.w	r2, r3, #15
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	601a      	str	r2, [r3, #0]
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr
 8006ce4:	58024400 	.word	0x58024400
 8006ce8:	52002000 	.word	0x52002000

08006cec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf0:	b0c8      	sub	sp, #288	; 0x120
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cfe:	2300      	movs	r3, #0
 8006d00:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8006d10:	2500      	movs	r5, #0
 8006d12:	ea54 0305 	orrs.w	r3, r4, r5
 8006d16:	d049      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006d18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d1e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d22:	d02f      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006d24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d28:	d828      	bhi.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d2e:	d01a      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d34:	d822      	bhi.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d003      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006d3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d3e:	d007      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006d40:	e01c      	b.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d42:	4ba7      	ldr	r3, [pc, #668]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d46:	4aa6      	ldr	r2, [pc, #664]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d4c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d4e:	e01a      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d54:	3308      	adds	r3, #8
 8006d56:	2102      	movs	r1, #2
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f002 fa6d 	bl	8009238 <RCCEx_PLL2_Config>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d64:	e00f      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d6a:	3328      	adds	r3, #40	; 0x28
 8006d6c:	2102      	movs	r1, #2
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f002 fb14 	bl	800939c <RCCEx_PLL3_Config>
 8006d74:	4603      	mov	r3, r0
 8006d76:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d7a:	e004      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8006d82:	e000      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d86:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10a      	bne.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006d8e:	4b94      	ldr	r3, [pc, #592]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d92:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8006d96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d9c:	4a90      	ldr	r2, [pc, #576]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	6513      	str	r3, [r2, #80]	; 0x50
 8006da2:	e003      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006da8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006dac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8006db8:	f04f 0900 	mov.w	r9, #0
 8006dbc:	ea58 0309 	orrs.w	r3, r8, r9
 8006dc0:	d047      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006dc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc8:	2b04      	cmp	r3, #4
 8006dca:	d82a      	bhi.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006dcc:	a201      	add	r2, pc, #4	; (adr r2, 8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd2:	bf00      	nop
 8006dd4:	08006de9 	.word	0x08006de9
 8006dd8:	08006df7 	.word	0x08006df7
 8006ddc:	08006e0d 	.word	0x08006e0d
 8006de0:	08006e2b 	.word	0x08006e2b
 8006de4:	08006e2b 	.word	0x08006e2b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006de8:	4b7d      	ldr	r3, [pc, #500]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dec:	4a7c      	ldr	r2, [pc, #496]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006dee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006df2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006df4:	e01a      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006df6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f002 fa1a 	bl	8009238 <RCCEx_PLL2_Config>
 8006e04:	4603      	mov	r3, r0
 8006e06:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e0a:	e00f      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e10:	3328      	adds	r3, #40	; 0x28
 8006e12:	2100      	movs	r1, #0
 8006e14:	4618      	mov	r0, r3
 8006e16:	f002 fac1 	bl	800939c <RCCEx_PLL3_Config>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e20:	e004      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8006e28:	e000      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e34:	4b6a      	ldr	r3, [pc, #424]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e38:	f023 0107 	bic.w	r1, r3, #7
 8006e3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e42:	4a67      	ldr	r2, [pc, #412]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e44:	430b      	orrs	r3, r1
 8006e46:	6513      	str	r3, [r2, #80]	; 0x50
 8006e48:	e003      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e4a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006e4e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006e52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8006e5e:	f04f 0b00 	mov.w	fp, #0
 8006e62:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e66:	d054      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8006e68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e6e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006e72:	d036      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8006e74:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006e78:	d82f      	bhi.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e7e:	d032      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e84:	d829      	bhi.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e86:	2bc0      	cmp	r3, #192	; 0xc0
 8006e88:	d02f      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8006e8a:	2bc0      	cmp	r3, #192	; 0xc0
 8006e8c:	d825      	bhi.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e8e:	2b80      	cmp	r3, #128	; 0x80
 8006e90:	d018      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8006e92:	2b80      	cmp	r3, #128	; 0x80
 8006e94:	d821      	bhi.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8006e9a:	2b40      	cmp	r3, #64	; 0x40
 8006e9c:	d007      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8006e9e:	e01c      	b.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ea0:	4b4f      	ldr	r3, [pc, #316]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea4:	4a4e      	ldr	r2, [pc, #312]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eaa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006eac:	e01e      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f002 f9be 	bl	8009238 <RCCEx_PLL2_Config>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006ec2:	e013      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ec4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ec8:	3328      	adds	r3, #40	; 0x28
 8006eca:	2100      	movs	r1, #0
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f002 fa65 	bl	800939c <RCCEx_PLL3_Config>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006ed8:	e008      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8006ee0:	e004      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8006ee2:	bf00      	nop
 8006ee4:	e002      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8006ee6:	bf00      	nop
 8006ee8:	e000      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8006eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d10a      	bne.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8006ef4:	4b3a      	ldr	r3, [pc, #232]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ef8:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8006efc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f02:	4a37      	ldr	r2, [pc, #220]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f04:	430b      	orrs	r3, r1
 8006f06:	6513      	str	r3, [r2, #80]	; 0x50
 8006f08:	e003      	b.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f0a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006f0e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8006f12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1a:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8006f1e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006f22:	2300      	movs	r3, #0
 8006f24:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006f28:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	d05c      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8006f32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f38:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8006f3c:	d03b      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006f3e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8006f42:	d834      	bhi.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f48:	d037      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8006f4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f4e:	d82e      	bhi.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006f50:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006f54:	d033      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f56:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006f5a:	d828      	bhi.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f60:	d01a      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8006f62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f66:	d822      	bhi.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8006f6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f70:	d007      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006f72:	e01c      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f74:	4b1a      	ldr	r3, [pc, #104]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f78:	4a19      	ldr	r2, [pc, #100]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006f80:	e01e      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f86:	3308      	adds	r3, #8
 8006f88:	2100      	movs	r1, #0
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f002 f954 	bl	8009238 <RCCEx_PLL2_Config>
 8006f90:	4603      	mov	r3, r0
 8006f92:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006f96:	e013      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f9c:	3328      	adds	r3, #40	; 0x28
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f002 f9fb 	bl	800939c <RCCEx_PLL3_Config>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006fac:	e008      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8006fb4:	e004      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8006fb6:	bf00      	nop
 8006fb8:	e002      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8006fba:	bf00      	nop
 8006fbc:	e000      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8006fbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fc0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10d      	bne.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8006fc8:	4b05      	ldr	r3, [pc, #20]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fcc:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8006fd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd6:	4a02      	ldr	r2, [pc, #8]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006fd8:	430b      	orrs	r3, r1
 8006fda:	6513      	str	r3, [r2, #80]	; 0x50
 8006fdc:	e006      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x300>
 8006fde:	bf00      	nop
 8006fe0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fe4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8006fe8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8006ff8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007002:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8007006:	460b      	mov	r3, r1
 8007008:	4313      	orrs	r3, r2
 800700a:	d03a      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800700c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007012:	2b30      	cmp	r3, #48	; 0x30
 8007014:	d01f      	beq.n	8007056 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8007016:	2b30      	cmp	r3, #48	; 0x30
 8007018:	d819      	bhi.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x362>
 800701a:	2b20      	cmp	r3, #32
 800701c:	d00c      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800701e:	2b20      	cmp	r3, #32
 8007020:	d815      	bhi.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d019      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8007026:	2b10      	cmp	r3, #16
 8007028:	d111      	bne.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800702a:	4bae      	ldr	r3, [pc, #696]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800702c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702e:	4aad      	ldr	r2, [pc, #692]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007034:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007036:	e011      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007038:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800703c:	3308      	adds	r3, #8
 800703e:	2102      	movs	r1, #2
 8007040:	4618      	mov	r0, r3
 8007042:	f002 f8f9 	bl	8009238 <RCCEx_PLL2_Config>
 8007046:	4603      	mov	r3, r0
 8007048:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800704c:	e006      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007054:	e002      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8007056:	bf00      	nop
 8007058:	e000      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800705a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800705c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10a      	bne.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007064:	4b9f      	ldr	r3, [pc, #636]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007068:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800706c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007072:	4a9c      	ldr	r2, [pc, #624]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007074:	430b      	orrs	r3, r1
 8007076:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007078:	e003      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800707a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800707e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007082:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800708e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007092:	2300      	movs	r3, #0
 8007094:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007098:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800709c:	460b      	mov	r3, r1
 800709e:	4313      	orrs	r3, r2
 80070a0:	d051      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80070a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80070a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80070a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070ac:	d035      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80070ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80070b2:	d82e      	bhi.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80070b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80070b8:	d031      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x432>
 80070ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80070be:	d828      	bhi.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80070c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070c4:	d01a      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x410>
 80070c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ca:	d822      	bhi.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80070d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d4:	d007      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80070d6:	e01c      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070d8:	4b82      	ldr	r3, [pc, #520]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070dc:	4a81      	ldr	r2, [pc, #516]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80070e4:	e01c      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80070ea:	3308      	adds	r3, #8
 80070ec:	2100      	movs	r1, #0
 80070ee:	4618      	mov	r0, r3
 80070f0:	f002 f8a2 	bl	8009238 <RCCEx_PLL2_Config>
 80070f4:	4603      	mov	r3, r0
 80070f6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80070fa:	e011      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007100:	3328      	adds	r3, #40	; 0x28
 8007102:	2100      	movs	r1, #0
 8007104:	4618      	mov	r0, r3
 8007106:	f002 f949 	bl	800939c <RCCEx_PLL3_Config>
 800710a:	4603      	mov	r3, r0
 800710c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007110:	e006      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007118:	e002      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800711a:	bf00      	nop
 800711c:	e000      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800711e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007120:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007128:	4b6e      	ldr	r3, [pc, #440]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800712a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800712c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8007130:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007134:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007136:	4a6b      	ldr	r2, [pc, #428]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007138:	430b      	orrs	r3, r1
 800713a:	6513      	str	r3, [r2, #80]	; 0x50
 800713c:	e003      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800713e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007142:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007146:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8007152:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007156:	2300      	movs	r3, #0
 8007158:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800715c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8007160:	460b      	mov	r3, r1
 8007162:	4313      	orrs	r3, r2
 8007164:	d053      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007166:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800716a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800716c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007170:	d033      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8007172:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007176:	d82c      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8007178:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800717c:	d02f      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800717e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007182:	d826      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8007184:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007188:	d02b      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800718a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800718e:	d820      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8007190:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007194:	d012      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8007196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800719a:	d81a      	bhi.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800719c:	2b00      	cmp	r3, #0
 800719e:	d022      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 80071a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071a4:	d115      	bne.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071aa:	3308      	adds	r3, #8
 80071ac:	2101      	movs	r1, #1
 80071ae:	4618      	mov	r0, r3
 80071b0:	f002 f842 	bl	8009238 <RCCEx_PLL2_Config>
 80071b4:	4603      	mov	r3, r0
 80071b6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80071ba:	e015      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071c0:	3328      	adds	r3, #40	; 0x28
 80071c2:	2101      	movs	r1, #1
 80071c4:	4618      	mov	r0, r3
 80071c6:	f002 f8e9 	bl	800939c <RCCEx_PLL3_Config>
 80071ca:	4603      	mov	r3, r0
 80071cc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80071d0:	e00a      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80071d8:	e006      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80071da:	bf00      	nop
 80071dc:	e004      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80071de:	bf00      	nop
 80071e0:	e002      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80071e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10a      	bne.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80071f0:	4b3c      	ldr	r3, [pc, #240]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80071f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071f4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80071f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071fe:	4a39      	ldr	r2, [pc, #228]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007200:	430b      	orrs	r3, r1
 8007202:	6513      	str	r3, [r2, #80]	; 0x50
 8007204:	e003      	b.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007206:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800720a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800720e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007216:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800721a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800721e:	2300      	movs	r3, #0
 8007220:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007224:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8007228:	460b      	mov	r3, r1
 800722a:	4313      	orrs	r3, r2
 800722c:	d060      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800722e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007232:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007236:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800723a:	d039      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 800723c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8007240:	d832      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8007242:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007246:	d035      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800724c:	d82c      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800724e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007252:	d031      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007258:	d826      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800725a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800725e:	d02d      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007260:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007264:	d820      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8007266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800726a:	d012      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800726c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007270:	d81a      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8007272:	2b00      	cmp	r3, #0
 8007274:	d024      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007276:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800727a:	d115      	bne.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800727c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007280:	3308      	adds	r3, #8
 8007282:	2101      	movs	r1, #1
 8007284:	4618      	mov	r0, r3
 8007286:	f001 ffd7 	bl	8009238 <RCCEx_PLL2_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007290:	e017      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007292:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007296:	3328      	adds	r3, #40	; 0x28
 8007298:	2101      	movs	r1, #1
 800729a:	4618      	mov	r0, r3
 800729c:	f002 f87e 	bl	800939c <RCCEx_PLL3_Config>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072a6:	e00c      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80072ae:	e008      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072b0:	bf00      	nop
 80072b2:	e006      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072b4:	bf00      	nop
 80072b6:	e004      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072b8:	bf00      	nop
 80072ba:	e002      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072bc:	bf00      	nop
 80072be:	e000      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072c2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10e      	bne.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80072ca:	4b06      	ldr	r3, [pc, #24]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80072cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ce:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80072d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80072da:	4a02      	ldr	r2, [pc, #8]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80072dc:	430b      	orrs	r3, r1
 80072de:	6593      	str	r3, [r2, #88]	; 0x58
 80072e0:	e006      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80072e2:	bf00      	nop
 80072e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80072ec:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80072f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80072fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007300:	2300      	movs	r3, #0
 8007302:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007306:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800730a:	460b      	mov	r3, r1
 800730c:	4313      	orrs	r3, r2
 800730e:	d037      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007310:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800731a:	d00e      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800731c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007320:	d816      	bhi.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007322:	2b00      	cmp	r3, #0
 8007324:	d018      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800732a:	d111      	bne.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800732c:	4bc4      	ldr	r3, [pc, #784]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800732e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007330:	4ac3      	ldr	r2, [pc, #780]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007332:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007336:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007338:	e00f      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800733a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800733e:	3308      	adds	r3, #8
 8007340:	2101      	movs	r1, #1
 8007342:	4618      	mov	r0, r3
 8007344:	f001 ff78 	bl	8009238 <RCCEx_PLL2_Config>
 8007348:	4603      	mov	r3, r0
 800734a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800734e:	e004      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007356:	e000      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800735a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800735e:	2b00      	cmp	r3, #0
 8007360:	d10a      	bne.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007362:	4bb7      	ldr	r3, [pc, #732]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007366:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800736a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800736e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007370:	4ab3      	ldr	r2, [pc, #716]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007372:	430b      	orrs	r3, r1
 8007374:	6513      	str	r3, [r2, #80]	; 0x50
 8007376:	e003      	b.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007378:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800737c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007380:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800738c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007390:	2300      	movs	r3, #0
 8007392:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007396:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800739a:	460b      	mov	r3, r1
 800739c:	4313      	orrs	r3, r2
 800739e:	d039      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80073a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d81c      	bhi.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80073aa:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080073ed 	.word	0x080073ed
 80073b4:	080073c1 	.word	0x080073c1
 80073b8:	080073cf 	.word	0x080073cf
 80073bc:	080073ed 	.word	0x080073ed
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073c0:	4b9f      	ldr	r3, [pc, #636]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c4:	4a9e      	ldr	r2, [pc, #632]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80073cc:	e00f      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073d2:	3308      	adds	r3, #8
 80073d4:	2102      	movs	r1, #2
 80073d6:	4618      	mov	r0, r3
 80073d8:	f001 ff2e 	bl	8009238 <RCCEx_PLL2_Config>
 80073dc:	4603      	mov	r3, r0
 80073de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80073e2:	e004      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80073ea:	e000      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80073ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10a      	bne.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80073f6:	4b92      	ldr	r3, [pc, #584]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073fa:	f023 0103 	bic.w	r1, r3, #3
 80073fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007404:	4a8e      	ldr	r2, [pc, #568]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007406:	430b      	orrs	r3, r1
 8007408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800740a:	e003      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800740c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007410:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007414:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8007420:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007424:	2300      	movs	r3, #0
 8007426:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800742a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800742e:	460b      	mov	r3, r1
 8007430:	4313      	orrs	r3, r2
 8007432:	f000 8099 	beq.w	8007568 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007436:	4b83      	ldr	r3, [pc, #524]	; (8007644 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a82      	ldr	r2, [pc, #520]	; (8007644 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800743c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007440:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007442:	f7fa f931 	bl	80016a8 <HAL_GetTick>
 8007446:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800744a:	e00b      	b.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800744c:	f7fa f92c 	bl	80016a8 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	2b64      	cmp	r3, #100	; 0x64
 800745a:	d903      	bls.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007462:	e005      	b.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007464:	4b77      	ldr	r3, [pc, #476]	; (8007644 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800746c:	2b00      	cmp	r3, #0
 800746e:	d0ed      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007470:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007474:	2b00      	cmp	r3, #0
 8007476:	d173      	bne.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007478:	4b71      	ldr	r3, [pc, #452]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800747a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800747c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007480:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007484:	4053      	eors	r3, r2
 8007486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800748a:	2b00      	cmp	r3, #0
 800748c:	d015      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800748e:	4b6c      	ldr	r3, [pc, #432]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007496:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800749a:	4b69      	ldr	r3, [pc, #420]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800749c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749e:	4a68      	ldr	r2, [pc, #416]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074a6:	4b66      	ldr	r3, [pc, #408]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074aa:	4a65      	ldr	r2, [pc, #404]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074b0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80074b2:	4a63      	ldr	r2, [pc, #396]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074b8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80074ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80074c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c6:	d118      	bne.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c8:	f7fa f8ee 	bl	80016a8 <HAL_GetTick>
 80074cc:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074d0:	e00d      	b.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074d2:	f7fa f8e9 	bl	80016a8 <HAL_GetTick>
 80074d6:	4602      	mov	r2, r0
 80074d8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80074dc:	1ad2      	subs	r2, r2, r3
 80074de:	f241 3388 	movw	r3, #5000	; 0x1388
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d903      	bls.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 80074ec:	e005      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074ee:	4b54      	ldr	r3, [pc, #336]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d0eb      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80074fa:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d129      	bne.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007502:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007506:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800750a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800750e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007512:	d10e      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007514:	4b4a      	ldr	r3, [pc, #296]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800751c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007520:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007524:	091a      	lsrs	r2, r3, #4
 8007526:	4b48      	ldr	r3, [pc, #288]	; (8007648 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007528:	4013      	ands	r3, r2
 800752a:	4a45      	ldr	r2, [pc, #276]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800752c:	430b      	orrs	r3, r1
 800752e:	6113      	str	r3, [r2, #16]
 8007530:	e005      	b.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007532:	4b43      	ldr	r3, [pc, #268]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	4a42      	ldr	r2, [pc, #264]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007538:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800753c:	6113      	str	r3, [r2, #16]
 800753e:	4b40      	ldr	r3, [pc, #256]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007540:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007542:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007546:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800754a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800754e:	4a3c      	ldr	r2, [pc, #240]	; (8007640 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007550:	430b      	orrs	r3, r1
 8007552:	6713      	str	r3, [r2, #112]	; 0x70
 8007554:	e008      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007556:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800755a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 800755e:	e003      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007560:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007564:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007568:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800756c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007570:	f002 0301 	and.w	r3, r2, #1
 8007574:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007578:	2300      	movs	r3, #0
 800757a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800757e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007582:	460b      	mov	r3, r1
 8007584:	4313      	orrs	r3, r2
 8007586:	f000 8090 	beq.w	80076aa <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800758a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800758e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007592:	2b28      	cmp	r3, #40	; 0x28
 8007594:	d870      	bhi.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007596:	a201      	add	r2, pc, #4	; (adr r2, 800759c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759c:	08007681 	.word	0x08007681
 80075a0:	08007679 	.word	0x08007679
 80075a4:	08007679 	.word	0x08007679
 80075a8:	08007679 	.word	0x08007679
 80075ac:	08007679 	.word	0x08007679
 80075b0:	08007679 	.word	0x08007679
 80075b4:	08007679 	.word	0x08007679
 80075b8:	08007679 	.word	0x08007679
 80075bc:	0800764d 	.word	0x0800764d
 80075c0:	08007679 	.word	0x08007679
 80075c4:	08007679 	.word	0x08007679
 80075c8:	08007679 	.word	0x08007679
 80075cc:	08007679 	.word	0x08007679
 80075d0:	08007679 	.word	0x08007679
 80075d4:	08007679 	.word	0x08007679
 80075d8:	08007679 	.word	0x08007679
 80075dc:	08007663 	.word	0x08007663
 80075e0:	08007679 	.word	0x08007679
 80075e4:	08007679 	.word	0x08007679
 80075e8:	08007679 	.word	0x08007679
 80075ec:	08007679 	.word	0x08007679
 80075f0:	08007679 	.word	0x08007679
 80075f4:	08007679 	.word	0x08007679
 80075f8:	08007679 	.word	0x08007679
 80075fc:	08007681 	.word	0x08007681
 8007600:	08007679 	.word	0x08007679
 8007604:	08007679 	.word	0x08007679
 8007608:	08007679 	.word	0x08007679
 800760c:	08007679 	.word	0x08007679
 8007610:	08007679 	.word	0x08007679
 8007614:	08007679 	.word	0x08007679
 8007618:	08007679 	.word	0x08007679
 800761c:	08007681 	.word	0x08007681
 8007620:	08007679 	.word	0x08007679
 8007624:	08007679 	.word	0x08007679
 8007628:	08007679 	.word	0x08007679
 800762c:	08007679 	.word	0x08007679
 8007630:	08007679 	.word	0x08007679
 8007634:	08007679 	.word	0x08007679
 8007638:	08007679 	.word	0x08007679
 800763c:	08007681 	.word	0x08007681
 8007640:	58024400 	.word	0x58024400
 8007644:	58024800 	.word	0x58024800
 8007648:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800764c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007650:	3308      	adds	r3, #8
 8007652:	2101      	movs	r1, #1
 8007654:	4618      	mov	r0, r3
 8007656:	f001 fdef 	bl	8009238 <RCCEx_PLL2_Config>
 800765a:	4603      	mov	r3, r0
 800765c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007660:	e00f      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007662:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007666:	3328      	adds	r3, #40	; 0x28
 8007668:	2101      	movs	r1, #1
 800766a:	4618      	mov	r0, r3
 800766c:	f001 fe96 	bl	800939c <RCCEx_PLL3_Config>
 8007670:	4603      	mov	r3, r0
 8007672:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007676:	e004      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800767e:	e000      	b.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007680:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007682:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10b      	bne.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800768a:	4bc0      	ldr	r3, [pc, #768]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800768c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800768e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8007692:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007696:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800769a:	4abc      	ldr	r2, [pc, #752]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800769c:	430b      	orrs	r3, r1
 800769e:	6553      	str	r3, [r2, #84]	; 0x54
 80076a0:	e003      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80076a6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80076aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b2:	f002 0302 	and.w	r3, r2, #2
 80076b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80076ba:	2300      	movs	r3, #0
 80076bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80076c0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80076c4:	460b      	mov	r3, r1
 80076c6:	4313      	orrs	r3, r2
 80076c8:	d043      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80076ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076d2:	2b05      	cmp	r3, #5
 80076d4:	d824      	bhi.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80076d6:	a201      	add	r2, pc, #4	; (adr r2, 80076dc <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80076d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076dc:	08007729 	.word	0x08007729
 80076e0:	080076f5 	.word	0x080076f5
 80076e4:	0800770b 	.word	0x0800770b
 80076e8:	08007729 	.word	0x08007729
 80076ec:	08007729 	.word	0x08007729
 80076f0:	08007729 	.word	0x08007729
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076f8:	3308      	adds	r3, #8
 80076fa:	2101      	movs	r1, #1
 80076fc:	4618      	mov	r0, r3
 80076fe:	f001 fd9b 	bl	8009238 <RCCEx_PLL2_Config>
 8007702:	4603      	mov	r3, r0
 8007704:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007708:	e00f      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800770a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800770e:	3328      	adds	r3, #40	; 0x28
 8007710:	2101      	movs	r1, #1
 8007712:	4618      	mov	r0, r3
 8007714:	f001 fe42 	bl	800939c <RCCEx_PLL3_Config>
 8007718:	4603      	mov	r3, r0
 800771a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800771e:	e004      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007726:	e000      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8007728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800772a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10b      	bne.n	800774a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007732:	4b96      	ldr	r3, [pc, #600]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007736:	f023 0107 	bic.w	r1, r3, #7
 800773a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800773e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007742:	4a92      	ldr	r2, [pc, #584]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007744:	430b      	orrs	r3, r1
 8007746:	6553      	str	r3, [r2, #84]	; 0x54
 8007748:	e003      	b.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800774a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800774e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007752:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775a:	f002 0304 	and.w	r3, r2, #4
 800775e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007762:	2300      	movs	r3, #0
 8007764:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007768:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800776c:	460b      	mov	r3, r1
 800776e:	4313      	orrs	r3, r2
 8007770:	d043      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007772:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007776:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800777a:	2b05      	cmp	r3, #5
 800777c:	d824      	bhi.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800777e:	a201      	add	r2, pc, #4	; (adr r2, 8007784 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8007780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007784:	080077d1 	.word	0x080077d1
 8007788:	0800779d 	.word	0x0800779d
 800778c:	080077b3 	.word	0x080077b3
 8007790:	080077d1 	.word	0x080077d1
 8007794:	080077d1 	.word	0x080077d1
 8007798:	080077d1 	.word	0x080077d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800779c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077a0:	3308      	adds	r3, #8
 80077a2:	2101      	movs	r1, #1
 80077a4:	4618      	mov	r0, r3
 80077a6:	f001 fd47 	bl	8009238 <RCCEx_PLL2_Config>
 80077aa:	4603      	mov	r3, r0
 80077ac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077b0:	e00f      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077b6:	3328      	adds	r3, #40	; 0x28
 80077b8:	2101      	movs	r1, #1
 80077ba:	4618      	mov	r0, r3
 80077bc:	f001 fdee 	bl	800939c <RCCEx_PLL3_Config>
 80077c0:	4603      	mov	r3, r0
 80077c2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077c6:	e004      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 80077ce:	e000      	b.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80077d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077d2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077da:	4b6c      	ldr	r3, [pc, #432]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80077dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077de:	f023 0107 	bic.w	r1, r3, #7
 80077e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80077ea:	4a68      	ldr	r2, [pc, #416]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80077ec:	430b      	orrs	r3, r1
 80077ee:	6593      	str	r3, [r2, #88]	; 0x58
 80077f0:	e003      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80077f6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80077fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f002 0320 	and.w	r3, r2, #32
 8007806:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800780a:	2300      	movs	r3, #0
 800780c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007810:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007814:	460b      	mov	r3, r1
 8007816:	4313      	orrs	r3, r2
 8007818:	d055      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800781a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800781e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007822:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007826:	d033      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007828:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800782c:	d82c      	bhi.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800782e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007832:	d02f      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007838:	d826      	bhi.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800783a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800783e:	d02b      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007840:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007844:	d820      	bhi.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8007846:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800784a:	d012      	beq.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800784c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007850:	d81a      	bhi.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8007852:	2b00      	cmp	r3, #0
 8007854:	d022      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8007856:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800785a:	d115      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800785c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007860:	3308      	adds	r3, #8
 8007862:	2100      	movs	r1, #0
 8007864:	4618      	mov	r0, r3
 8007866:	f001 fce7 	bl	8009238 <RCCEx_PLL2_Config>
 800786a:	4603      	mov	r3, r0
 800786c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007870:	e015      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007872:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007876:	3328      	adds	r3, #40	; 0x28
 8007878:	2102      	movs	r1, #2
 800787a:	4618      	mov	r0, r3
 800787c:	f001 fd8e 	bl	800939c <RCCEx_PLL3_Config>
 8007880:	4603      	mov	r3, r0
 8007882:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007886:	e00a      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800788e:	e006      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8007890:	bf00      	nop
 8007892:	e004      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8007894:	bf00      	nop
 8007896:	e002      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8007898:	bf00      	nop
 800789a:	e000      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800789c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800789e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10b      	bne.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078a6:	4b39      	ldr	r3, [pc, #228]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80078a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078aa:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80078ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80078b6:	4a35      	ldr	r2, [pc, #212]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80078b8:	430b      	orrs	r3, r1
 80078ba:	6553      	str	r3, [r2, #84]	; 0x54
 80078bc:	e003      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80078c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80078c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80078d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80078d6:	2300      	movs	r3, #0
 80078d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80078dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80078e0:	460b      	mov	r3, r1
 80078e2:	4313      	orrs	r3, r2
 80078e4:	d058      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80078e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80078ee:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80078f2:	d033      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80078f4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80078f8:	d82c      	bhi.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80078fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078fe:	d02f      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007904:	d826      	bhi.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007906:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800790a:	d02b      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800790c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007910:	d820      	bhi.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007916:	d012      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8007918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800791c:	d81a      	bhi.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800791e:	2b00      	cmp	r3, #0
 8007920:	d022      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8007922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007926:	d115      	bne.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007928:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800792c:	3308      	adds	r3, #8
 800792e:	2100      	movs	r1, #0
 8007930:	4618      	mov	r0, r3
 8007932:	f001 fc81 	bl	8009238 <RCCEx_PLL2_Config>
 8007936:	4603      	mov	r3, r0
 8007938:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800793c:	e015      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800793e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007942:	3328      	adds	r3, #40	; 0x28
 8007944:	2102      	movs	r1, #2
 8007946:	4618      	mov	r0, r3
 8007948:	f001 fd28 	bl	800939c <RCCEx_PLL3_Config>
 800794c:	4603      	mov	r3, r0
 800794e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007952:	e00a      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800795a:	e006      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800795c:	bf00      	nop
 800795e:	e004      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007960:	bf00      	nop
 8007962:	e002      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007964:	bf00      	nop
 8007966:	e000      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10e      	bne.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007972:	4b06      	ldr	r3, [pc, #24]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007976:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800797a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800797e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007982:	4a02      	ldr	r2, [pc, #8]	; (800798c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007984:	430b      	orrs	r3, r1
 8007986:	6593      	str	r3, [r2, #88]	; 0x58
 8007988:	e006      	b.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800798a:	bf00      	nop
 800798c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007990:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007994:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800799c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 80079a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80079a8:	2300      	movs	r3, #0
 80079aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80079ae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80079b2:	460b      	mov	r3, r1
 80079b4:	4313      	orrs	r3, r2
 80079b6:	d055      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80079b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80079c0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80079c4:	d033      	beq.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80079c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80079ca:	d82c      	bhi.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80079cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079d0:	d02f      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80079d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079d6:	d826      	bhi.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80079d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80079dc:	d02b      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80079de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80079e2:	d820      	bhi.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80079e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079e8:	d012      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80079ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079ee:	d81a      	bhi.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d022      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80079f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079f8:	d115      	bne.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079fe:	3308      	adds	r3, #8
 8007a00:	2100      	movs	r1, #0
 8007a02:	4618      	mov	r0, r3
 8007a04:	f001 fc18 	bl	8009238 <RCCEx_PLL2_Config>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a0e:	e015      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a14:	3328      	adds	r3, #40	; 0x28
 8007a16:	2102      	movs	r1, #2
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f001 fcbf 	bl	800939c <RCCEx_PLL3_Config>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a24:	e00a      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007a2c:	e006      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007a2e:	bf00      	nop
 8007a30:	e004      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007a32:	bf00      	nop
 8007a34:	e002      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007a36:	bf00      	nop
 8007a38:	e000      	b.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007a3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a3c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d10b      	bne.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007a44:	4ba1      	ldr	r3, [pc, #644]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a48:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8007a4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a50:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007a54:	4a9d      	ldr	r2, [pc, #628]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007a56:	430b      	orrs	r3, r1
 8007a58:	6593      	str	r3, [r2, #88]	; 0x58
 8007a5a:	e003      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a5c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007a60:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6c:	f002 0308 	and.w	r3, r2, #8
 8007a70:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a74:	2300      	movs	r3, #0
 8007a76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007a7a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4313      	orrs	r3, r2
 8007a82:	d01e      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007a84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a90:	d10c      	bne.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a96:	3328      	adds	r3, #40	; 0x28
 8007a98:	2102      	movs	r1, #2
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f001 fc7e 	bl	800939c <RCCEx_PLL3_Config>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d002      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007aac:	4b87      	ldr	r3, [pc, #540]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007aae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ab0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007abc:	4a83      	ldr	r2, [pc, #524]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007abe:	430b      	orrs	r3, r1
 8007ac0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ac2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aca:	f002 0310 	and.w	r3, r2, #16
 8007ace:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007ad8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8007adc:	460b      	mov	r3, r1
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	d01e      	beq.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007ae2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ae6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007aea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007aee:	d10c      	bne.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007af0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007af4:	3328      	adds	r3, #40	; 0x28
 8007af6:	2102      	movs	r1, #2
 8007af8:	4618      	mov	r0, r3
 8007afa:	f001 fc4f 	bl	800939c <RCCEx_PLL3_Config>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b0a:	4b70      	ldr	r3, [pc, #448]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007b12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007b1a:	4a6c      	ldr	r2, [pc, #432]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007b1c:	430b      	orrs	r3, r1
 8007b1e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b28:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8007b2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007b30:	2300      	movs	r3, #0
 8007b32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007b36:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	d03e      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007b40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007b48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b4c:	d022      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8007b4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b52:	d81b      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d003      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8007b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b5c:	d00b      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8007b5e:	e015      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b64:	3308      	adds	r3, #8
 8007b66:	2100      	movs	r1, #0
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f001 fb65 	bl	8009238 <RCCEx_PLL2_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b74:	e00f      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b7a:	3328      	adds	r3, #40	; 0x28
 8007b7c:	2102      	movs	r1, #2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f001 fc0c 	bl	800939c <RCCEx_PLL3_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8007b94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b96:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b9e:	4b4b      	ldr	r3, [pc, #300]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ba2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8007ba6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007baa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007bae:	4a47      	ldr	r2, [pc, #284]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6593      	str	r3, [r2, #88]	; 0x58
 8007bb4:	e003      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007bba:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007bbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8007bca:	67bb      	str	r3, [r7, #120]	; 0x78
 8007bcc:	2300      	movs	r3, #0
 8007bce:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007bd0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	d03b      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007bda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007be2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007be6:	d01f      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8007be8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007bec:	d818      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007bee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bf2:	d003      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8007bf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007bf8:	d007      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8007bfa:	e011      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bfc:	4b33      	ldr	r3, [pc, #204]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c00:	4a32      	ldr	r2, [pc, #200]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007c02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c08:	e00f      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c0e:	3328      	adds	r3, #40	; 0x28
 8007c10:	2101      	movs	r1, #1
 8007c12:	4618      	mov	r0, r3
 8007c14:	f001 fbc2 	bl	800939c <RCCEx_PLL3_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c1e:	e004      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007c26:	e000      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8007c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c2a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10b      	bne.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c32:	4b26      	ldr	r3, [pc, #152]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c36:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c42:	4a22      	ldr	r2, [pc, #136]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007c44:	430b      	orrs	r3, r1
 8007c46:	6553      	str	r3, [r2, #84]	; 0x54
 8007c48:	e003      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007c4e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8007c5e:	673b      	str	r3, [r7, #112]	; 0x70
 8007c60:	2300      	movs	r3, #0
 8007c62:	677b      	str	r3, [r7, #116]	; 0x74
 8007c64:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	d034      	beq.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007c6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8007c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c7c:	d007      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8007c7e:	e011      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c80:	4b12      	ldr	r3, [pc, #72]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c84:	4a11      	ldr	r2, [pc, #68]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007c86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007c8c:	e00e      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c92:	3308      	adds	r3, #8
 8007c94:	2102      	movs	r1, #2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f001 face 	bl	8009238 <RCCEx_PLL2_Config>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007ca2:	e003      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10d      	bne.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007cb4:	4b05      	ldr	r3, [pc, #20]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007cbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cc2:	4a02      	ldr	r2, [pc, #8]	; (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007cc4:	430b      	orrs	r3, r1
 8007cc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cc8:	e006      	b.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8007cca:	bf00      	nop
 8007ccc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cd0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007cd4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8007ce4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007cea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	d00c      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007cf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cf8:	3328      	adds	r3, #40	; 0x28
 8007cfa:	2102      	movs	r1, #2
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f001 fb4d 	bl	800939c <RCCEx_PLL3_Config>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d16:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8007d1a:	663b      	str	r3, [r7, #96]	; 0x60
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	667b      	str	r3, [r7, #100]	; 0x64
 8007d20:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8007d24:	460b      	mov	r3, r1
 8007d26:	4313      	orrs	r3, r2
 8007d28:	d038      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007d2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d36:	d018      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8007d38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d3c:	d811      	bhi.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8007d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d42:	d014      	beq.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8007d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d48:	d80b      	bhi.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d011      	beq.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8007d4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d52:	d106      	bne.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d54:	4bc3      	ldr	r3, [pc, #780]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d58:	4ac2      	ldr	r2, [pc, #776]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007d5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007d60:	e008      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 8007d68:	e004      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007d6a:	bf00      	nop
 8007d6c:	e002      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007d6e:	bf00      	nop
 8007d70:	e000      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d74:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10b      	bne.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d7c:	4bb9      	ldr	r3, [pc, #740]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d80:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007d84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d8c:	4ab5      	ldr	r2, [pc, #724]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007d8e:	430b      	orrs	r3, r1
 8007d90:	6553      	str	r3, [r2, #84]	; 0x54
 8007d92:	e003      	b.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d94:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007d98:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007d9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8007da8:	65bb      	str	r3, [r7, #88]	; 0x58
 8007daa:	2300      	movs	r3, #0
 8007dac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007dae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8007db2:	460b      	mov	r3, r1
 8007db4:	4313      	orrs	r3, r2
 8007db6:	d009      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007db8:	4baa      	ldr	r3, [pc, #680]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dbc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007dc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dc6:	4aa7      	ldr	r2, [pc, #668]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007dcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd4:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8007dd8:	653b      	str	r3, [r7, #80]	; 0x50
 8007dda:	2300      	movs	r3, #0
 8007ddc:	657b      	str	r3, [r7, #84]	; 0x54
 8007dde:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8007de2:	460b      	mov	r3, r1
 8007de4:	4313      	orrs	r3, r2
 8007de6:	d009      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007de8:	4b9e      	ldr	r3, [pc, #632]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dec:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8007df0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df6:	4a9b      	ldr	r2, [pc, #620]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007df8:	430b      	orrs	r3, r1
 8007dfa:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8007dfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e04:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8007e08:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e0e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8007e12:	460b      	mov	r3, r1
 8007e14:	4313      	orrs	r3, r2
 8007e16:	d009      	beq.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8007e18:	4b92      	ldr	r3, [pc, #584]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e1c:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 8007e20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e26:	4a8f      	ldr	r2, [pc, #572]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e28:	430b      	orrs	r3, r1
 8007e2a:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007e2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8007e38:	643b      	str	r3, [r7, #64]	; 0x40
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	647b      	str	r3, [r7, #68]	; 0x44
 8007e3e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8007e42:	460b      	mov	r3, r1
 8007e44:	4313      	orrs	r3, r2
 8007e46:	d00e      	beq.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007e48:	4b86      	ldr	r3, [pc, #536]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	4a85      	ldr	r2, [pc, #532]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007e52:	6113      	str	r3, [r2, #16]
 8007e54:	4b83      	ldr	r3, [pc, #524]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e56:	6919      	ldr	r1, [r3, #16]
 8007e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007e60:	4a80      	ldr	r2, [pc, #512]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e62:	430b      	orrs	r3, r1
 8007e64:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007e66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8007e72:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e74:	2300      	movs	r3, #0
 8007e76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e78:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	d009      	beq.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007e82:	4b78      	ldr	r3, [pc, #480]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e86:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8007e8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e90:	4a74      	ldr	r2, [pc, #464]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007e92:	430b      	orrs	r3, r1
 8007e94:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8007ea2:	633b      	str	r3, [r7, #48]	; 0x30
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	637b      	str	r3, [r7, #52]	; 0x34
 8007ea8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8007eac:	460b      	mov	r3, r1
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	d00a      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007eb2:	4b6c      	ldr	r3, [pc, #432]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb6:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8007eba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ec2:	4a68      	ldr	r2, [pc, #416]	; (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007ec4:	430b      	orrs	r3, r1
 8007ec6:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	62b9      	str	r1, [r7, #40]	; 0x28
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eda:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	d011      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ee8:	3308      	adds	r3, #8
 8007eea:	2100      	movs	r1, #0
 8007eec:	4618      	mov	r0, r3
 8007eee:	f001 f9a3 	bl	8009238 <RCCEx_PLL2_Config>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8007ef8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d003      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f00:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007f04:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007f08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f10:	2100      	movs	r1, #0
 8007f12:	6239      	str	r1, [r7, #32]
 8007f14:	f003 0302 	and.w	r3, r3, #2
 8007f18:	627b      	str	r3, [r7, #36]	; 0x24
 8007f1a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4313      	orrs	r3, r2
 8007f22:	d011      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f28:	3308      	adds	r3, #8
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f001 f983 	bl	8009238 <RCCEx_PLL2_Config>
 8007f32:	4603      	mov	r3, r0
 8007f34:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8007f38:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d003      	beq.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f40:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007f44:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007f48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f50:	2100      	movs	r1, #0
 8007f52:	61b9      	str	r1, [r7, #24]
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	61fb      	str	r3, [r7, #28]
 8007f5a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4313      	orrs	r3, r2
 8007f62:	d011      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f68:	3308      	adds	r3, #8
 8007f6a:	2102      	movs	r1, #2
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f001 f963 	bl	8009238 <RCCEx_PLL2_Config>
 8007f72:	4603      	mov	r3, r0
 8007f74:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8007f78:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d003      	beq.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f80:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007f84:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007f88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f90:	2100      	movs	r1, #0
 8007f92:	6139      	str	r1, [r7, #16]
 8007f94:	f003 0308 	and.w	r3, r3, #8
 8007f98:	617b      	str	r3, [r7, #20]
 8007f9a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	d011      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007fa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fa8:	3328      	adds	r3, #40	; 0x28
 8007faa:	2100      	movs	r1, #0
 8007fac:	4618      	mov	r0, r3
 8007fae:	f001 f9f5 	bl	800939c <RCCEx_PLL3_Config>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 8007fb8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fc0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007fc4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007fc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	60b9      	str	r1, [r7, #8]
 8007fd4:	f003 0310 	and.w	r3, r3, #16
 8007fd8:	60fb      	str	r3, [r7, #12]
 8007fda:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007fde:	460b      	mov	r3, r1
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	d011      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fe4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fe8:	3328      	adds	r3, #40	; 0x28
 8007fea:	2101      	movs	r1, #1
 8007fec:	4618      	mov	r0, r3
 8007fee:	f001 f9d5 	bl	800939c <RCCEx_PLL3_Config>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8007ff8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d003      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008000:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8008004:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800800c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008010:	2100      	movs	r1, #0
 8008012:	6039      	str	r1, [r7, #0]
 8008014:	f003 0320 	and.w	r3, r3, #32
 8008018:	607b      	str	r3, [r7, #4]
 800801a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800801e:	460b      	mov	r3, r1
 8008020:	4313      	orrs	r3, r2
 8008022:	d011      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008024:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008028:	3328      	adds	r3, #40	; 0x28
 800802a:	2102      	movs	r1, #2
 800802c:	4618      	mov	r0, r3
 800802e:	f001 f9b5 	bl	800939c <RCCEx_PLL3_Config>
 8008032:	4603      	mov	r3, r0
 8008034:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 8008038:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800803c:	2b00      	cmp	r3, #0
 800803e:	d003      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008040:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8008044:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 8008048:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8008050:	2300      	movs	r3, #0
 8008052:	e000      	b.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8008054:	2301      	movs	r3, #1
}
 8008056:	4618      	mov	r0, r3
 8008058:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800805c:	46bd      	mov	sp, r7
 800805e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008062:	bf00      	nop
 8008064:	58024400 	.word	0x58024400

08008068 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b090      	sub	sp, #64	; 0x40
 800806c:	af00      	add	r7, sp, #0
 800806e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008072:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008076:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800807a:	430b      	orrs	r3, r1
 800807c:	f040 8094 	bne.w	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008080:	4b97      	ldr	r3, [pc, #604]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008084:	f003 0307 	and.w	r3, r3, #7
 8008088:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800808a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808c:	2b04      	cmp	r3, #4
 800808e:	f200 8087 	bhi.w	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008092:	a201      	add	r2, pc, #4	; (adr r2, 8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008098:	080080ad 	.word	0x080080ad
 800809c:	080080d5 	.word	0x080080d5
 80080a0:	080080fd 	.word	0x080080fd
 80080a4:	08008199 	.word	0x08008199
 80080a8:	08008125 	.word	0x08008125
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080ac:	4b8c      	ldr	r3, [pc, #560]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80080b8:	d108      	bne.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 ff68 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80080c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080c8:	f000 bc97 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80080cc:	2300      	movs	r3, #0
 80080ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80080d0:	f000 bc93 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80080d4:	4b82      	ldr	r3, [pc, #520]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080e0:	d108      	bne.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080e2:	f107 0318 	add.w	r3, r7, #24
 80080e6:	4618      	mov	r0, r3
 80080e8:	f000 fcac 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080f0:	f000 bc83 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80080f4:	2300      	movs	r3, #0
 80080f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80080f8:	f000 bc7f 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080fc:	4b78      	ldr	r3, [pc, #480]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008104:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008108:	d108      	bne.n	800811c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800810a:	f107 030c 	add.w	r3, r7, #12
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fdec 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008118:	f000 bc6f 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800811c:	2300      	movs	r3, #0
 800811e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008120:	f000 bc6b 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008124:	4b6e      	ldr	r3, [pc, #440]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008128:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800812c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800812e:	4b6c      	ldr	r3, [pc, #432]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 0304 	and.w	r3, r3, #4
 8008136:	2b04      	cmp	r3, #4
 8008138:	d10c      	bne.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800813a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800813c:	2b00      	cmp	r3, #0
 800813e:	d109      	bne.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008140:	4b67      	ldr	r3, [pc, #412]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	08db      	lsrs	r3, r3, #3
 8008146:	f003 0303 	and.w	r3, r3, #3
 800814a:	4a66      	ldr	r2, [pc, #408]	; (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800814c:	fa22 f303 	lsr.w	r3, r2, r3
 8008150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008152:	e01f      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008154:	4b62      	ldr	r3, [pc, #392]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800815c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008160:	d106      	bne.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008164:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008168:	d102      	bne.n	8008170 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800816a:	4b5f      	ldr	r3, [pc, #380]	; (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800816c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800816e:	e011      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008170:	4b5b      	ldr	r3, [pc, #364]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800817c:	d106      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800817e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008180:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008184:	d102      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008186:	4b59      	ldr	r3, [pc, #356]	; (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8008188:	63fb      	str	r3, [r7, #60]	; 0x3c
 800818a:	e003      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800818c:	2300      	movs	r3, #0
 800818e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008190:	f000 bc33 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8008194:	f000 bc31 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008198:	4b55      	ldr	r3, [pc, #340]	; (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800819a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800819c:	f000 bc2d 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 80081a0:	2300      	movs	r3, #0
 80081a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081a4:	f000 bc29 	b.w	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
  }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 80081a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081ac:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80081b0:	430b      	orrs	r3, r1
 80081b2:	f040 809f 	bne.w	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
  {
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 80081b6:	4b4a      	ldr	r3, [pc, #296]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80081b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081ba:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80081be:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80081c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081c6:	d04d      	beq.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80081c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081ce:	f200 8084 	bhi.w	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80081d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d4:	2bc0      	cmp	r3, #192	; 0xc0
 80081d6:	d07d      	beq.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 80081d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081da:	2bc0      	cmp	r3, #192	; 0xc0
 80081dc:	d87d      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80081de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e0:	2b80      	cmp	r3, #128	; 0x80
 80081e2:	d02d      	beq.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80081e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e6:	2b80      	cmp	r3, #128	; 0x80
 80081e8:	d877      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80081ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d003      	beq.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
 80081f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f2:	2b40      	cmp	r3, #64	; 0x40
 80081f4:	d012      	beq.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80081f6:	e070      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x272>
    {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80081f8:	4b39      	ldr	r3, [pc, #228]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008200:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008204:	d107      	bne.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800820a:	4618      	mov	r0, r3
 800820c:	f000 fec2 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008212:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008214:	e3f1      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008216:	2300      	movs	r3, #0
 8008218:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800821a:	e3ee      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800821c:	4b30      	ldr	r3, [pc, #192]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008224:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008228:	d107      	bne.n	800823a <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800822a:	f107 0318 	add.w	r3, r7, #24
 800822e:	4618      	mov	r0, r3
 8008230:	f000 fc08 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008238:	e3df      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800823a:	2300      	movs	r3, #0
 800823c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800823e:	e3dc      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008240:	4b27      	ldr	r3, [pc, #156]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008248:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800824c:	d107      	bne.n	800825e <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800824e:	f107 030c 	add.w	r3, r7, #12
 8008252:	4618      	mov	r0, r3
 8008254:	f000 fd4a 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800825c:	e3cd      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800825e:	2300      	movs	r3, #0
 8008260:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008262:	e3ca      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008264:	4b1e      	ldr	r3, [pc, #120]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008268:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800826c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800826e:	4b1c      	ldr	r3, [pc, #112]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b04      	cmp	r3, #4
 8008278:	d10c      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800827a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800827c:	2b00      	cmp	r3, #0
 800827e:	d109      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008280:	4b17      	ldr	r3, [pc, #92]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	08db      	lsrs	r3, r3, #3
 8008286:	f003 0303 	and.w	r3, r3, #3
 800828a:	4a16      	ldr	r2, [pc, #88]	; (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800828c:	fa22 f303 	lsr.w	r3, r2, r3
 8008290:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008292:	e01e      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008294:	4b12      	ldr	r3, [pc, #72]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800829c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082a0:	d106      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 80082a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80082a8:	d102      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80082aa:	4b0f      	ldr	r3, [pc, #60]	; (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80082ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082ae:	e010      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80082b0:	4b0b      	ldr	r3, [pc, #44]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082bc:	d106      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80082be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082c4:	d102      	bne.n	80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x264>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80082c6:	4b09      	ldr	r3, [pc, #36]	; (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80082c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082ca:	e002      	b.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80082cc:	2300      	movs	r3, #0
 80082ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80082d0:	e393      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80082d2:	e392      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80082d4:	4b06      	ldr	r3, [pc, #24]	; (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80082d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082d8:	e38f      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082de:	e38c      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80082e0:	58024400 	.word	0x58024400
 80082e4:	03d09000 	.word	0x03d09000
 80082e8:	003d0900 	.word	0x003d0900
 80082ec:	007a1200 	.word	0x007a1200
 80082f0:	00bb8000 	.word	0x00bb8000

  }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 80082f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082f8:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 80082fc:	430b      	orrs	r3, r1
 80082fe:	f040 809c 	bne.w	800843a <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
  {

    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 8008302:	4b9e      	ldr	r3, [pc, #632]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008306:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 800830a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800830c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008312:	d054      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8008314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008316:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800831a:	f200 808b 	bhi.w	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800831e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008320:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008324:	f000 8083 	beq.w	800842e <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 8008328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800832a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800832e:	f200 8081 	bhi.w	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8008332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008338:	d02f      	beq.n	800839a <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008340:	d878      	bhi.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8008342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008344:	2b00      	cmp	r3, #0
 8008346:	d004      	beq.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8008348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800834a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800834e:	d012      	beq.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 8008350:	e070      	b.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
    {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008352:	4b8a      	ldr	r3, [pc, #552]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800835a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800835e:	d107      	bne.n	8008370 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008360:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008364:	4618      	mov	r0, r3
 8008366:	f000 fe15 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800836a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800836c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800836e:	e344      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008370:	2300      	movs	r3, #0
 8008372:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008374:	e341      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008376:	4b81      	ldr	r3, [pc, #516]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800837e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008382:	d107      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008384:	f107 0318 	add.w	r3, r7, #24
 8008388:	4618      	mov	r0, r3
 800838a:	f000 fb5b 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008392:	e332      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008394:	2300      	movs	r3, #0
 8008396:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008398:	e32f      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800839a:	4b78      	ldr	r3, [pc, #480]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083a6:	d107      	bne.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083a8:	f107 030c 	add.w	r3, r7, #12
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 fc9d 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083b6:	e320      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083bc:	e31d      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083be:	4b6f      	ldr	r3, [pc, #444]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80083c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80083c6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083c8:	4b6c      	ldr	r3, [pc, #432]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 0304 	and.w	r3, r3, #4
 80083d0:	2b04      	cmp	r3, #4
 80083d2:	d10c      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80083d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d109      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x386>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083da:	4b68      	ldr	r3, [pc, #416]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	08db      	lsrs	r3, r3, #3
 80083e0:	f003 0303 	and.w	r3, r3, #3
 80083e4:	4a66      	ldr	r2, [pc, #408]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 80083e6:	fa22 f303 	lsr.w	r3, r2, r3
 80083ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083ec:	e01e      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083ee:	4b63      	ldr	r3, [pc, #396]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083fa:	d106      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80083fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008402:	d102      	bne.n	800840a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008404:	4b5f      	ldr	r3, [pc, #380]	; (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8008406:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008408:	e010      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800840a:	4b5c      	ldr	r3, [pc, #368]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008412:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008416:	d106      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800841a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800841e:	d102      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008420:	4b59      	ldr	r3, [pc, #356]	; (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8008422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008424:	e002      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008426:	2300      	movs	r3, #0
 8008428:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        break;
 800842a:	e2e6      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 800842c:	e2e5      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800842e:	4b57      	ldr	r3, [pc, #348]	; (800858c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008430:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008432:	e2e2      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8008434:	2300      	movs	r3, #0
 8008436:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008438:	e2df      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
        break;
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800843a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800843e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8008442:	430b      	orrs	r3, r1
 8008444:	f040 80a7 	bne.w	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008448:	4b4c      	ldr	r3, [pc, #304]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800844a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800844c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008450:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008454:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008458:	d055      	beq.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 800845a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800845c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008460:	f200 8096 	bhi.w	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008466:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800846a:	f000 8084 	beq.w	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 800846e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008470:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008474:	f200 808c 	bhi.w	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800847e:	d030      	beq.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
 8008480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008482:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008486:	f200 8083 	bhi.w	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 800848a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848c:	2b00      	cmp	r3, #0
 800848e:	d004      	beq.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8008490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008496:	d012      	beq.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 8008498:	e07a      	b.n	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800849a:	4b38      	ldr	r3, [pc, #224]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084a6:	d107      	bne.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084ac:	4618      	mov	r0, r3
 80084ae:	f000 fd71 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084b6:	e2a0      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80084b8:	2300      	movs	r3, #0
 80084ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80084bc:	e29d      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084be:	4b2f      	ldr	r3, [pc, #188]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084ca:	d107      	bne.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x474>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084cc:	f107 0318 	add.w	r3, r7, #24
 80084d0:	4618      	mov	r0, r3
 80084d2:	f000 fab7 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084da:	e28e      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80084dc:	2300      	movs	r3, #0
 80084de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80084e0:	e28b      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084e2:	4b26      	ldr	r3, [pc, #152]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084ee:	d107      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084f0:	f107 030c 	add.w	r3, r7, #12
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 fbf9 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084fe:	e27c      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008500:	2300      	movs	r3, #0
 8008502:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008504:	e279      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008506:	4b1d      	ldr	r3, [pc, #116]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800850a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800850e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008510:	4b1a      	ldr	r3, [pc, #104]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f003 0304 	and.w	r3, r3, #4
 8008518:	2b04      	cmp	r3, #4
 800851a:	d10c      	bne.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
 800851c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800851e:	2b00      	cmp	r3, #0
 8008520:	d109      	bne.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008522:	4b16      	ldr	r3, [pc, #88]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	08db      	lsrs	r3, r3, #3
 8008528:	f003 0303 	and.w	r3, r3, #3
 800852c:	4a14      	ldr	r2, [pc, #80]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 800852e:	fa22 f303 	lsr.w	r3, r2, r3
 8008532:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008534:	e01e      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008536:	4b11      	ldr	r3, [pc, #68]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800853e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008542:	d106      	bne.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008546:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800854a:	d102      	bne.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800854c:	4b0d      	ldr	r3, [pc, #52]	; (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800854e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008550:	e010      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008552:	4b0a      	ldr	r3, [pc, #40]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800855a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800855e:	d106      	bne.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008562:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008566:	d102      	bne.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008568:	4b07      	ldr	r3, [pc, #28]	; (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800856a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800856c:	e002      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800856e:	2300      	movs	r3, #0
 8008570:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008572:	e242      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8008574:	e241      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008576:	4b05      	ldr	r3, [pc, #20]	; (800858c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008578:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800857a:	e23e      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 800857c:	58024400 	.word	0x58024400
 8008580:	03d09000 	.word	0x03d09000
 8008584:	003d0900 	.word	0x003d0900
 8008588:	007a1200 	.word	0x007a1200
 800858c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008590:	2300      	movs	r3, #0
 8008592:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008594:	e231      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800859a:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800859e:	430b      	orrs	r3, r1
 80085a0:	f040 8085 	bne.w	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x646>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80085a4:	4b9c      	ldr	r3, [pc, #624]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80085a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085a8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80085ac:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 80085ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085b4:	d06b      	beq.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80085b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085bc:	d874      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 80085be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085c4:	d056      	beq.n	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
 80085c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085cc:	d86c      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80085d4:	d03b      	beq.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 80085d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80085dc:	d864      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 80085de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085e4:	d021      	beq.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
 80085e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085ec:	d85c      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 80085ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d004      	beq.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x596>
 80085f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085fa:	d004      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 80085fc:	e054      	b.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80085fe:	f7fe fb07 	bl	8006c10 <HAL_RCC_GetPCLK1Freq>
 8008602:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008604:	e1f9      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008606:	4b84      	ldr	r3, [pc, #528]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800860e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008612:	d107      	bne.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008614:	f107 0318 	add.w	r3, r7, #24
 8008618:	4618      	mov	r0, r3
 800861a:	f000 fa13 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008622:	e1ea      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008624:	2300      	movs	r3, #0
 8008626:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008628:	e1e7      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800862a:	4b7b      	ldr	r3, [pc, #492]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008632:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008636:	d107      	bne.n	8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008638:	f107 030c 	add.w	r3, r7, #12
 800863c:	4618      	mov	r0, r3
 800863e:	f000 fb55 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008646:	e1d8      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008648:	2300      	movs	r3, #0
 800864a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800864c:	e1d5      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800864e:	4b72      	ldr	r3, [pc, #456]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0304 	and.w	r3, r3, #4
 8008656:	2b04      	cmp	r3, #4
 8008658:	d109      	bne.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800865a:	4b6f      	ldr	r3, [pc, #444]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	08db      	lsrs	r3, r3, #3
 8008660:	f003 0303 	and.w	r3, r3, #3
 8008664:	4a6d      	ldr	r2, [pc, #436]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008666:	fa22 f303 	lsr.w	r3, r2, r3
 800866a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800866c:	e1c5      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800866e:	2300      	movs	r3, #0
 8008670:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008672:	e1c2      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008674:	4b68      	ldr	r3, [pc, #416]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800867c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008680:	d102      	bne.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
        {
          frequency = CSI_VALUE;
 8008682:	4b67      	ldr	r3, [pc, #412]	; (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008684:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008686:	e1b8      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008688:	2300      	movs	r3, #0
 800868a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800868c:	e1b5      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800868e:	4b62      	ldr	r3, [pc, #392]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008696:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800869a:	d102      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        {
          frequency = HSE_VALUE;
 800869c:	4b61      	ldr	r3, [pc, #388]	; (8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 800869e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086a0:	e1ab      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80086a2:	2300      	movs	r3, #0
 80086a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086a6:	e1a8      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086ac:	e1a5      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80086ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086b2:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 80086b6:	430b      	orrs	r3, r1
 80086b8:	d173      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80086ba:	4b57      	ldr	r3, [pc, #348]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80086bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80086c2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80086c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086ca:	d02f      	beq.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
 80086cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086d2:	d863      	bhi.n	800879c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80086d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d004      	beq.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80086da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086e0:	d012      	beq.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
 80086e2:	e05b      	b.n	800879c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086e4:	4b4c      	ldr	r3, [pc, #304]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086f0:	d107      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f2:	f107 0318 	add.w	r3, r7, #24
 80086f6:	4618      	mov	r0, r3
 80086f8:	f000 f9a4 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008700:	e17b      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008702:	2300      	movs	r3, #0
 8008704:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008706:	e178      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008708:	4b43      	ldr	r3, [pc, #268]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008710:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008714:	d107      	bne.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008716:	f107 030c 	add.w	r3, r7, #12
 800871a:	4618      	mov	r0, r3
 800871c:	f000 fae6 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008724:	e169      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008726:	2300      	movs	r3, #0
 8008728:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800872a:	e166      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800872c:	4b3a      	ldr	r3, [pc, #232]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800872e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008730:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008734:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008736:	4b38      	ldr	r3, [pc, #224]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 0304 	and.w	r3, r3, #4
 800873e:	2b04      	cmp	r3, #4
 8008740:	d10c      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8008742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008744:	2b00      	cmp	r3, #0
 8008746:	d109      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008748:	4b33      	ldr	r3, [pc, #204]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	08db      	lsrs	r3, r3, #3
 800874e:	f003 0303 	and.w	r3, r3, #3
 8008752:	4a32      	ldr	r2, [pc, #200]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008754:	fa22 f303 	lsr.w	r3, r2, r3
 8008758:	63fb      	str	r3, [r7, #60]	; 0x3c
 800875a:	e01e      	b.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800875c:	4b2e      	ldr	r3, [pc, #184]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008768:	d106      	bne.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 800876a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008770:	d102      	bne.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008772:	4b2b      	ldr	r3, [pc, #172]	; (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008776:	e010      	b.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008778:	4b27      	ldr	r3, [pc, #156]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008780:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008784:	d106      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 8008786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008788:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800878c:	d102      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800878e:	4b25      	ldr	r3, [pc, #148]	; (8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 8008790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008792:	e002      	b.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008798:	e12f      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 800879a:	e12e      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 800879c:	2300      	movs	r3, #0
 800879e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80087a0:	e12b      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80087a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087a6:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 80087aa:	430b      	orrs	r3, r1
 80087ac:	d13c      	bne.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80087ae:	4b1a      	ldr	r3, [pc, #104]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80087b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087b6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80087b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d004      	beq.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 80087be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087c4:	d012      	beq.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 80087c6:	e023      	b.n	8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087c8:	4b13      	ldr	r3, [pc, #76]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80087d4:	d107      	bne.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087da:	4618      	mov	r0, r3
 80087dc:	f000 fbda 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087e4:	e109      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80087ea:	e106      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087ec:	4b0a      	ldr	r3, [pc, #40]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80087f8:	d107      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087fa:	f107 0318 	add.w	r3, r7, #24
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 f920 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008804:	6a3b      	ldr	r3, [r7, #32]
 8008806:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008808:	e0f7      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800880a:	2300      	movs	r3, #0
 800880c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800880e:	e0f4      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8008810:	2300      	movs	r3, #0
 8008812:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008814:	e0f1      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8008816:	bf00      	nop
 8008818:	58024400 	.word	0x58024400
 800881c:	03d09000 	.word	0x03d09000
 8008820:	003d0900 	.word	0x003d0900
 8008824:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800882c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8008830:	430b      	orrs	r3, r1
 8008832:	f040 8091 	bne.w	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008836:	4b73      	ldr	r3, [pc, #460]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800883a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800883e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008842:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008846:	f000 8081 	beq.w	800894c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800884a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8008850:	d87f      	bhi.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8008852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008858:	d06b      	beq.n	8008932 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 800885a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008860:	d877      	bhi.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8008862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008868:	d056      	beq.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 800886a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008870:	d86f      	bhi.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8008872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008874:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008878:	d03b      	beq.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800887a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800887c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008880:	d867      	bhi.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8008882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008884:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008888:	d021      	beq.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800888a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008890:	d85f      	bhi.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8008892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008894:	2b00      	cmp	r3, #0
 8008896:	d004      	beq.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800889a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800889e:	d004      	beq.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 80088a0:	e057      	b.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80088a2:	f000 f8b9 	bl	8008a18 <HAL_RCCEx_GetD3PCLK1Freq>
 80088a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80088a8:	e0a7      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088aa:	4b56      	ldr	r3, [pc, #344]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80088b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088b6:	d107      	bne.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088b8:	f107 0318 	add.w	r3, r7, #24
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 f8c1 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088c6:	e098      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088cc:	e095      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088ce:	4b4d      	ldr	r3, [pc, #308]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80088d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088da:	d107      	bne.n	80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088dc:	f107 030c 	add.w	r3, r7, #12
 80088e0:	4618      	mov	r0, r3
 80088e2:	f000 fa03 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088ea:	e086      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80088ec:	2300      	movs	r3, #0
 80088ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088f0:	e083      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088f2:	4b44      	ldr	r3, [pc, #272]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 0304 	and.w	r3, r3, #4
 80088fa:	2b04      	cmp	r3, #4
 80088fc:	d109      	bne.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088fe:	4b41      	ldr	r3, [pc, #260]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	08db      	lsrs	r3, r3, #3
 8008904:	f003 0303 	and.w	r3, r3, #3
 8008908:	4a3f      	ldr	r2, [pc, #252]	; (8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800890a:	fa22 f303 	lsr.w	r3, r2, r3
 800890e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008910:	e073      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008916:	e070      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008918:	4b3a      	ldr	r3, [pc, #232]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008920:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008924:	d102      	bne.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
        {
          frequency = CSI_VALUE;
 8008926:	4b39      	ldr	r3, [pc, #228]	; (8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>)
 8008928:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800892a:	e066      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800892c:	2300      	movs	r3, #0
 800892e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008930:	e063      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008932:	4b34      	ldr	r3, [pc, #208]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800893a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800893e:	d102      	bne.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        {
          frequency = HSE_VALUE;
 8008940:	4b33      	ldr	r3, [pc, #204]	; (8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8008942:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008944:	e059      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8008946:	2300      	movs	r3, #0
 8008948:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800894a:	e056      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800894c:	4b31      	ldr	r3, [pc, #196]	; (8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 800894e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008950:	e053      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008952:	2300      	movs	r3, #0
 8008954:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008956:	e050      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800895c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8008960:	430b      	orrs	r3, r1
 8008962:	d148      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008964:	4b27      	ldr	r3, [pc, #156]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008968:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800896c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800896e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008970:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008974:	d02a      	beq.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 8008976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008978:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800897c:	d838      	bhi.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800897e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008980:	2b00      	cmp	r3, #0
 8008982:	d004      	beq.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8008984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008986:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800898a:	d00d      	beq.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 800898c:	e030      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800898e:	4b1d      	ldr	r3, [pc, #116]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008996:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800899a:	d102      	bne.n	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
        {
          frequency = HSE_VALUE;
 800899c:	4b1c      	ldr	r3, [pc, #112]	; (8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 800899e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089a0:	e02b      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80089a2:	2300      	movs	r3, #0
 80089a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089a6:	e028      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089a8:	4b16      	ldr	r3, [pc, #88]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089b4:	d107      	bne.n	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 faea 	bl	8008f94 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80089c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089c4:	e019      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80089c6:	2300      	movs	r3, #0
 80089c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089ca:	e016      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089cc:	4b0d      	ldr	r3, [pc, #52]	; (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089d8:	d107      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x982>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089da:	f107 0318 	add.w	r3, r7, #24
 80089de:	4618      	mov	r0, r3
 80089e0:	f000 f830 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80089e4:	69fb      	ldr	r3, [r7, #28]
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089e8:	e007      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80089ea:	2300      	movs	r3, #0
 80089ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089ee:	e004      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 80089f0:	2300      	movs	r3, #0
 80089f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089f4:	e001      	b.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else
  {
    frequency = 0;
 80089f6:	2300      	movs	r3, #0
 80089f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 80089fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3740      	adds	r7, #64	; 0x40
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	58024400 	.word	0x58024400
 8008a08:	03d09000 	.word	0x03d09000
 8008a0c:	003d0900 	.word	0x003d0900
 8008a10:	007a1200 	.word	0x007a1200
 8008a14:	00bb8000 	.word	0x00bb8000

08008a18 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8008a1c:	f7fe f8c8 	bl	8006bb0 <HAL_RCC_GetHCLKFreq>
 8008a20:	4602      	mov	r2, r0
 8008a22:	4b06      	ldr	r3, [pc, #24]	; (8008a3c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008a24:	6a1b      	ldr	r3, [r3, #32]
 8008a26:	091b      	lsrs	r3, r3, #4
 8008a28:	f003 0307 	and.w	r3, r3, #7
 8008a2c:	4904      	ldr	r1, [pc, #16]	; (8008a40 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008a2e:	5ccb      	ldrb	r3, [r1, r3]
 8008a30:	f003 031f 	and.w	r3, r3, #31
 8008a34:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	bd80      	pop	{r7, pc}
 8008a3c:	58024400 	.word	0x58024400
 8008a40:	080108c4 	.word	0x080108c4

08008a44 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b089      	sub	sp, #36	; 0x24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008a4c:	4ba1      	ldr	r3, [pc, #644]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a50:	f003 0303 	and.w	r3, r3, #3
 8008a54:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008a56:	4b9f      	ldr	r3, [pc, #636]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a5a:	0b1b      	lsrs	r3, r3, #12
 8008a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a60:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008a62:	4b9c      	ldr	r3, [pc, #624]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a66:	091b      	lsrs	r3, r3, #4
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008a6e:	4b99      	ldr	r3, [pc, #612]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a72:	08db      	lsrs	r3, r3, #3
 8008a74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	fb02 f303 	mul.w	r3, r2, r3
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f000 8111 	beq.w	8008cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	f000 8083 	beq.w	8008ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	f200 80a1 	bhi.w	8008be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d003      	beq.n	8008ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d056      	beq.n	8008b5c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008aae:	e099      	b.n	8008be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ab0:	4b88      	ldr	r3, [pc, #544]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 0320 	and.w	r3, r3, #32
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d02d      	beq.n	8008b18 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008abc:	4b85      	ldr	r3, [pc, #532]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	08db      	lsrs	r3, r3, #3
 8008ac2:	f003 0303 	and.w	r3, r3, #3
 8008ac6:	4a84      	ldr	r2, [pc, #528]	; (8008cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8008acc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	ee07 3a90 	vmov	s15, r3
 8008ad4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	ee07 3a90 	vmov	s15, r3
 8008ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ae6:	4b7b      	ldr	r3, [pc, #492]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aee:	ee07 3a90 	vmov	s15, r3
 8008af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008af6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008afa:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008cdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008b16:	e087      	b.n	8008c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	ee07 3a90 	vmov	s15, r3
 8008b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b22:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b2a:	4b6a      	ldr	r3, [pc, #424]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b32:	ee07 3a90 	vmov	s15, r3
 8008b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b3e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008cdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b5a:	e065      	b.n	8008c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	ee07 3a90 	vmov	s15, r3
 8008b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b66:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b6e:	4b59      	ldr	r3, [pc, #356]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b76:	ee07 3a90 	vmov	s15, r3
 8008b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b82:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008cdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b9e:	e043      	b.n	8008c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	ee07 3a90 	vmov	s15, r3
 8008ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008baa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008ce8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bb2:	4b48      	ldr	r3, [pc, #288]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bba:	ee07 3a90 	vmov	s15, r3
 8008bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bc6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008cdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008be2:	e021      	b.n	8008c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	ee07 3a90 	vmov	s15, r3
 8008bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bee:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bf6:	4b37      	ldr	r3, [pc, #220]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bfe:	ee07 3a90 	vmov	s15, r3
 8008c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c0a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008cdc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c26:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008c28:	4b2a      	ldr	r3, [pc, #168]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	0a5b      	lsrs	r3, r3, #9
 8008c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c32:	ee07 3a90 	vmov	s15, r3
 8008c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c42:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c4e:	ee17 2a90 	vmov	r2, s15
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008c56:	4b1f      	ldr	r3, [pc, #124]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5a:	0c1b      	lsrs	r3, r3, #16
 8008c5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c60:	ee07 3a90 	vmov	s15, r3
 8008c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c70:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c7c:	ee17 2a90 	vmov	r2, s15
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008c84:	4b13      	ldr	r3, [pc, #76]	; (8008cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c88:	0e1b      	lsrs	r3, r3, #24
 8008c8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c8e:	ee07 3a90 	vmov	s15, r3
 8008c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008caa:	ee17 2a90 	vmov	r2, s15
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008cb2:	e008      	b.n	8008cc6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	609a      	str	r2, [r3, #8]
}
 8008cc6:	bf00      	nop
 8008cc8:	3724      	adds	r7, #36	; 0x24
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr
 8008cd2:	bf00      	nop
 8008cd4:	58024400 	.word	0x58024400
 8008cd8:	03d09000 	.word	0x03d09000
 8008cdc:	46000000 	.word	0x46000000
 8008ce0:	4c742400 	.word	0x4c742400
 8008ce4:	4a742400 	.word	0x4a742400
 8008ce8:	4af42400 	.word	0x4af42400

08008cec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b089      	sub	sp, #36	; 0x24
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008cf4:	4ba1      	ldr	r3, [pc, #644]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cf8:	f003 0303 	and.w	r3, r3, #3
 8008cfc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008cfe:	4b9f      	ldr	r3, [pc, #636]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d02:	0d1b      	lsrs	r3, r3, #20
 8008d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008d08:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008d0a:	4b9c      	ldr	r3, [pc, #624]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d0e:	0a1b      	lsrs	r3, r3, #8
 8008d10:	f003 0301 	and.w	r3, r3, #1
 8008d14:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008d16:	4b99      	ldr	r3, [pc, #612]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d1a:	08db      	lsrs	r3, r3, #3
 8008d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	fb02 f303 	mul.w	r3, r2, r3
 8008d26:	ee07 3a90 	vmov	s15, r3
 8008d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 8111 	beq.w	8008f5c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	f000 8083 	beq.w	8008e48 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	f200 80a1 	bhi.w	8008e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d003      	beq.n	8008d58 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d056      	beq.n	8008e04 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008d56:	e099      	b.n	8008e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d58:	4b88      	ldr	r3, [pc, #544]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 0320 	and.w	r3, r3, #32
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d02d      	beq.n	8008dc0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d64:	4b85      	ldr	r3, [pc, #532]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	08db      	lsrs	r3, r3, #3
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	4a84      	ldr	r2, [pc, #528]	; (8008f80 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008d70:	fa22 f303 	lsr.w	r3, r2, r3
 8008d74:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	ee07 3a90 	vmov	s15, r3
 8008d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	ee07 3a90 	vmov	s15, r3
 8008d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d8e:	4b7b      	ldr	r3, [pc, #492]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d96:	ee07 3a90 	vmov	s15, r3
 8008d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008da2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008f84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008dbe:	e087      	b.n	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	ee07 3a90 	vmov	s15, r3
 8008dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dca:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008f88 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dd2:	4b6a      	ldr	r3, [pc, #424]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dda:	ee07 3a90 	vmov	s15, r3
 8008dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008de6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008f84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e02:	e065      	b.n	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	ee07 3a90 	vmov	s15, r3
 8008e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e0e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008f8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e16:	4b59      	ldr	r3, [pc, #356]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e2a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008f84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e46:	e043      	b.n	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	ee07 3a90 	vmov	s15, r3
 8008e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e52:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008f90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e5a:	4b48      	ldr	r3, [pc, #288]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e6e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008f84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e8a:	e021      	b.n	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	ee07 3a90 	vmov	s15, r3
 8008e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e96:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008f8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e9e:	4b37      	ldr	r3, [pc, #220]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea6:	ee07 3a90 	vmov	s15, r3
 8008eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eb2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008f84 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ece:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008ed0:	4b2a      	ldr	r3, [pc, #168]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed4:	0a5b      	lsrs	r3, r3, #9
 8008ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ee6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008eea:	edd7 6a07 	vldr	s13, [r7, #28]
 8008eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ef6:	ee17 2a90 	vmov	r2, s15
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008efe:	4b1f      	ldr	r3, [pc, #124]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f02:	0c1b      	lsrs	r3, r3, #16
 8008f04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f08:	ee07 3a90 	vmov	s15, r3
 8008f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f18:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f24:	ee17 2a90 	vmov	r2, s15
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008f2c:	4b13      	ldr	r3, [pc, #76]	; (8008f7c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f30:	0e1b      	lsrs	r3, r3, #24
 8008f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f36:	ee07 3a90 	vmov	s15, r3
 8008f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f52:	ee17 2a90 	vmov	r2, s15
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008f5a:	e008      	b.n	8008f6e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	609a      	str	r2, [r3, #8]
}
 8008f6e:	bf00      	nop
 8008f70:	3724      	adds	r7, #36	; 0x24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	58024400 	.word	0x58024400
 8008f80:	03d09000 	.word	0x03d09000
 8008f84:	46000000 	.word	0x46000000
 8008f88:	4c742400 	.word	0x4c742400
 8008f8c:	4a742400 	.word	0x4a742400
 8008f90:	4af42400 	.word	0x4af42400

08008f94 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b089      	sub	sp, #36	; 0x24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f9c:	4ba0      	ldr	r3, [pc, #640]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa0:	f003 0303 	and.w	r3, r3, #3
 8008fa4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008fa6:	4b9e      	ldr	r3, [pc, #632]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008faa:	091b      	lsrs	r3, r3, #4
 8008fac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008fb0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008fb2:	4b9b      	ldr	r3, [pc, #620]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fb6:	f003 0301 	and.w	r3, r3, #1
 8008fba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008fbc:	4b98      	ldr	r3, [pc, #608]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fc0:	08db      	lsrs	r3, r3, #3
 8008fc2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fc6:	693a      	ldr	r2, [r7, #16]
 8008fc8:	fb02 f303 	mul.w	r3, r2, r3
 8008fcc:	ee07 3a90 	vmov	s15, r3
 8008fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f000 8111 	beq.w	8009202 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	f000 8083 	beq.w	80090ee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	2b02      	cmp	r3, #2
 8008fec:	f200 80a1 	bhi.w	8009132 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d003      	beq.n	8008ffe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d056      	beq.n	80090aa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008ffc:	e099      	b.n	8009132 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ffe:	4b88      	ldr	r3, [pc, #544]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 0320 	and.w	r3, r3, #32
 8009006:	2b00      	cmp	r3, #0
 8009008:	d02d      	beq.n	8009066 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800900a:	4b85      	ldr	r3, [pc, #532]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	08db      	lsrs	r3, r3, #3
 8009010:	f003 0303 	and.w	r3, r3, #3
 8009014:	4a83      	ldr	r2, [pc, #524]	; (8009224 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009016:	fa22 f303 	lsr.w	r3, r2, r3
 800901a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	ee07 3a90 	vmov	s15, r3
 8009022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	ee07 3a90 	vmov	s15, r3
 800902c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009030:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009034:	4b7a      	ldr	r3, [pc, #488]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903c:	ee07 3a90 	vmov	s15, r3
 8009040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009044:	ed97 6a03 	vldr	s12, [r7, #12]
 8009048:	eddf 5a77 	vldr	s11, [pc, #476]	; 8009228 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800904c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009050:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009054:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009058:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800905c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009060:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009064:	e087      	b.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	ee07 3a90 	vmov	s15, r3
 800906c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009070:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800922c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009074:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009078:	4b69      	ldr	r3, [pc, #420]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800907a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009080:	ee07 3a90 	vmov	s15, r3
 8009084:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009088:	ed97 6a03 	vldr	s12, [r7, #12]
 800908c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8009228 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009090:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009094:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009098:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800909c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090a8:	e065      	b.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	ee07 3a90 	vmov	s15, r3
 80090b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090b4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8009230 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80090b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090bc:	4b58      	ldr	r3, [pc, #352]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090c4:	ee07 3a90 	vmov	s15, r3
 80090c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80090d0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8009228 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80090d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090ec:	e043      	b.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	ee07 3a90 	vmov	s15, r3
 80090f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090f8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009234 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80090fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009100:	4b47      	ldr	r3, [pc, #284]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009108:	ee07 3a90 	vmov	s15, r3
 800910c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009110:	ed97 6a03 	vldr	s12, [r7, #12]
 8009114:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009228 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009118:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800911c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009120:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009124:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800912c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009130:	e021      	b.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	ee07 3a90 	vmov	s15, r3
 8009138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800913c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800922c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009144:	4b36      	ldr	r3, [pc, #216]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800914c:	ee07 3a90 	vmov	s15, r3
 8009150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009154:	ed97 6a03 	vldr	s12, [r7, #12]
 8009158:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009228 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800915c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009164:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800916c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009170:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009174:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009176:	4b2a      	ldr	r3, [pc, #168]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800917a:	0a5b      	lsrs	r3, r3, #9
 800917c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009180:	ee07 3a90 	vmov	s15, r3
 8009184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009188:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800918c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009190:	edd7 6a07 	vldr	s13, [r7, #28]
 8009194:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800919c:	ee17 2a90 	vmov	r2, s15
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80091a4:	4b1e      	ldr	r3, [pc, #120]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a8:	0c1b      	lsrs	r3, r3, #16
 80091aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80091ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091be:	edd7 6a07 	vldr	s13, [r7, #28]
 80091c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091ca:	ee17 2a90 	vmov	r2, s15
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80091d2:	4b13      	ldr	r3, [pc, #76]	; (8009220 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d6:	0e1b      	lsrs	r3, r3, #24
 80091d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091dc:	ee07 3a90 	vmov	s15, r3
 80091e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80091e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80091f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091f8:	ee17 2a90 	vmov	r2, s15
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009200:	e008      	b.n	8009214 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2200      	movs	r2, #0
 8009206:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2200      	movs	r2, #0
 800920c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	609a      	str	r2, [r3, #8]
}
 8009214:	bf00      	nop
 8009216:	3724      	adds	r7, #36	; 0x24
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	58024400 	.word	0x58024400
 8009224:	03d09000 	.word	0x03d09000
 8009228:	46000000 	.word	0x46000000
 800922c:	4c742400 	.word	0x4c742400
 8009230:	4a742400 	.word	0x4a742400
 8009234:	4af42400 	.word	0x4af42400

08009238 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009242:	2300      	movs	r3, #0
 8009244:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009246:	4b53      	ldr	r3, [pc, #332]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800924a:	f003 0303 	and.w	r3, r3, #3
 800924e:	2b03      	cmp	r3, #3
 8009250:	d101      	bne.n	8009256 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	e099      	b.n	800938a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009256:	4b4f      	ldr	r3, [pc, #316]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a4e      	ldr	r2, [pc, #312]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800925c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009262:	f7f8 fa21 	bl	80016a8 <HAL_GetTick>
 8009266:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009268:	e008      	b.n	800927c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800926a:	f7f8 fa1d 	bl	80016a8 <HAL_GetTick>
 800926e:	4602      	mov	r2, r0
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	2b02      	cmp	r3, #2
 8009276:	d901      	bls.n	800927c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009278:	2303      	movs	r3, #3
 800927a:	e086      	b.n	800938a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800927c:	4b45      	ldr	r3, [pc, #276]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1f0      	bne.n	800926a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009288:	4b42      	ldr	r3, [pc, #264]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800928a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800928c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	031b      	lsls	r3, r3, #12
 8009296:	493f      	ldr	r1, [pc, #252]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009298:	4313      	orrs	r3, r2
 800929a:	628b      	str	r3, [r1, #40]	; 0x28
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	3b01      	subs	r3, #1
 80092a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	3b01      	subs	r3, #1
 80092ac:	025b      	lsls	r3, r3, #9
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	431a      	orrs	r2, r3
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	3b01      	subs	r3, #1
 80092b8:	041b      	lsls	r3, r3, #16
 80092ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80092be:	431a      	orrs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	3b01      	subs	r3, #1
 80092c6:	061b      	lsls	r3, r3, #24
 80092c8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80092cc:	4931      	ldr	r1, [pc, #196]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092ce:	4313      	orrs	r3, r2
 80092d0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80092d2:	4b30      	ldr	r3, [pc, #192]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	492d      	ldr	r1, [pc, #180]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092e0:	4313      	orrs	r3, r2
 80092e2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80092e4:	4b2b      	ldr	r3, [pc, #172]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e8:	f023 0220 	bic.w	r2, r3, #32
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	699b      	ldr	r3, [r3, #24]
 80092f0:	4928      	ldr	r1, [pc, #160]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092f2:	4313      	orrs	r3, r2
 80092f4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80092f6:	4b27      	ldr	r3, [pc, #156]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092fa:	4a26      	ldr	r2, [pc, #152]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 80092fc:	f023 0310 	bic.w	r3, r3, #16
 8009300:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009302:	4b24      	ldr	r3, [pc, #144]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009304:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009306:	4b24      	ldr	r3, [pc, #144]	; (8009398 <RCCEx_PLL2_Config+0x160>)
 8009308:	4013      	ands	r3, r2
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	69d2      	ldr	r2, [r2, #28]
 800930e:	00d2      	lsls	r2, r2, #3
 8009310:	4920      	ldr	r1, [pc, #128]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009312:	4313      	orrs	r3, r2
 8009314:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009316:	4b1f      	ldr	r3, [pc, #124]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800931a:	4a1e      	ldr	r2, [pc, #120]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800931c:	f043 0310 	orr.w	r3, r3, #16
 8009320:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d106      	bne.n	8009336 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009328:	4b1a      	ldr	r3, [pc, #104]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800932a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800932c:	4a19      	ldr	r2, [pc, #100]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800932e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009332:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009334:	e00f      	b.n	8009356 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d106      	bne.n	800934a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800933c:	4b15      	ldr	r3, [pc, #84]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800933e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009340:	4a14      	ldr	r2, [pc, #80]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009342:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009346:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009348:	e005      	b.n	8009356 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800934a:	4b12      	ldr	r3, [pc, #72]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800934c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934e:	4a11      	ldr	r2, [pc, #68]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009350:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009354:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009356:	4b0f      	ldr	r3, [pc, #60]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a0e      	ldr	r2, [pc, #56]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800935c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009362:	f7f8 f9a1 	bl	80016a8 <HAL_GetTick>
 8009366:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009368:	e008      	b.n	800937c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800936a:	f7f8 f99d 	bl	80016a8 <HAL_GetTick>
 800936e:	4602      	mov	r2, r0
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	1ad3      	subs	r3, r2, r3
 8009374:	2b02      	cmp	r3, #2
 8009376:	d901      	bls.n	800937c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e006      	b.n	800938a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800937c:	4b05      	ldr	r3, [pc, #20]	; (8009394 <RCCEx_PLL2_Config+0x15c>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009384:	2b00      	cmp	r3, #0
 8009386:	d0f0      	beq.n	800936a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009388:	7bfb      	ldrb	r3, [r7, #15]
}
 800938a:	4618      	mov	r0, r3
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	58024400 	.word	0x58024400
 8009398:	ffff0007 	.word	0xffff0007

0800939c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b084      	sub	sp, #16
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80093aa:	4b53      	ldr	r3, [pc, #332]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ae:	f003 0303 	and.w	r3, r3, #3
 80093b2:	2b03      	cmp	r3, #3
 80093b4:	d101      	bne.n	80093ba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e099      	b.n	80094ee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80093ba:	4b4f      	ldr	r3, [pc, #316]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a4e      	ldr	r2, [pc, #312]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093c6:	f7f8 f96f 	bl	80016a8 <HAL_GetTick>
 80093ca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093cc:	e008      	b.n	80093e0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093ce:	f7f8 f96b 	bl	80016a8 <HAL_GetTick>
 80093d2:	4602      	mov	r2, r0
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	1ad3      	subs	r3, r2, r3
 80093d8:	2b02      	cmp	r3, #2
 80093da:	d901      	bls.n	80093e0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	e086      	b.n	80094ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093e0:	4b45      	ldr	r3, [pc, #276]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d1f0      	bne.n	80093ce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80093ec:	4b42      	ldr	r3, [pc, #264]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	051b      	lsls	r3, r3, #20
 80093fa:	493f      	ldr	r1, [pc, #252]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80093fc:	4313      	orrs	r3, r2
 80093fe:	628b      	str	r3, [r1, #40]	; 0x28
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	3b01      	subs	r3, #1
 8009406:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	3b01      	subs	r3, #1
 8009410:	025b      	lsls	r3, r3, #9
 8009412:	b29b      	uxth	r3, r3
 8009414:	431a      	orrs	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	3b01      	subs	r3, #1
 800941c:	041b      	lsls	r3, r3, #16
 800941e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009422:	431a      	orrs	r2, r3
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	3b01      	subs	r3, #1
 800942a:	061b      	lsls	r3, r3, #24
 800942c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009430:	4931      	ldr	r1, [pc, #196]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009432:	4313      	orrs	r3, r2
 8009434:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009436:	4b30      	ldr	r3, [pc, #192]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	492d      	ldr	r1, [pc, #180]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009444:	4313      	orrs	r3, r2
 8009446:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009448:	4b2b      	ldr	r3, [pc, #172]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 800944a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800944c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	4928      	ldr	r1, [pc, #160]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009456:	4313      	orrs	r3, r2
 8009458:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800945a:	4b27      	ldr	r3, [pc, #156]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 800945c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945e:	4a26      	ldr	r2, [pc, #152]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009460:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009464:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009466:	4b24      	ldr	r3, [pc, #144]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800946a:	4b24      	ldr	r3, [pc, #144]	; (80094fc <RCCEx_PLL3_Config+0x160>)
 800946c:	4013      	ands	r3, r2
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	69d2      	ldr	r2, [r2, #28]
 8009472:	00d2      	lsls	r2, r2, #3
 8009474:	4920      	ldr	r1, [pc, #128]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009476:	4313      	orrs	r3, r2
 8009478:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800947a:	4b1f      	ldr	r3, [pc, #124]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 800947c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800947e:	4a1e      	ldr	r2, [pc, #120]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009484:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d106      	bne.n	800949a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800948c:	4b1a      	ldr	r3, [pc, #104]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 800948e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009490:	4a19      	ldr	r2, [pc, #100]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 8009492:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009496:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009498:	e00f      	b.n	80094ba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	2b01      	cmp	r3, #1
 800949e:	d106      	bne.n	80094ae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80094a0:	4b15      	ldr	r3, [pc, #84]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a4:	4a14      	ldr	r2, [pc, #80]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80094aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80094ac:	e005      	b.n	80094ba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80094ae:	4b12      	ldr	r3, [pc, #72]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b2:	4a11      	ldr	r2, [pc, #68]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80094b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80094ba:	4b0f      	ldr	r3, [pc, #60]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a0e      	ldr	r2, [pc, #56]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094c6:	f7f8 f8ef 	bl	80016a8 <HAL_GetTick>
 80094ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80094cc:	e008      	b.n	80094e0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80094ce:	f7f8 f8eb 	bl	80016a8 <HAL_GetTick>
 80094d2:	4602      	mov	r2, r0
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	1ad3      	subs	r3, r2, r3
 80094d8:	2b02      	cmp	r3, #2
 80094da:	d901      	bls.n	80094e0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e006      	b.n	80094ee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80094e0:	4b05      	ldr	r3, [pc, #20]	; (80094f8 <RCCEx_PLL3_Config+0x15c>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d0f0      	beq.n	80094ce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	58024400 	.word	0x58024400
 80094fc:	ffff0007 	.word	0xffff0007

08009500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b082      	sub	sp, #8
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d101      	bne.n	8009512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e049      	b.n	80095a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009518:	b2db      	uxtb	r3, r3
 800951a:	2b00      	cmp	r3, #0
 800951c:	d106      	bne.n	800952c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f7f7 fe70 	bl	800120c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2202      	movs	r2, #2
 8009530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	3304      	adds	r3, #4
 800953c:	4619      	mov	r1, r3
 800953e:	4610      	mov	r0, r2
 8009540:	f000 fd48 	bl	8009fd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3708      	adds	r7, #8
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
	...

080095b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b085      	sub	sp, #20
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d001      	beq.n	80095c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e04c      	b.n	8009662 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2202      	movs	r2, #2
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a26      	ldr	r2, [pc, #152]	; (8009670 <HAL_TIM_Base_Start+0xc0>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d022      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e2:	d01d      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a22      	ldr	r2, [pc, #136]	; (8009674 <HAL_TIM_Base_Start+0xc4>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d018      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a21      	ldr	r2, [pc, #132]	; (8009678 <HAL_TIM_Base_Start+0xc8>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d013      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a1f      	ldr	r2, [pc, #124]	; (800967c <HAL_TIM_Base_Start+0xcc>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d00e      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1e      	ldr	r2, [pc, #120]	; (8009680 <HAL_TIM_Base_Start+0xd0>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d009      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a1c      	ldr	r2, [pc, #112]	; (8009684 <HAL_TIM_Base_Start+0xd4>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d004      	beq.n	8009620 <HAL_TIM_Base_Start+0x70>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a1b      	ldr	r2, [pc, #108]	; (8009688 <HAL_TIM_Base_Start+0xd8>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d115      	bne.n	800964c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	4b19      	ldr	r3, [pc, #100]	; (800968c <HAL_TIM_Base_Start+0xdc>)
 8009628:	4013      	ands	r3, r2
 800962a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2b06      	cmp	r3, #6
 8009630:	d015      	beq.n	800965e <HAL_TIM_Base_Start+0xae>
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009638:	d011      	beq.n	800965e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f042 0201 	orr.w	r2, r2, #1
 8009648:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800964a:	e008      	b.n	800965e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f042 0201 	orr.w	r2, r2, #1
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	e000      	b.n	8009660 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800965e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3714      	adds	r7, #20
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	40010000 	.word	0x40010000
 8009674:	40000400 	.word	0x40000400
 8009678:	40000800 	.word	0x40000800
 800967c:	40000c00 	.word	0x40000c00
 8009680:	40010400 	.word	0x40010400
 8009684:	40001800 	.word	0x40001800
 8009688:	40014000 	.word	0x40014000
 800968c:	00010007 	.word	0x00010007

08009690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009690:	b480      	push	{r7}
 8009692:	b085      	sub	sp, #20
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d001      	beq.n	80096a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	e054      	b.n	8009752 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2202      	movs	r2, #2
 80096ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	68da      	ldr	r2, [r3, #12]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f042 0201 	orr.w	r2, r2, #1
 80096be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a26      	ldr	r2, [pc, #152]	; (8009760 <HAL_TIM_Base_Start_IT+0xd0>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d022      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096d2:	d01d      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a22      	ldr	r2, [pc, #136]	; (8009764 <HAL_TIM_Base_Start_IT+0xd4>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d018      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a21      	ldr	r2, [pc, #132]	; (8009768 <HAL_TIM_Base_Start_IT+0xd8>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d013      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a1f      	ldr	r2, [pc, #124]	; (800976c <HAL_TIM_Base_Start_IT+0xdc>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d00e      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a1e      	ldr	r2, [pc, #120]	; (8009770 <HAL_TIM_Base_Start_IT+0xe0>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d009      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a1c      	ldr	r2, [pc, #112]	; (8009774 <HAL_TIM_Base_Start_IT+0xe4>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d004      	beq.n	8009710 <HAL_TIM_Base_Start_IT+0x80>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a1b      	ldr	r2, [pc, #108]	; (8009778 <HAL_TIM_Base_Start_IT+0xe8>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d115      	bne.n	800973c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689a      	ldr	r2, [r3, #8]
 8009716:	4b19      	ldr	r3, [pc, #100]	; (800977c <HAL_TIM_Base_Start_IT+0xec>)
 8009718:	4013      	ands	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2b06      	cmp	r3, #6
 8009720:	d015      	beq.n	800974e <HAL_TIM_Base_Start_IT+0xbe>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009728:	d011      	beq.n	800974e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f042 0201 	orr.w	r2, r2, #1
 8009738:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800973a:	e008      	b.n	800974e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f042 0201 	orr.w	r2, r2, #1
 800974a:	601a      	str	r2, [r3, #0]
 800974c:	e000      	b.n	8009750 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800974e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3714      	adds	r7, #20
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	40010000 	.word	0x40010000
 8009764:	40000400 	.word	0x40000400
 8009768:	40000800 	.word	0x40000800
 800976c:	40000c00 	.word	0x40000c00
 8009770:	40010400 	.word	0x40010400
 8009774:	40001800 	.word	0x40001800
 8009778:	40014000 	.word	0x40014000
 800977c:	00010007 	.word	0x00010007

08009780 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d101      	bne.n	8009792 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	e049      	b.n	8009826 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009798:	b2db      	uxtb	r3, r3
 800979a:	2b00      	cmp	r3, #0
 800979c:	d106      	bne.n	80097ac <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f841 	bl	800982e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2202      	movs	r2, #2
 80097b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	3304      	adds	r3, #4
 80097bc:	4619      	mov	r1, r3
 80097be:	4610      	mov	r0, r2
 80097c0:	f000 fc08 	bl	8009fd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2201      	movs	r2, #1
 8009808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2201      	movs	r2, #1
 8009820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3708      	adds	r7, #8
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800982e:	b480      	push	{r7}
 8009830:	b083      	sub	sp, #12
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009836:	bf00      	nop
 8009838:	370c      	adds	r7, #12
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
	...

08009844 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d109      	bne.n	8009868 <HAL_TIM_OC_Start+0x24>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2b01      	cmp	r3, #1
 800985e:	bf14      	ite	ne
 8009860:	2301      	movne	r3, #1
 8009862:	2300      	moveq	r3, #0
 8009864:	b2db      	uxtb	r3, r3
 8009866:	e03c      	b.n	80098e2 <HAL_TIM_OC_Start+0x9e>
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	2b04      	cmp	r3, #4
 800986c:	d109      	bne.n	8009882 <HAL_TIM_OC_Start+0x3e>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009874:	b2db      	uxtb	r3, r3
 8009876:	2b01      	cmp	r3, #1
 8009878:	bf14      	ite	ne
 800987a:	2301      	movne	r3, #1
 800987c:	2300      	moveq	r3, #0
 800987e:	b2db      	uxtb	r3, r3
 8009880:	e02f      	b.n	80098e2 <HAL_TIM_OC_Start+0x9e>
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	2b08      	cmp	r3, #8
 8009886:	d109      	bne.n	800989c <HAL_TIM_OC_Start+0x58>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800988e:	b2db      	uxtb	r3, r3
 8009890:	2b01      	cmp	r3, #1
 8009892:	bf14      	ite	ne
 8009894:	2301      	movne	r3, #1
 8009896:	2300      	moveq	r3, #0
 8009898:	b2db      	uxtb	r3, r3
 800989a:	e022      	b.n	80098e2 <HAL_TIM_OC_Start+0x9e>
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	2b0c      	cmp	r3, #12
 80098a0:	d109      	bne.n	80098b6 <HAL_TIM_OC_Start+0x72>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	bf14      	ite	ne
 80098ae:	2301      	movne	r3, #1
 80098b0:	2300      	moveq	r3, #0
 80098b2:	b2db      	uxtb	r3, r3
 80098b4:	e015      	b.n	80098e2 <HAL_TIM_OC_Start+0x9e>
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	2b10      	cmp	r3, #16
 80098ba:	d109      	bne.n	80098d0 <HAL_TIM_OC_Start+0x8c>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	bf14      	ite	ne
 80098c8:	2301      	movne	r3, #1
 80098ca:	2300      	moveq	r3, #0
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	e008      	b.n	80098e2 <HAL_TIM_OC_Start+0x9e>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	2b01      	cmp	r3, #1
 80098da:	bf14      	ite	ne
 80098dc:	2301      	movne	r3, #1
 80098de:	2300      	moveq	r3, #0
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d001      	beq.n	80098ea <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e0a1      	b.n	8009a2e <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d104      	bne.n	80098fa <HAL_TIM_OC_Start+0xb6>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2202      	movs	r2, #2
 80098f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098f8:	e023      	b.n	8009942 <HAL_TIM_OC_Start+0xfe>
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	2b04      	cmp	r3, #4
 80098fe:	d104      	bne.n	800990a <HAL_TIM_OC_Start+0xc6>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2202      	movs	r2, #2
 8009904:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009908:	e01b      	b.n	8009942 <HAL_TIM_OC_Start+0xfe>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	2b08      	cmp	r3, #8
 800990e:	d104      	bne.n	800991a <HAL_TIM_OC_Start+0xd6>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2202      	movs	r2, #2
 8009914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009918:	e013      	b.n	8009942 <HAL_TIM_OC_Start+0xfe>
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	2b0c      	cmp	r3, #12
 800991e:	d104      	bne.n	800992a <HAL_TIM_OC_Start+0xe6>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2202      	movs	r2, #2
 8009924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009928:	e00b      	b.n	8009942 <HAL_TIM_OC_Start+0xfe>
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b10      	cmp	r3, #16
 800992e:	d104      	bne.n	800993a <HAL_TIM_OC_Start+0xf6>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2202      	movs	r2, #2
 8009934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009938:	e003      	b.n	8009942 <HAL_TIM_OC_Start+0xfe>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2202      	movs	r2, #2
 800993e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2201      	movs	r2, #1
 8009948:	6839      	ldr	r1, [r7, #0]
 800994a:	4618      	mov	r0, r3
 800994c:	f000 ff50 	bl	800a7f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a38      	ldr	r2, [pc, #224]	; (8009a38 <HAL_TIM_OC_Start+0x1f4>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d013      	beq.n	8009982 <HAL_TIM_OC_Start+0x13e>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a37      	ldr	r2, [pc, #220]	; (8009a3c <HAL_TIM_OC_Start+0x1f8>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d00e      	beq.n	8009982 <HAL_TIM_OC_Start+0x13e>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a35      	ldr	r2, [pc, #212]	; (8009a40 <HAL_TIM_OC_Start+0x1fc>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d009      	beq.n	8009982 <HAL_TIM_OC_Start+0x13e>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a34      	ldr	r2, [pc, #208]	; (8009a44 <HAL_TIM_OC_Start+0x200>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d004      	beq.n	8009982 <HAL_TIM_OC_Start+0x13e>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a32      	ldr	r2, [pc, #200]	; (8009a48 <HAL_TIM_OC_Start+0x204>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d101      	bne.n	8009986 <HAL_TIM_OC_Start+0x142>
 8009982:	2301      	movs	r3, #1
 8009984:	e000      	b.n	8009988 <HAL_TIM_OC_Start+0x144>
 8009986:	2300      	movs	r3, #0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d007      	beq.n	800999c <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800999a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a25      	ldr	r2, [pc, #148]	; (8009a38 <HAL_TIM_OC_Start+0x1f4>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d022      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099ae:	d01d      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4a25      	ldr	r2, [pc, #148]	; (8009a4c <HAL_TIM_OC_Start+0x208>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d018      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a24      	ldr	r2, [pc, #144]	; (8009a50 <HAL_TIM_OC_Start+0x20c>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d013      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a22      	ldr	r2, [pc, #136]	; (8009a54 <HAL_TIM_OC_Start+0x210>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d00e      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a1a      	ldr	r2, [pc, #104]	; (8009a3c <HAL_TIM_OC_Start+0x1f8>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d009      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a1e      	ldr	r2, [pc, #120]	; (8009a58 <HAL_TIM_OC_Start+0x214>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d004      	beq.n	80099ec <HAL_TIM_OC_Start+0x1a8>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a16      	ldr	r2, [pc, #88]	; (8009a40 <HAL_TIM_OC_Start+0x1fc>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d115      	bne.n	8009a18 <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	689a      	ldr	r2, [r3, #8]
 80099f2:	4b1a      	ldr	r3, [pc, #104]	; (8009a5c <HAL_TIM_OC_Start+0x218>)
 80099f4:	4013      	ands	r3, r2
 80099f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2b06      	cmp	r3, #6
 80099fc:	d015      	beq.n	8009a2a <HAL_TIM_OC_Start+0x1e6>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a04:	d011      	beq.n	8009a2a <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f042 0201 	orr.w	r2, r2, #1
 8009a14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a16:	e008      	b.n	8009a2a <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f042 0201 	orr.w	r2, r2, #1
 8009a26:	601a      	str	r2, [r3, #0]
 8009a28:	e000      	b.n	8009a2c <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	bf00      	nop
 8009a38:	40010000 	.word	0x40010000
 8009a3c:	40010400 	.word	0x40010400
 8009a40:	40014000 	.word	0x40014000
 8009a44:	40014400 	.word	0x40014400
 8009a48:	40014800 	.word	0x40014800
 8009a4c:	40000400 	.word	0x40000400
 8009a50:	40000800 	.word	0x40000800
 8009a54:	40000c00 	.word	0x40000c00
 8009a58:	40001800 	.word	0x40001800
 8009a5c:	00010007 	.word	0x00010007

08009a60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	f003 0302 	and.w	r3, r3, #2
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d122      	bne.n	8009abc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	f003 0302 	and.w	r3, r3, #2
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d11b      	bne.n	8009abc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f06f 0202 	mvn.w	r2, #2
 8009a8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2201      	movs	r2, #1
 8009a92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	699b      	ldr	r3, [r3, #24]
 8009a9a:	f003 0303 	and.w	r3, r3, #3
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d003      	beq.n	8009aaa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 fa78 	bl	8009f98 <HAL_TIM_IC_CaptureCallback>
 8009aa8:	e005      	b.n	8009ab6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 fa6a 	bl	8009f84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fa7b 	bl	8009fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	691b      	ldr	r3, [r3, #16]
 8009ac2:	f003 0304 	and.w	r3, r3, #4
 8009ac6:	2b04      	cmp	r3, #4
 8009ac8:	d122      	bne.n	8009b10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f003 0304 	and.w	r3, r3, #4
 8009ad4:	2b04      	cmp	r3, #4
 8009ad6:	d11b      	bne.n	8009b10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f06f 0204 	mvn.w	r2, #4
 8009ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2202      	movs	r2, #2
 8009ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	699b      	ldr	r3, [r3, #24]
 8009aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 fa4e 	bl	8009f98 <HAL_TIM_IC_CaptureCallback>
 8009afc:	e005      	b.n	8009b0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fa40 	bl	8009f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 fa51 	bl	8009fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	691b      	ldr	r3, [r3, #16]
 8009b16:	f003 0308 	and.w	r3, r3, #8
 8009b1a:	2b08      	cmp	r3, #8
 8009b1c:	d122      	bne.n	8009b64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	f003 0308 	and.w	r3, r3, #8
 8009b28:	2b08      	cmp	r3, #8
 8009b2a:	d11b      	bne.n	8009b64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f06f 0208 	mvn.w	r2, #8
 8009b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2204      	movs	r2, #4
 8009b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	69db      	ldr	r3, [r3, #28]
 8009b42:	f003 0303 	and.w	r3, r3, #3
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d003      	beq.n	8009b52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fa24 	bl	8009f98 <HAL_TIM_IC_CaptureCallback>
 8009b50:	e005      	b.n	8009b5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 fa16 	bl	8009f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 fa27 	bl	8009fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	f003 0310 	and.w	r3, r3, #16
 8009b6e:	2b10      	cmp	r3, #16
 8009b70:	d122      	bne.n	8009bb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68db      	ldr	r3, [r3, #12]
 8009b78:	f003 0310 	and.w	r3, r3, #16
 8009b7c:	2b10      	cmp	r3, #16
 8009b7e:	d11b      	bne.n	8009bb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f06f 0210 	mvn.w	r2, #16
 8009b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2208      	movs	r2, #8
 8009b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	69db      	ldr	r3, [r3, #28]
 8009b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 f9fa 	bl	8009f98 <HAL_TIM_IC_CaptureCallback>
 8009ba4:	e005      	b.n	8009bb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 f9ec 	bl	8009f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f000 f9fd 	bl	8009fac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	691b      	ldr	r3, [r3, #16]
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d10e      	bne.n	8009be4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	f003 0301 	and.w	r3, r3, #1
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d107      	bne.n	8009be4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f06f 0201 	mvn.w	r2, #1
 8009bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f7f7 fa3c 	bl	800105c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bee:	2b80      	cmp	r3, #128	; 0x80
 8009bf0:	d10e      	bne.n	8009c10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bfc:	2b80      	cmp	r3, #128	; 0x80
 8009bfe:	d107      	bne.n	8009c10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 ff4e 	bl	800aaac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c1e:	d10e      	bne.n	8009c3e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c2a:	2b80      	cmp	r3, #128	; 0x80
 8009c2c:	d107      	bne.n	8009c3e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 ff41 	bl	800aac0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c48:	2b40      	cmp	r3, #64	; 0x40
 8009c4a:	d10e      	bne.n	8009c6a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c56:	2b40      	cmp	r3, #64	; 0x40
 8009c58:	d107      	bne.n	8009c6a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f000 f9ab 	bl	8009fc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	f003 0320 	and.w	r3, r3, #32
 8009c74:	2b20      	cmp	r3, #32
 8009c76:	d10e      	bne.n	8009c96 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	f003 0320 	and.w	r3, r3, #32
 8009c82:	2b20      	cmp	r3, #32
 8009c84:	d107      	bne.n	8009c96 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f06f 0220 	mvn.w	r2, #32
 8009c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 ff01 	bl	800aa98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c96:	bf00      	nop
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
	...

08009ca0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b086      	sub	sp, #24
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009cac:	2300      	movs	r3, #0
 8009cae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d101      	bne.n	8009cbe <HAL_TIM_OC_ConfigChannel+0x1e>
 8009cba:	2302      	movs	r3, #2
 8009cbc:	e066      	b.n	8009d8c <HAL_TIM_OC_ConfigChannel+0xec>
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2b14      	cmp	r3, #20
 8009cca:	d857      	bhi.n	8009d7c <HAL_TIM_OC_ConfigChannel+0xdc>
 8009ccc:	a201      	add	r2, pc, #4	; (adr r2, 8009cd4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd2:	bf00      	nop
 8009cd4:	08009d29 	.word	0x08009d29
 8009cd8:	08009d7d 	.word	0x08009d7d
 8009cdc:	08009d7d 	.word	0x08009d7d
 8009ce0:	08009d7d 	.word	0x08009d7d
 8009ce4:	08009d37 	.word	0x08009d37
 8009ce8:	08009d7d 	.word	0x08009d7d
 8009cec:	08009d7d 	.word	0x08009d7d
 8009cf0:	08009d7d 	.word	0x08009d7d
 8009cf4:	08009d45 	.word	0x08009d45
 8009cf8:	08009d7d 	.word	0x08009d7d
 8009cfc:	08009d7d 	.word	0x08009d7d
 8009d00:	08009d7d 	.word	0x08009d7d
 8009d04:	08009d53 	.word	0x08009d53
 8009d08:	08009d7d 	.word	0x08009d7d
 8009d0c:	08009d7d 	.word	0x08009d7d
 8009d10:	08009d7d 	.word	0x08009d7d
 8009d14:	08009d61 	.word	0x08009d61
 8009d18:	08009d7d 	.word	0x08009d7d
 8009d1c:	08009d7d 	.word	0x08009d7d
 8009d20:	08009d7d 	.word	0x08009d7d
 8009d24:	08009d6f 	.word	0x08009d6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	68b9      	ldr	r1, [r7, #8]
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f000 f9ea 	bl	800a108 <TIM_OC1_SetConfig>
      break;
 8009d34:	e025      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68b9      	ldr	r1, [r7, #8]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f000 fa73 	bl	800a228 <TIM_OC2_SetConfig>
      break;
 8009d42:	e01e      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	68b9      	ldr	r1, [r7, #8]
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f000 faf6 	bl	800a33c <TIM_OC3_SetConfig>
      break;
 8009d50:	e017      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	68b9      	ldr	r1, [r7, #8]
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f000 fb77 	bl	800a44c <TIM_OC4_SetConfig>
      break;
 8009d5e:	e010      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68b9      	ldr	r1, [r7, #8]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f000 fbda 	bl	800a520 <TIM_OC5_SetConfig>
      break;
 8009d6c:	e009      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68b9      	ldr	r1, [r7, #8]
 8009d74:	4618      	mov	r0, r3
 8009d76:	f000 fc37 	bl	800a5e8 <TIM_OC6_SetConfig>
      break;
 8009d7a:	e002      	b.n	8009d82 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8009d80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3718      	adds	r7, #24
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b084      	sub	sp, #16
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d101      	bne.n	8009db0 <HAL_TIM_ConfigClockSource+0x1c>
 8009dac:	2302      	movs	r3, #2
 8009dae:	e0dc      	b.n	8009f6a <HAL_TIM_ConfigClockSource+0x1d6>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2202      	movs	r2, #2
 8009dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	4b6a      	ldr	r3, [pc, #424]	; (8009f74 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009dcc:	4013      	ands	r3, r2
 8009dce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009dd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a64      	ldr	r2, [pc, #400]	; (8009f78 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	f000 80a9 	beq.w	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009dec:	4a62      	ldr	r2, [pc, #392]	; (8009f78 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	f200 80ae 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009df4:	4a61      	ldr	r2, [pc, #388]	; (8009f7c <HAL_TIM_ConfigClockSource+0x1e8>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	f000 80a1 	beq.w	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009dfc:	4a5f      	ldr	r2, [pc, #380]	; (8009f7c <HAL_TIM_ConfigClockSource+0x1e8>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	f200 80a6 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e04:	4a5e      	ldr	r2, [pc, #376]	; (8009f80 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	f000 8099 	beq.w	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e0c:	4a5c      	ldr	r2, [pc, #368]	; (8009f80 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	f200 809e 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e14:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009e18:	f000 8091 	beq.w	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e1c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009e20:	f200 8096 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e28:	f000 8089 	beq.w	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e30:	f200 808e 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e38:	d03e      	beq.n	8009eb8 <HAL_TIM_ConfigClockSource+0x124>
 8009e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e3e:	f200 8087 	bhi.w	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e46:	f000 8086 	beq.w	8009f56 <HAL_TIM_ConfigClockSource+0x1c2>
 8009e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e4e:	d87f      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e50:	2b70      	cmp	r3, #112	; 0x70
 8009e52:	d01a      	beq.n	8009e8a <HAL_TIM_ConfigClockSource+0xf6>
 8009e54:	2b70      	cmp	r3, #112	; 0x70
 8009e56:	d87b      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e58:	2b60      	cmp	r3, #96	; 0x60
 8009e5a:	d050      	beq.n	8009efe <HAL_TIM_ConfigClockSource+0x16a>
 8009e5c:	2b60      	cmp	r3, #96	; 0x60
 8009e5e:	d877      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e60:	2b50      	cmp	r3, #80	; 0x50
 8009e62:	d03c      	beq.n	8009ede <HAL_TIM_ConfigClockSource+0x14a>
 8009e64:	2b50      	cmp	r3, #80	; 0x50
 8009e66:	d873      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e68:	2b40      	cmp	r3, #64	; 0x40
 8009e6a:	d058      	beq.n	8009f1e <HAL_TIM_ConfigClockSource+0x18a>
 8009e6c:	2b40      	cmp	r3, #64	; 0x40
 8009e6e:	d86f      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e70:	2b30      	cmp	r3, #48	; 0x30
 8009e72:	d064      	beq.n	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e74:	2b30      	cmp	r3, #48	; 0x30
 8009e76:	d86b      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e78:	2b20      	cmp	r3, #32
 8009e7a:	d060      	beq.n	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e7c:	2b20      	cmp	r3, #32
 8009e7e:	d867      	bhi.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d05c      	beq.n	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e84:	2b10      	cmp	r3, #16
 8009e86:	d05a      	beq.n	8009f3e <HAL_TIM_ConfigClockSource+0x1aa>
 8009e88:	e062      	b.n	8009f50 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6818      	ldr	r0, [r3, #0]
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	6899      	ldr	r1, [r3, #8]
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	685a      	ldr	r2, [r3, #4]
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	68db      	ldr	r3, [r3, #12]
 8009e9a:	f000 fc89 	bl	800a7b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009eac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68ba      	ldr	r2, [r7, #8]
 8009eb4:	609a      	str	r2, [r3, #8]
      break;
 8009eb6:	e04f      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6818      	ldr	r0, [r3, #0]
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	6899      	ldr	r1, [r3, #8]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	685a      	ldr	r2, [r3, #4]
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	f000 fc72 	bl	800a7b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	689a      	ldr	r2, [r3, #8]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009eda:	609a      	str	r2, [r3, #8]
      break;
 8009edc:	e03c      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6818      	ldr	r0, [r3, #0]
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	6859      	ldr	r1, [r3, #4]
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	461a      	mov	r2, r3
 8009eec:	f000 fbe2 	bl	800a6b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2150      	movs	r1, #80	; 0x50
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f000 fc3c 	bl	800a774 <TIM_ITRx_SetConfig>
      break;
 8009efc:	e02c      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6818      	ldr	r0, [r3, #0]
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	6859      	ldr	r1, [r3, #4]
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	f000 fc01 	bl	800a712 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2160      	movs	r1, #96	; 0x60
 8009f16:	4618      	mov	r0, r3
 8009f18:	f000 fc2c 	bl	800a774 <TIM_ITRx_SetConfig>
      break;
 8009f1c:	e01c      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6818      	ldr	r0, [r3, #0]
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	6859      	ldr	r1, [r3, #4]
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	f000 fbc2 	bl	800a6b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2140      	movs	r1, #64	; 0x40
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 fc1c 	bl	800a774 <TIM_ITRx_SetConfig>
      break;
 8009f3c:	e00c      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4619      	mov	r1, r3
 8009f48:	4610      	mov	r0, r2
 8009f4a:	f000 fc13 	bl	800a774 <TIM_ITRx_SetConfig>
      break;
 8009f4e:	e003      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009f50:	2301      	movs	r3, #1
 8009f52:	73fb      	strb	r3, [r7, #15]
      break;
 8009f54:	e000      	b.n	8009f58 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009f56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	ffceff88 	.word	0xffceff88
 8009f78:	00100040 	.word	0x00100040
 8009f7c:	00100030 	.word	0x00100030
 8009f80:	00100020 	.word	0x00100020

08009f84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009fb4:	bf00      	nop
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009fc8:	bf00      	nop
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	4a40      	ldr	r2, [pc, #256]	; (800a0e8 <TIM_Base_SetConfig+0x114>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d013      	beq.n	800a014 <TIM_Base_SetConfig+0x40>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ff2:	d00f      	beq.n	800a014 <TIM_Base_SetConfig+0x40>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a3d      	ldr	r2, [pc, #244]	; (800a0ec <TIM_Base_SetConfig+0x118>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d00b      	beq.n	800a014 <TIM_Base_SetConfig+0x40>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a3c      	ldr	r2, [pc, #240]	; (800a0f0 <TIM_Base_SetConfig+0x11c>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d007      	beq.n	800a014 <TIM_Base_SetConfig+0x40>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	4a3b      	ldr	r2, [pc, #236]	; (800a0f4 <TIM_Base_SetConfig+0x120>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d003      	beq.n	800a014 <TIM_Base_SetConfig+0x40>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	4a3a      	ldr	r2, [pc, #232]	; (800a0f8 <TIM_Base_SetConfig+0x124>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d108      	bne.n	800a026 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a01a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	4313      	orrs	r3, r2
 800a024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a2f      	ldr	r2, [pc, #188]	; (800a0e8 <TIM_Base_SetConfig+0x114>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d01f      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a034:	d01b      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a2c      	ldr	r2, [pc, #176]	; (800a0ec <TIM_Base_SetConfig+0x118>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d017      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a2b      	ldr	r2, [pc, #172]	; (800a0f0 <TIM_Base_SetConfig+0x11c>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d013      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a2a      	ldr	r2, [pc, #168]	; (800a0f4 <TIM_Base_SetConfig+0x120>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d00f      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a29      	ldr	r2, [pc, #164]	; (800a0f8 <TIM_Base_SetConfig+0x124>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d00b      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a28      	ldr	r2, [pc, #160]	; (800a0fc <TIM_Base_SetConfig+0x128>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d007      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a27      	ldr	r2, [pc, #156]	; (800a100 <TIM_Base_SetConfig+0x12c>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d003      	beq.n	800a06e <TIM_Base_SetConfig+0x9a>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a26      	ldr	r2, [pc, #152]	; (800a104 <TIM_Base_SetConfig+0x130>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d108      	bne.n	800a080 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	68db      	ldr	r3, [r3, #12]
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	4313      	orrs	r3, r2
 800a08c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	68fa      	ldr	r2, [r7, #12]
 800a092:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	689a      	ldr	r2, [r3, #8]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a10      	ldr	r2, [pc, #64]	; (800a0e8 <TIM_Base_SetConfig+0x114>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d00f      	beq.n	800a0cc <TIM_Base_SetConfig+0xf8>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a12      	ldr	r2, [pc, #72]	; (800a0f8 <TIM_Base_SetConfig+0x124>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d00b      	beq.n	800a0cc <TIM_Base_SetConfig+0xf8>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a11      	ldr	r2, [pc, #68]	; (800a0fc <TIM_Base_SetConfig+0x128>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d007      	beq.n	800a0cc <TIM_Base_SetConfig+0xf8>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a10      	ldr	r2, [pc, #64]	; (800a100 <TIM_Base_SetConfig+0x12c>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d003      	beq.n	800a0cc <TIM_Base_SetConfig+0xf8>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	4a0f      	ldr	r2, [pc, #60]	; (800a104 <TIM_Base_SetConfig+0x130>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d103      	bne.n	800a0d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	691a      	ldr	r2, [r3, #16]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	615a      	str	r2, [r3, #20]
}
 800a0da:	bf00      	nop
 800a0dc:	3714      	adds	r7, #20
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
 800a0e6:	bf00      	nop
 800a0e8:	40010000 	.word	0x40010000
 800a0ec:	40000400 	.word	0x40000400
 800a0f0:	40000800 	.word	0x40000800
 800a0f4:	40000c00 	.word	0x40000c00
 800a0f8:	40010400 	.word	0x40010400
 800a0fc:	40014000 	.word	0x40014000
 800a100:	40014400 	.word	0x40014400
 800a104:	40014800 	.word	0x40014800

0800a108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a108:	b480      	push	{r7}
 800a10a:	b087      	sub	sp, #28
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a1b      	ldr	r3, [r3, #32]
 800a116:	f023 0201 	bic.w	r2, r3, #1
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	699b      	ldr	r3, [r3, #24]
 800a12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	4b37      	ldr	r3, [pc, #220]	; (800a210 <TIM_OC1_SetConfig+0x108>)
 800a134:	4013      	ands	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	f023 0303 	bic.w	r3, r3, #3
 800a13e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	4313      	orrs	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	f023 0302 	bic.w	r3, r3, #2
 800a150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	697a      	ldr	r2, [r7, #20]
 800a158:	4313      	orrs	r3, r2
 800a15a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a2d      	ldr	r2, [pc, #180]	; (800a214 <TIM_OC1_SetConfig+0x10c>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d00f      	beq.n	800a184 <TIM_OC1_SetConfig+0x7c>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	4a2c      	ldr	r2, [pc, #176]	; (800a218 <TIM_OC1_SetConfig+0x110>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d00b      	beq.n	800a184 <TIM_OC1_SetConfig+0x7c>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	4a2b      	ldr	r2, [pc, #172]	; (800a21c <TIM_OC1_SetConfig+0x114>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d007      	beq.n	800a184 <TIM_OC1_SetConfig+0x7c>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	4a2a      	ldr	r2, [pc, #168]	; (800a220 <TIM_OC1_SetConfig+0x118>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d003      	beq.n	800a184 <TIM_OC1_SetConfig+0x7c>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	4a29      	ldr	r2, [pc, #164]	; (800a224 <TIM_OC1_SetConfig+0x11c>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d10c      	bne.n	800a19e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f023 0308 	bic.w	r3, r3, #8
 800a18a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	68db      	ldr	r3, [r3, #12]
 800a190:	697a      	ldr	r2, [r7, #20]
 800a192:	4313      	orrs	r3, r2
 800a194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	f023 0304 	bic.w	r3, r3, #4
 800a19c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a1c      	ldr	r2, [pc, #112]	; (800a214 <TIM_OC1_SetConfig+0x10c>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d00f      	beq.n	800a1c6 <TIM_OC1_SetConfig+0xbe>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4a1b      	ldr	r2, [pc, #108]	; (800a218 <TIM_OC1_SetConfig+0x110>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d00b      	beq.n	800a1c6 <TIM_OC1_SetConfig+0xbe>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	4a1a      	ldr	r2, [pc, #104]	; (800a21c <TIM_OC1_SetConfig+0x114>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d007      	beq.n	800a1c6 <TIM_OC1_SetConfig+0xbe>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a19      	ldr	r2, [pc, #100]	; (800a220 <TIM_OC1_SetConfig+0x118>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d003      	beq.n	800a1c6 <TIM_OC1_SetConfig+0xbe>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a18      	ldr	r2, [pc, #96]	; (800a224 <TIM_OC1_SetConfig+0x11c>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d111      	bne.n	800a1ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a1cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a1d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	695b      	ldr	r3, [r3, #20]
 800a1da:	693a      	ldr	r2, [r7, #16]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	699b      	ldr	r3, [r3, #24]
 800a1e4:	693a      	ldr	r2, [r7, #16]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	693a      	ldr	r2, [r7, #16]
 800a1ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	697a      	ldr	r2, [r7, #20]
 800a202:	621a      	str	r2, [r3, #32]
}
 800a204:	bf00      	nop
 800a206:	371c      	adds	r7, #28
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr
 800a210:	fffeff8f 	.word	0xfffeff8f
 800a214:	40010000 	.word	0x40010000
 800a218:	40010400 	.word	0x40010400
 800a21c:	40014000 	.word	0x40014000
 800a220:	40014400 	.word	0x40014400
 800a224:	40014800 	.word	0x40014800

0800a228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a228:	b480      	push	{r7}
 800a22a:	b087      	sub	sp, #28
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a1b      	ldr	r3, [r3, #32]
 800a236:	f023 0210 	bic.w	r2, r3, #16
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a1b      	ldr	r3, [r3, #32]
 800a242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	699b      	ldr	r3, [r3, #24]
 800a24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	4b34      	ldr	r3, [pc, #208]	; (800a324 <TIM_OC2_SetConfig+0xfc>)
 800a254:	4013      	ands	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a25e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	021b      	lsls	r3, r3, #8
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	4313      	orrs	r3, r2
 800a26a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	f023 0320 	bic.w	r3, r3, #32
 800a272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	689b      	ldr	r3, [r3, #8]
 800a278:	011b      	lsls	r3, r3, #4
 800a27a:	697a      	ldr	r2, [r7, #20]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a29      	ldr	r2, [pc, #164]	; (800a328 <TIM_OC2_SetConfig+0x100>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d003      	beq.n	800a290 <TIM_OC2_SetConfig+0x68>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a28      	ldr	r2, [pc, #160]	; (800a32c <TIM_OC2_SetConfig+0x104>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d10d      	bne.n	800a2ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	011b      	lsls	r3, r3, #4
 800a29e:	697a      	ldr	r2, [r7, #20]
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a1e      	ldr	r2, [pc, #120]	; (800a328 <TIM_OC2_SetConfig+0x100>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d00f      	beq.n	800a2d4 <TIM_OC2_SetConfig+0xac>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a1d      	ldr	r2, [pc, #116]	; (800a32c <TIM_OC2_SetConfig+0x104>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d00b      	beq.n	800a2d4 <TIM_OC2_SetConfig+0xac>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a1c      	ldr	r2, [pc, #112]	; (800a330 <TIM_OC2_SetConfig+0x108>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d007      	beq.n	800a2d4 <TIM_OC2_SetConfig+0xac>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a1b      	ldr	r2, [pc, #108]	; (800a334 <TIM_OC2_SetConfig+0x10c>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d003      	beq.n	800a2d4 <TIM_OC2_SetConfig+0xac>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a1a      	ldr	r2, [pc, #104]	; (800a338 <TIM_OC2_SetConfig+0x110>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d113      	bne.n	800a2fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a2da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	695b      	ldr	r3, [r3, #20]
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	693a      	ldr	r2, [r7, #16]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	699b      	ldr	r3, [r3, #24]
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	693a      	ldr	r2, [r7, #16]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	68fa      	ldr	r2, [r7, #12]
 800a306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	685a      	ldr	r2, [r3, #4]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	621a      	str	r2, [r3, #32]
}
 800a316:	bf00      	nop
 800a318:	371c      	adds	r7, #28
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr
 800a322:	bf00      	nop
 800a324:	feff8fff 	.word	0xfeff8fff
 800a328:	40010000 	.word	0x40010000
 800a32c:	40010400 	.word	0x40010400
 800a330:	40014000 	.word	0x40014000
 800a334:	40014400 	.word	0x40014400
 800a338:	40014800 	.word	0x40014800

0800a33c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b087      	sub	sp, #28
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6a1b      	ldr	r3, [r3, #32]
 800a34a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a1b      	ldr	r3, [r3, #32]
 800a356:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	69db      	ldr	r3, [r3, #28]
 800a362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	4b33      	ldr	r3, [pc, #204]	; (800a434 <TIM_OC3_SetConfig+0xf8>)
 800a368:	4013      	ands	r3, r2
 800a36a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f023 0303 	bic.w	r3, r3, #3
 800a372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68fa      	ldr	r2, [r7, #12]
 800a37a:	4313      	orrs	r3, r2
 800a37c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	021b      	lsls	r3, r3, #8
 800a38c:	697a      	ldr	r2, [r7, #20]
 800a38e:	4313      	orrs	r3, r2
 800a390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a28      	ldr	r2, [pc, #160]	; (800a438 <TIM_OC3_SetConfig+0xfc>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d003      	beq.n	800a3a2 <TIM_OC3_SetConfig+0x66>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a27      	ldr	r2, [pc, #156]	; (800a43c <TIM_OC3_SetConfig+0x100>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d10d      	bne.n	800a3be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a3a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	021b      	lsls	r3, r3, #8
 800a3b0:	697a      	ldr	r2, [r7, #20]
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a3bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a1d      	ldr	r2, [pc, #116]	; (800a438 <TIM_OC3_SetConfig+0xfc>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d00f      	beq.n	800a3e6 <TIM_OC3_SetConfig+0xaa>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a1c      	ldr	r2, [pc, #112]	; (800a43c <TIM_OC3_SetConfig+0x100>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d00b      	beq.n	800a3e6 <TIM_OC3_SetConfig+0xaa>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a1b      	ldr	r2, [pc, #108]	; (800a440 <TIM_OC3_SetConfig+0x104>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d007      	beq.n	800a3e6 <TIM_OC3_SetConfig+0xaa>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a1a      	ldr	r2, [pc, #104]	; (800a444 <TIM_OC3_SetConfig+0x108>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d003      	beq.n	800a3e6 <TIM_OC3_SetConfig+0xaa>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a19      	ldr	r2, [pc, #100]	; (800a448 <TIM_OC3_SetConfig+0x10c>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d113      	bne.n	800a40e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	011b      	lsls	r3, r3, #4
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	699b      	ldr	r3, [r3, #24]
 800a406:	011b      	lsls	r3, r3, #4
 800a408:	693a      	ldr	r2, [r7, #16]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	685a      	ldr	r2, [r3, #4]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	621a      	str	r2, [r3, #32]
}
 800a428:	bf00      	nop
 800a42a:	371c      	adds	r7, #28
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	fffeff8f 	.word	0xfffeff8f
 800a438:	40010000 	.word	0x40010000
 800a43c:	40010400 	.word	0x40010400
 800a440:	40014000 	.word	0x40014000
 800a444:	40014400 	.word	0x40014400
 800a448:	40014800 	.word	0x40014800

0800a44c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b087      	sub	sp, #28
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6a1b      	ldr	r3, [r3, #32]
 800a45a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	69db      	ldr	r3, [r3, #28]
 800a472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	4b24      	ldr	r3, [pc, #144]	; (800a508 <TIM_OC4_SetConfig+0xbc>)
 800a478:	4013      	ands	r3, r2
 800a47a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	021b      	lsls	r3, r3, #8
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	4313      	orrs	r3, r2
 800a48e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	031b      	lsls	r3, r3, #12
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a19      	ldr	r2, [pc, #100]	; (800a50c <TIM_OC4_SetConfig+0xc0>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d00f      	beq.n	800a4cc <TIM_OC4_SetConfig+0x80>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a18      	ldr	r2, [pc, #96]	; (800a510 <TIM_OC4_SetConfig+0xc4>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d00b      	beq.n	800a4cc <TIM_OC4_SetConfig+0x80>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a17      	ldr	r2, [pc, #92]	; (800a514 <TIM_OC4_SetConfig+0xc8>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d007      	beq.n	800a4cc <TIM_OC4_SetConfig+0x80>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a16      	ldr	r2, [pc, #88]	; (800a518 <TIM_OC4_SetConfig+0xcc>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d003      	beq.n	800a4cc <TIM_OC4_SetConfig+0x80>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a15      	ldr	r2, [pc, #84]	; (800a51c <TIM_OC4_SetConfig+0xd0>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d109      	bne.n	800a4e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a4d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	695b      	ldr	r3, [r3, #20]
 800a4d8:	019b      	lsls	r3, r3, #6
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	685a      	ldr	r2, [r3, #4]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	621a      	str	r2, [r3, #32]
}
 800a4fa:	bf00      	nop
 800a4fc:	371c      	adds	r7, #28
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	feff8fff 	.word	0xfeff8fff
 800a50c:	40010000 	.word	0x40010000
 800a510:	40010400 	.word	0x40010400
 800a514:	40014000 	.word	0x40014000
 800a518:	40014400 	.word	0x40014400
 800a51c:	40014800 	.word	0x40014800

0800a520 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a520:	b480      	push	{r7}
 800a522:	b087      	sub	sp, #28
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6a1b      	ldr	r3, [r3, #32]
 800a53a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	4b21      	ldr	r3, [pc, #132]	; (800a5d0 <TIM_OC5_SetConfig+0xb0>)
 800a54c:	4013      	ands	r3, r2
 800a54e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68fa      	ldr	r2, [r7, #12]
 800a556:	4313      	orrs	r3, r2
 800a558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a560:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	041b      	lsls	r3, r3, #16
 800a568:	693a      	ldr	r2, [r7, #16]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a18      	ldr	r2, [pc, #96]	; (800a5d4 <TIM_OC5_SetConfig+0xb4>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d00f      	beq.n	800a596 <TIM_OC5_SetConfig+0x76>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a17      	ldr	r2, [pc, #92]	; (800a5d8 <TIM_OC5_SetConfig+0xb8>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d00b      	beq.n	800a596 <TIM_OC5_SetConfig+0x76>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a16      	ldr	r2, [pc, #88]	; (800a5dc <TIM_OC5_SetConfig+0xbc>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d007      	beq.n	800a596 <TIM_OC5_SetConfig+0x76>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	4a15      	ldr	r2, [pc, #84]	; (800a5e0 <TIM_OC5_SetConfig+0xc0>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d003      	beq.n	800a596 <TIM_OC5_SetConfig+0x76>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4a14      	ldr	r2, [pc, #80]	; (800a5e4 <TIM_OC5_SetConfig+0xc4>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d109      	bne.n	800a5aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a59c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	695b      	ldr	r3, [r3, #20]
 800a5a2:	021b      	lsls	r3, r3, #8
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	697a      	ldr	r2, [r7, #20]
 800a5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	685a      	ldr	r2, [r3, #4]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	693a      	ldr	r2, [r7, #16]
 800a5c2:	621a      	str	r2, [r3, #32]
}
 800a5c4:	bf00      	nop
 800a5c6:	371c      	adds	r7, #28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	fffeff8f 	.word	0xfffeff8f
 800a5d4:	40010000 	.word	0x40010000
 800a5d8:	40010400 	.word	0x40010400
 800a5dc:	40014000 	.word	0x40014000
 800a5e0:	40014400 	.word	0x40014400
 800a5e4:	40014800 	.word	0x40014800

0800a5e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	4b22      	ldr	r3, [pc, #136]	; (800a69c <TIM_OC6_SetConfig+0xb4>)
 800a614:	4013      	ands	r3, r2
 800a616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	021b      	lsls	r3, r3, #8
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	4313      	orrs	r3, r2
 800a622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a62a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	051b      	lsls	r3, r3, #20
 800a632:	693a      	ldr	r2, [r7, #16]
 800a634:	4313      	orrs	r3, r2
 800a636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	4a19      	ldr	r2, [pc, #100]	; (800a6a0 <TIM_OC6_SetConfig+0xb8>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d00f      	beq.n	800a660 <TIM_OC6_SetConfig+0x78>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4a18      	ldr	r2, [pc, #96]	; (800a6a4 <TIM_OC6_SetConfig+0xbc>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d00b      	beq.n	800a660 <TIM_OC6_SetConfig+0x78>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a17      	ldr	r2, [pc, #92]	; (800a6a8 <TIM_OC6_SetConfig+0xc0>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d007      	beq.n	800a660 <TIM_OC6_SetConfig+0x78>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	4a16      	ldr	r2, [pc, #88]	; (800a6ac <TIM_OC6_SetConfig+0xc4>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d003      	beq.n	800a660 <TIM_OC6_SetConfig+0x78>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	4a15      	ldr	r2, [pc, #84]	; (800a6b0 <TIM_OC6_SetConfig+0xc8>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d109      	bne.n	800a674 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a666:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	695b      	ldr	r3, [r3, #20]
 800a66c:	029b      	lsls	r3, r3, #10
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	4313      	orrs	r3, r2
 800a672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	697a      	ldr	r2, [r7, #20]
 800a678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	68fa      	ldr	r2, [r7, #12]
 800a67e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	693a      	ldr	r2, [r7, #16]
 800a68c:	621a      	str	r2, [r3, #32]
}
 800a68e:	bf00      	nop
 800a690:	371c      	adds	r7, #28
 800a692:	46bd      	mov	sp, r7
 800a694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a698:	4770      	bx	lr
 800a69a:	bf00      	nop
 800a69c:	feff8fff 	.word	0xfeff8fff
 800a6a0:	40010000 	.word	0x40010000
 800a6a4:	40010400 	.word	0x40010400
 800a6a8:	40014000 	.word	0x40014000
 800a6ac:	40014400 	.word	0x40014400
 800a6b0:	40014800 	.word	0x40014800

0800a6b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b087      	sub	sp, #28
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	6a1b      	ldr	r3, [r3, #32]
 800a6c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	f023 0201 	bic.w	r2, r3, #1
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	699b      	ldr	r3, [r3, #24]
 800a6d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a6de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	011b      	lsls	r3, r3, #4
 800a6e4:	693a      	ldr	r2, [r7, #16]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	f023 030a 	bic.w	r3, r3, #10
 800a6f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a6f2:	697a      	ldr	r2, [r7, #20]
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	693a      	ldr	r2, [r7, #16]
 800a6fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	621a      	str	r2, [r3, #32]
}
 800a706:	bf00      	nop
 800a708:	371c      	adds	r7, #28
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a712:	b480      	push	{r7}
 800a714:	b087      	sub	sp, #28
 800a716:	af00      	add	r7, sp, #0
 800a718:	60f8      	str	r0, [r7, #12]
 800a71a:	60b9      	str	r1, [r7, #8]
 800a71c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	f023 0210 	bic.w	r2, r3, #16
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	699b      	ldr	r3, [r3, #24]
 800a72e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	6a1b      	ldr	r3, [r3, #32]
 800a734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a73c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	031b      	lsls	r3, r3, #12
 800a742:	697a      	ldr	r2, [r7, #20]
 800a744:	4313      	orrs	r3, r2
 800a746:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a74e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	011b      	lsls	r3, r3, #4
 800a754:	693a      	ldr	r2, [r7, #16]
 800a756:	4313      	orrs	r3, r2
 800a758:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	697a      	ldr	r2, [r7, #20]
 800a75e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	693a      	ldr	r2, [r7, #16]
 800a764:	621a      	str	r2, [r3, #32]
}
 800a766:	bf00      	nop
 800a768:	371c      	adds	r7, #28
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
	...

0800a774 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a774:	b480      	push	{r7}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a784:	68fa      	ldr	r2, [r7, #12]
 800a786:	4b09      	ldr	r3, [pc, #36]	; (800a7ac <TIM_ITRx_SetConfig+0x38>)
 800a788:	4013      	ands	r3, r2
 800a78a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a78c:	683a      	ldr	r2, [r7, #0]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4313      	orrs	r3, r2
 800a792:	f043 0307 	orr.w	r3, r3, #7
 800a796:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	609a      	str	r2, [r3, #8]
}
 800a79e:	bf00      	nop
 800a7a0:	3714      	adds	r7, #20
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a8:	4770      	bx	lr
 800a7aa:	bf00      	nop
 800a7ac:	ffcfff8f 	.word	0xffcfff8f

0800a7b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b087      	sub	sp, #28
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	607a      	str	r2, [r7, #4]
 800a7bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	689b      	ldr	r3, [r3, #8]
 800a7c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a7ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	021a      	lsls	r2, r3, #8
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	431a      	orrs	r2, r3
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	609a      	str	r2, [r3, #8]
}
 800a7e4:	bf00      	nop
 800a7e6:	371c      	adds	r7, #28
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b087      	sub	sp, #28
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	60f8      	str	r0, [r7, #12]
 800a7f8:	60b9      	str	r1, [r7, #8]
 800a7fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	f003 031f 	and.w	r3, r3, #31
 800a802:	2201      	movs	r2, #1
 800a804:	fa02 f303 	lsl.w	r3, r2, r3
 800a808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	6a1a      	ldr	r2, [r3, #32]
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	43db      	mvns	r3, r3
 800a812:	401a      	ands	r2, r3
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	6a1a      	ldr	r2, [r3, #32]
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	f003 031f 	and.w	r3, r3, #31
 800a822:	6879      	ldr	r1, [r7, #4]
 800a824:	fa01 f303 	lsl.w	r3, r1, r3
 800a828:	431a      	orrs	r2, r3
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	621a      	str	r2, [r3, #32]
}
 800a82e:	bf00      	nop
 800a830:	371c      	adds	r7, #28
 800a832:	46bd      	mov	sp, r7
 800a834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a838:	4770      	bx	lr
	...

0800a83c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b085      	sub	sp, #20
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d101      	bne.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a850:	2302      	movs	r3, #2
 800a852:	e06d      	b.n	800a930 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2201      	movs	r2, #1
 800a858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2202      	movs	r2, #2
 800a860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a30      	ldr	r2, [pc, #192]	; (800a93c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d004      	beq.n	800a888 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a2f      	ldr	r2, [pc, #188]	; (800a940 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d108      	bne.n	800a89a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a88e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	68fa      	ldr	r2, [r7, #12]
 800a896:	4313      	orrs	r3, r2
 800a898:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68fa      	ldr	r2, [r7, #12]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	68fa      	ldr	r2, [r7, #12]
 800a8b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a20      	ldr	r2, [pc, #128]	; (800a93c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d022      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8c6:	d01d      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a1d      	ldr	r2, [pc, #116]	; (800a944 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d018      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a1c      	ldr	r2, [pc, #112]	; (800a948 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d013      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a1a      	ldr	r2, [pc, #104]	; (800a94c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d00e      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4a15      	ldr	r2, [pc, #84]	; (800a940 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d009      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a16      	ldr	r2, [pc, #88]	; (800a950 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d004      	beq.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a15      	ldr	r2, [pc, #84]	; (800a954 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d10c      	bne.n	800a91e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a90a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	4313      	orrs	r3, r2
 800a914:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68ba      	ldr	r2, [r7, #8]
 800a91c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2201      	movs	r2, #1
 800a922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3714      	adds	r7, #20
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr
 800a93c:	40010000 	.word	0x40010000
 800a940:	40010400 	.word	0x40010400
 800a944:	40000400 	.word	0x40000400
 800a948:	40000800 	.word	0x40000800
 800a94c:	40000c00 	.word	0x40000c00
 800a950:	40001800 	.word	0x40001800
 800a954:	40014000 	.word	0x40014000

0800a958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a958:	b480      	push	{r7}
 800a95a:	b085      	sub	sp, #20
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a962:	2300      	movs	r3, #0
 800a964:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d101      	bne.n	800a974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a970:	2302      	movs	r3, #2
 800a972:	e087      	b.n	800aa84 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	68db      	ldr	r3, [r3, #12]
 800a986:	4313      	orrs	r3, r2
 800a988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	4313      	orrs	r3, r2
 800a996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	695b      	ldr	r3, [r3, #20]
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	041b      	lsls	r3, r3, #16
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	4a27      	ldr	r2, [pc, #156]	; (800aa90 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d004      	beq.n	800aa02 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a25      	ldr	r2, [pc, #148]	; (800aa94 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d106      	bne.n	800aa10 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	69db      	ldr	r3, [r3, #28]
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a1e      	ldr	r2, [pc, #120]	; (800aa90 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d004      	beq.n	800aa24 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a1d      	ldr	r2, [pc, #116]	; (800aa94 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d126      	bne.n	800aa72 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa2e:	051b      	lsls	r3, r3, #20
 800aa30:	4313      	orrs	r3, r2
 800aa32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a0e      	ldr	r2, [pc, #56]	; (800aa90 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d004      	beq.n	800aa64 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a0d      	ldr	r2, [pc, #52]	; (800aa94 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d106      	bne.n	800aa72 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa82:	2300      	movs	r3, #0
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	40010000 	.word	0x40010000
 800aa94:	40010400 	.word	0x40010400

0800aa98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aaa0:	bf00      	nop
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aab4:	bf00      	nop
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b083      	sub	sp, #12
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aac8:	bf00      	nop
 800aaca:	370c      	adds	r7, #12
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d101      	bne.n	800aae6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aae2:	2301      	movs	r3, #1
 800aae4:	e042      	b.n	800ab6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d106      	bne.n	800aafe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f7f6 fbe5 	bl	80012c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2224      	movs	r2, #36	; 0x24
 800ab02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f022 0201 	bic.w	r2, r2, #1
 800ab14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 f82c 	bl	800ab74 <UART_SetConfig>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d101      	bne.n	800ab26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e022      	b.n	800ab6c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d002      	beq.n	800ab34 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 fe8c 	bl	800b84c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	685a      	ldr	r2, [r3, #4]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	689a      	ldr	r2, [r3, #8]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f042 0201 	orr.w	r2, r2, #1
 800ab62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 ff13 	bl	800b990 <UART_CheckIdleState>
 800ab6a:	4603      	mov	r3, r0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3708      	adds	r7, #8
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ab78:	b092      	sub	sp, #72	; 0x48
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	689a      	ldr	r2, [r3, #8]
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	431a      	orrs	r2, r3
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	695b      	ldr	r3, [r3, #20]
 800ab92:	431a      	orrs	r2, r3
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	69db      	ldr	r3, [r3, #28]
 800ab98:	4313      	orrs	r3, r2
 800ab9a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4bbe      	ldr	r3, [pc, #760]	; (800ae9c <UART_SetConfig+0x328>)
 800aba4:	4013      	ands	r3, r2
 800aba6:	697a      	ldr	r2, [r7, #20]
 800aba8:	6812      	ldr	r2, [r2, #0]
 800abaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abac:	430b      	orrs	r3, r1
 800abae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	68da      	ldr	r2, [r3, #12]
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	430a      	orrs	r2, r1
 800abc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	699b      	ldr	r3, [r3, #24]
 800abca:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4ab3      	ldr	r2, [pc, #716]	; (800aea0 <UART_SetConfig+0x32c>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d004      	beq.n	800abe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abdc:	4313      	orrs	r3, r2
 800abde:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689a      	ldr	r2, [r3, #8]
 800abe6:	4baf      	ldr	r3, [pc, #700]	; (800aea4 <UART_SetConfig+0x330>)
 800abe8:	4013      	ands	r3, r2
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	6812      	ldr	r2, [r2, #0]
 800abee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abf0:	430b      	orrs	r3, r1
 800abf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abfa:	f023 010f 	bic.w	r1, r3, #15
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	430a      	orrs	r2, r1
 800ac08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4aa6      	ldr	r2, [pc, #664]	; (800aea8 <UART_SetConfig+0x334>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d177      	bne.n	800ad04 <UART_SetConfig+0x190>
 800ac14:	4ba5      	ldr	r3, [pc, #660]	; (800aeac <UART_SetConfig+0x338>)
 800ac16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ac1c:	2b28      	cmp	r3, #40	; 0x28
 800ac1e:	d86d      	bhi.n	800acfc <UART_SetConfig+0x188>
 800ac20:	a201      	add	r2, pc, #4	; (adr r2, 800ac28 <UART_SetConfig+0xb4>)
 800ac22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac26:	bf00      	nop
 800ac28:	0800accd 	.word	0x0800accd
 800ac2c:	0800acfd 	.word	0x0800acfd
 800ac30:	0800acfd 	.word	0x0800acfd
 800ac34:	0800acfd 	.word	0x0800acfd
 800ac38:	0800acfd 	.word	0x0800acfd
 800ac3c:	0800acfd 	.word	0x0800acfd
 800ac40:	0800acfd 	.word	0x0800acfd
 800ac44:	0800acfd 	.word	0x0800acfd
 800ac48:	0800acd5 	.word	0x0800acd5
 800ac4c:	0800acfd 	.word	0x0800acfd
 800ac50:	0800acfd 	.word	0x0800acfd
 800ac54:	0800acfd 	.word	0x0800acfd
 800ac58:	0800acfd 	.word	0x0800acfd
 800ac5c:	0800acfd 	.word	0x0800acfd
 800ac60:	0800acfd 	.word	0x0800acfd
 800ac64:	0800acfd 	.word	0x0800acfd
 800ac68:	0800acdd 	.word	0x0800acdd
 800ac6c:	0800acfd 	.word	0x0800acfd
 800ac70:	0800acfd 	.word	0x0800acfd
 800ac74:	0800acfd 	.word	0x0800acfd
 800ac78:	0800acfd 	.word	0x0800acfd
 800ac7c:	0800acfd 	.word	0x0800acfd
 800ac80:	0800acfd 	.word	0x0800acfd
 800ac84:	0800acfd 	.word	0x0800acfd
 800ac88:	0800ace5 	.word	0x0800ace5
 800ac8c:	0800acfd 	.word	0x0800acfd
 800ac90:	0800acfd 	.word	0x0800acfd
 800ac94:	0800acfd 	.word	0x0800acfd
 800ac98:	0800acfd 	.word	0x0800acfd
 800ac9c:	0800acfd 	.word	0x0800acfd
 800aca0:	0800acfd 	.word	0x0800acfd
 800aca4:	0800acfd 	.word	0x0800acfd
 800aca8:	0800aced 	.word	0x0800aced
 800acac:	0800acfd 	.word	0x0800acfd
 800acb0:	0800acfd 	.word	0x0800acfd
 800acb4:	0800acfd 	.word	0x0800acfd
 800acb8:	0800acfd 	.word	0x0800acfd
 800acbc:	0800acfd 	.word	0x0800acfd
 800acc0:	0800acfd 	.word	0x0800acfd
 800acc4:	0800acfd 	.word	0x0800acfd
 800acc8:	0800acf5 	.word	0x0800acf5
 800accc:	2301      	movs	r3, #1
 800acce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acd2:	e326      	b.n	800b322 <UART_SetConfig+0x7ae>
 800acd4:	2304      	movs	r3, #4
 800acd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acda:	e322      	b.n	800b322 <UART_SetConfig+0x7ae>
 800acdc:	2308      	movs	r3, #8
 800acde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ace2:	e31e      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ace4:	2310      	movs	r3, #16
 800ace6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acea:	e31a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800acec:	2320      	movs	r3, #32
 800acee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acf2:	e316      	b.n	800b322 <UART_SetConfig+0x7ae>
 800acf4:	2340      	movs	r3, #64	; 0x40
 800acf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acfa:	e312      	b.n	800b322 <UART_SetConfig+0x7ae>
 800acfc:	2380      	movs	r3, #128	; 0x80
 800acfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad02:	e30e      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a69      	ldr	r2, [pc, #420]	; (800aeb0 <UART_SetConfig+0x33c>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d130      	bne.n	800ad70 <UART_SetConfig+0x1fc>
 800ad0e:	4b67      	ldr	r3, [pc, #412]	; (800aeac <UART_SetConfig+0x338>)
 800ad10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad12:	f003 0307 	and.w	r3, r3, #7
 800ad16:	2b05      	cmp	r3, #5
 800ad18:	d826      	bhi.n	800ad68 <UART_SetConfig+0x1f4>
 800ad1a:	a201      	add	r2, pc, #4	; (adr r2, 800ad20 <UART_SetConfig+0x1ac>)
 800ad1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad20:	0800ad39 	.word	0x0800ad39
 800ad24:	0800ad41 	.word	0x0800ad41
 800ad28:	0800ad49 	.word	0x0800ad49
 800ad2c:	0800ad51 	.word	0x0800ad51
 800ad30:	0800ad59 	.word	0x0800ad59
 800ad34:	0800ad61 	.word	0x0800ad61
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad3e:	e2f0      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad40:	2304      	movs	r3, #4
 800ad42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad46:	e2ec      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad48:	2308      	movs	r3, #8
 800ad4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad4e:	e2e8      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad50:	2310      	movs	r3, #16
 800ad52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad56:	e2e4      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad58:	2320      	movs	r3, #32
 800ad5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad5e:	e2e0      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad60:	2340      	movs	r3, #64	; 0x40
 800ad62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad66:	e2dc      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad68:	2380      	movs	r3, #128	; 0x80
 800ad6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad6e:	e2d8      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a4f      	ldr	r2, [pc, #316]	; (800aeb4 <UART_SetConfig+0x340>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d130      	bne.n	800addc <UART_SetConfig+0x268>
 800ad7a:	4b4c      	ldr	r3, [pc, #304]	; (800aeac <UART_SetConfig+0x338>)
 800ad7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad7e:	f003 0307 	and.w	r3, r3, #7
 800ad82:	2b05      	cmp	r3, #5
 800ad84:	d826      	bhi.n	800add4 <UART_SetConfig+0x260>
 800ad86:	a201      	add	r2, pc, #4	; (adr r2, 800ad8c <UART_SetConfig+0x218>)
 800ad88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad8c:	0800ada5 	.word	0x0800ada5
 800ad90:	0800adad 	.word	0x0800adad
 800ad94:	0800adb5 	.word	0x0800adb5
 800ad98:	0800adbd 	.word	0x0800adbd
 800ad9c:	0800adc5 	.word	0x0800adc5
 800ada0:	0800adcd 	.word	0x0800adcd
 800ada4:	2300      	movs	r3, #0
 800ada6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adaa:	e2ba      	b.n	800b322 <UART_SetConfig+0x7ae>
 800adac:	2304      	movs	r3, #4
 800adae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adb2:	e2b6      	b.n	800b322 <UART_SetConfig+0x7ae>
 800adb4:	2308      	movs	r3, #8
 800adb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adba:	e2b2      	b.n	800b322 <UART_SetConfig+0x7ae>
 800adbc:	2310      	movs	r3, #16
 800adbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adc2:	e2ae      	b.n	800b322 <UART_SetConfig+0x7ae>
 800adc4:	2320      	movs	r3, #32
 800adc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adca:	e2aa      	b.n	800b322 <UART_SetConfig+0x7ae>
 800adcc:	2340      	movs	r3, #64	; 0x40
 800adce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800add2:	e2a6      	b.n	800b322 <UART_SetConfig+0x7ae>
 800add4:	2380      	movs	r3, #128	; 0x80
 800add6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800adda:	e2a2      	b.n	800b322 <UART_SetConfig+0x7ae>
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a35      	ldr	r2, [pc, #212]	; (800aeb8 <UART_SetConfig+0x344>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d130      	bne.n	800ae48 <UART_SetConfig+0x2d4>
 800ade6:	4b31      	ldr	r3, [pc, #196]	; (800aeac <UART_SetConfig+0x338>)
 800ade8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adea:	f003 0307 	and.w	r3, r3, #7
 800adee:	2b05      	cmp	r3, #5
 800adf0:	d826      	bhi.n	800ae40 <UART_SetConfig+0x2cc>
 800adf2:	a201      	add	r2, pc, #4	; (adr r2, 800adf8 <UART_SetConfig+0x284>)
 800adf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf8:	0800ae11 	.word	0x0800ae11
 800adfc:	0800ae19 	.word	0x0800ae19
 800ae00:	0800ae21 	.word	0x0800ae21
 800ae04:	0800ae29 	.word	0x0800ae29
 800ae08:	0800ae31 	.word	0x0800ae31
 800ae0c:	0800ae39 	.word	0x0800ae39
 800ae10:	2300      	movs	r3, #0
 800ae12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae16:	e284      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae18:	2304      	movs	r3, #4
 800ae1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae1e:	e280      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae20:	2308      	movs	r3, #8
 800ae22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae26:	e27c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae28:	2310      	movs	r3, #16
 800ae2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae2e:	e278      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae30:	2320      	movs	r3, #32
 800ae32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae36:	e274      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae38:	2340      	movs	r3, #64	; 0x40
 800ae3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae3e:	e270      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae40:	2380      	movs	r3, #128	; 0x80
 800ae42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae46:	e26c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4a1b      	ldr	r2, [pc, #108]	; (800aebc <UART_SetConfig+0x348>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d142      	bne.n	800aed8 <UART_SetConfig+0x364>
 800ae52:	4b16      	ldr	r3, [pc, #88]	; (800aeac <UART_SetConfig+0x338>)
 800ae54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	2b05      	cmp	r3, #5
 800ae5c:	d838      	bhi.n	800aed0 <UART_SetConfig+0x35c>
 800ae5e:	a201      	add	r2, pc, #4	; (adr r2, 800ae64 <UART_SetConfig+0x2f0>)
 800ae60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae64:	0800ae7d 	.word	0x0800ae7d
 800ae68:	0800ae85 	.word	0x0800ae85
 800ae6c:	0800ae8d 	.word	0x0800ae8d
 800ae70:	0800ae95 	.word	0x0800ae95
 800ae74:	0800aec1 	.word	0x0800aec1
 800ae78:	0800aec9 	.word	0x0800aec9
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae82:	e24e      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae84:	2304      	movs	r3, #4
 800ae86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae8a:	e24a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae8c:	2308      	movs	r3, #8
 800ae8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae92:	e246      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae94:	2310      	movs	r3, #16
 800ae96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ae9a:	e242      	b.n	800b322 <UART_SetConfig+0x7ae>
 800ae9c:	cfff69f3 	.word	0xcfff69f3
 800aea0:	58000c00 	.word	0x58000c00
 800aea4:	11fff4ff 	.word	0x11fff4ff
 800aea8:	40011000 	.word	0x40011000
 800aeac:	58024400 	.word	0x58024400
 800aeb0:	40004400 	.word	0x40004400
 800aeb4:	40004800 	.word	0x40004800
 800aeb8:	40004c00 	.word	0x40004c00
 800aebc:	40005000 	.word	0x40005000
 800aec0:	2320      	movs	r3, #32
 800aec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aec6:	e22c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800aec8:	2340      	movs	r3, #64	; 0x40
 800aeca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aece:	e228      	b.n	800b322 <UART_SetConfig+0x7ae>
 800aed0:	2380      	movs	r3, #128	; 0x80
 800aed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aed6:	e224      	b.n	800b322 <UART_SetConfig+0x7ae>
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4ab1      	ldr	r2, [pc, #708]	; (800b1a4 <UART_SetConfig+0x630>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d176      	bne.n	800afd0 <UART_SetConfig+0x45c>
 800aee2:	4bb1      	ldr	r3, [pc, #708]	; (800b1a8 <UART_SetConfig+0x634>)
 800aee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aee6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aeea:	2b28      	cmp	r3, #40	; 0x28
 800aeec:	d86c      	bhi.n	800afc8 <UART_SetConfig+0x454>
 800aeee:	a201      	add	r2, pc, #4	; (adr r2, 800aef4 <UART_SetConfig+0x380>)
 800aef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aef4:	0800af99 	.word	0x0800af99
 800aef8:	0800afc9 	.word	0x0800afc9
 800aefc:	0800afc9 	.word	0x0800afc9
 800af00:	0800afc9 	.word	0x0800afc9
 800af04:	0800afc9 	.word	0x0800afc9
 800af08:	0800afc9 	.word	0x0800afc9
 800af0c:	0800afc9 	.word	0x0800afc9
 800af10:	0800afc9 	.word	0x0800afc9
 800af14:	0800afa1 	.word	0x0800afa1
 800af18:	0800afc9 	.word	0x0800afc9
 800af1c:	0800afc9 	.word	0x0800afc9
 800af20:	0800afc9 	.word	0x0800afc9
 800af24:	0800afc9 	.word	0x0800afc9
 800af28:	0800afc9 	.word	0x0800afc9
 800af2c:	0800afc9 	.word	0x0800afc9
 800af30:	0800afc9 	.word	0x0800afc9
 800af34:	0800afa9 	.word	0x0800afa9
 800af38:	0800afc9 	.word	0x0800afc9
 800af3c:	0800afc9 	.word	0x0800afc9
 800af40:	0800afc9 	.word	0x0800afc9
 800af44:	0800afc9 	.word	0x0800afc9
 800af48:	0800afc9 	.word	0x0800afc9
 800af4c:	0800afc9 	.word	0x0800afc9
 800af50:	0800afc9 	.word	0x0800afc9
 800af54:	0800afb1 	.word	0x0800afb1
 800af58:	0800afc9 	.word	0x0800afc9
 800af5c:	0800afc9 	.word	0x0800afc9
 800af60:	0800afc9 	.word	0x0800afc9
 800af64:	0800afc9 	.word	0x0800afc9
 800af68:	0800afc9 	.word	0x0800afc9
 800af6c:	0800afc9 	.word	0x0800afc9
 800af70:	0800afc9 	.word	0x0800afc9
 800af74:	0800afb9 	.word	0x0800afb9
 800af78:	0800afc9 	.word	0x0800afc9
 800af7c:	0800afc9 	.word	0x0800afc9
 800af80:	0800afc9 	.word	0x0800afc9
 800af84:	0800afc9 	.word	0x0800afc9
 800af88:	0800afc9 	.word	0x0800afc9
 800af8c:	0800afc9 	.word	0x0800afc9
 800af90:	0800afc9 	.word	0x0800afc9
 800af94:	0800afc1 	.word	0x0800afc1
 800af98:	2301      	movs	r3, #1
 800af9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800af9e:	e1c0      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afa0:	2304      	movs	r3, #4
 800afa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afa6:	e1bc      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afa8:	2308      	movs	r3, #8
 800afaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afae:	e1b8      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afb0:	2310      	movs	r3, #16
 800afb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afb6:	e1b4      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afb8:	2320      	movs	r3, #32
 800afba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afbe:	e1b0      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afc0:	2340      	movs	r3, #64	; 0x40
 800afc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afc6:	e1ac      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afc8:	2380      	movs	r3, #128	; 0x80
 800afca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800afce:	e1a8      	b.n	800b322 <UART_SetConfig+0x7ae>
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4a75      	ldr	r2, [pc, #468]	; (800b1ac <UART_SetConfig+0x638>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d130      	bne.n	800b03c <UART_SetConfig+0x4c8>
 800afda:	4b73      	ldr	r3, [pc, #460]	; (800b1a8 <UART_SetConfig+0x634>)
 800afdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afde:	f003 0307 	and.w	r3, r3, #7
 800afe2:	2b05      	cmp	r3, #5
 800afe4:	d826      	bhi.n	800b034 <UART_SetConfig+0x4c0>
 800afe6:	a201      	add	r2, pc, #4	; (adr r2, 800afec <UART_SetConfig+0x478>)
 800afe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afec:	0800b005 	.word	0x0800b005
 800aff0:	0800b00d 	.word	0x0800b00d
 800aff4:	0800b015 	.word	0x0800b015
 800aff8:	0800b01d 	.word	0x0800b01d
 800affc:	0800b025 	.word	0x0800b025
 800b000:	0800b02d 	.word	0x0800b02d
 800b004:	2300      	movs	r3, #0
 800b006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b00a:	e18a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b00c:	2304      	movs	r3, #4
 800b00e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b012:	e186      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b014:	2308      	movs	r3, #8
 800b016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b01a:	e182      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b01c:	2310      	movs	r3, #16
 800b01e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b022:	e17e      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b024:	2320      	movs	r3, #32
 800b026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b02a:	e17a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b02c:	2340      	movs	r3, #64	; 0x40
 800b02e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b032:	e176      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b034:	2380      	movs	r3, #128	; 0x80
 800b036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b03a:	e172      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	4a5b      	ldr	r2, [pc, #364]	; (800b1b0 <UART_SetConfig+0x63c>)
 800b042:	4293      	cmp	r3, r2
 800b044:	d130      	bne.n	800b0a8 <UART_SetConfig+0x534>
 800b046:	4b58      	ldr	r3, [pc, #352]	; (800b1a8 <UART_SetConfig+0x634>)
 800b048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b04a:	f003 0307 	and.w	r3, r3, #7
 800b04e:	2b05      	cmp	r3, #5
 800b050:	d826      	bhi.n	800b0a0 <UART_SetConfig+0x52c>
 800b052:	a201      	add	r2, pc, #4	; (adr r2, 800b058 <UART_SetConfig+0x4e4>)
 800b054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b058:	0800b071 	.word	0x0800b071
 800b05c:	0800b079 	.word	0x0800b079
 800b060:	0800b081 	.word	0x0800b081
 800b064:	0800b089 	.word	0x0800b089
 800b068:	0800b091 	.word	0x0800b091
 800b06c:	0800b099 	.word	0x0800b099
 800b070:	2300      	movs	r3, #0
 800b072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b076:	e154      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b078:	2304      	movs	r3, #4
 800b07a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b07e:	e150      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b080:	2308      	movs	r3, #8
 800b082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b086:	e14c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b088:	2310      	movs	r3, #16
 800b08a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b08e:	e148      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b090:	2320      	movs	r3, #32
 800b092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b096:	e144      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b098:	2340      	movs	r3, #64	; 0x40
 800b09a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b09e:	e140      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b0a0:	2380      	movs	r3, #128	; 0x80
 800b0a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b0a6:	e13c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a41      	ldr	r2, [pc, #260]	; (800b1b4 <UART_SetConfig+0x640>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	f040 8082 	bne.w	800b1b8 <UART_SetConfig+0x644>
 800b0b4:	4b3c      	ldr	r3, [pc, #240]	; (800b1a8 <UART_SetConfig+0x634>)
 800b0b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b0bc:	2b28      	cmp	r3, #40	; 0x28
 800b0be:	d86d      	bhi.n	800b19c <UART_SetConfig+0x628>
 800b0c0:	a201      	add	r2, pc, #4	; (adr r2, 800b0c8 <UART_SetConfig+0x554>)
 800b0c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c6:	bf00      	nop
 800b0c8:	0800b16d 	.word	0x0800b16d
 800b0cc:	0800b19d 	.word	0x0800b19d
 800b0d0:	0800b19d 	.word	0x0800b19d
 800b0d4:	0800b19d 	.word	0x0800b19d
 800b0d8:	0800b19d 	.word	0x0800b19d
 800b0dc:	0800b19d 	.word	0x0800b19d
 800b0e0:	0800b19d 	.word	0x0800b19d
 800b0e4:	0800b19d 	.word	0x0800b19d
 800b0e8:	0800b175 	.word	0x0800b175
 800b0ec:	0800b19d 	.word	0x0800b19d
 800b0f0:	0800b19d 	.word	0x0800b19d
 800b0f4:	0800b19d 	.word	0x0800b19d
 800b0f8:	0800b19d 	.word	0x0800b19d
 800b0fc:	0800b19d 	.word	0x0800b19d
 800b100:	0800b19d 	.word	0x0800b19d
 800b104:	0800b19d 	.word	0x0800b19d
 800b108:	0800b17d 	.word	0x0800b17d
 800b10c:	0800b19d 	.word	0x0800b19d
 800b110:	0800b19d 	.word	0x0800b19d
 800b114:	0800b19d 	.word	0x0800b19d
 800b118:	0800b19d 	.word	0x0800b19d
 800b11c:	0800b19d 	.word	0x0800b19d
 800b120:	0800b19d 	.word	0x0800b19d
 800b124:	0800b19d 	.word	0x0800b19d
 800b128:	0800b185 	.word	0x0800b185
 800b12c:	0800b19d 	.word	0x0800b19d
 800b130:	0800b19d 	.word	0x0800b19d
 800b134:	0800b19d 	.word	0x0800b19d
 800b138:	0800b19d 	.word	0x0800b19d
 800b13c:	0800b19d 	.word	0x0800b19d
 800b140:	0800b19d 	.word	0x0800b19d
 800b144:	0800b19d 	.word	0x0800b19d
 800b148:	0800b18d 	.word	0x0800b18d
 800b14c:	0800b19d 	.word	0x0800b19d
 800b150:	0800b19d 	.word	0x0800b19d
 800b154:	0800b19d 	.word	0x0800b19d
 800b158:	0800b19d 	.word	0x0800b19d
 800b15c:	0800b19d 	.word	0x0800b19d
 800b160:	0800b19d 	.word	0x0800b19d
 800b164:	0800b19d 	.word	0x0800b19d
 800b168:	0800b195 	.word	0x0800b195
 800b16c:	2301      	movs	r3, #1
 800b16e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b172:	e0d6      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b174:	2304      	movs	r3, #4
 800b176:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b17a:	e0d2      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b17c:	2308      	movs	r3, #8
 800b17e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b182:	e0ce      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b184:	2310      	movs	r3, #16
 800b186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b18a:	e0ca      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b18c:	2320      	movs	r3, #32
 800b18e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b192:	e0c6      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b194:	2340      	movs	r3, #64	; 0x40
 800b196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b19a:	e0c2      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b19c:	2380      	movs	r3, #128	; 0x80
 800b19e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b1a2:	e0be      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b1a4:	40011400 	.word	0x40011400
 800b1a8:	58024400 	.word	0x58024400
 800b1ac:	40007800 	.word	0x40007800
 800b1b0:	40007c00 	.word	0x40007c00
 800b1b4:	40011800 	.word	0x40011800
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4aad      	ldr	r2, [pc, #692]	; (800b474 <UART_SetConfig+0x900>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d176      	bne.n	800b2b0 <UART_SetConfig+0x73c>
 800b1c2:	4bad      	ldr	r3, [pc, #692]	; (800b478 <UART_SetConfig+0x904>)
 800b1c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b1ca:	2b28      	cmp	r3, #40	; 0x28
 800b1cc:	d86c      	bhi.n	800b2a8 <UART_SetConfig+0x734>
 800b1ce:	a201      	add	r2, pc, #4	; (adr r2, 800b1d4 <UART_SetConfig+0x660>)
 800b1d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d4:	0800b279 	.word	0x0800b279
 800b1d8:	0800b2a9 	.word	0x0800b2a9
 800b1dc:	0800b2a9 	.word	0x0800b2a9
 800b1e0:	0800b2a9 	.word	0x0800b2a9
 800b1e4:	0800b2a9 	.word	0x0800b2a9
 800b1e8:	0800b2a9 	.word	0x0800b2a9
 800b1ec:	0800b2a9 	.word	0x0800b2a9
 800b1f0:	0800b2a9 	.word	0x0800b2a9
 800b1f4:	0800b281 	.word	0x0800b281
 800b1f8:	0800b2a9 	.word	0x0800b2a9
 800b1fc:	0800b2a9 	.word	0x0800b2a9
 800b200:	0800b2a9 	.word	0x0800b2a9
 800b204:	0800b2a9 	.word	0x0800b2a9
 800b208:	0800b2a9 	.word	0x0800b2a9
 800b20c:	0800b2a9 	.word	0x0800b2a9
 800b210:	0800b2a9 	.word	0x0800b2a9
 800b214:	0800b289 	.word	0x0800b289
 800b218:	0800b2a9 	.word	0x0800b2a9
 800b21c:	0800b2a9 	.word	0x0800b2a9
 800b220:	0800b2a9 	.word	0x0800b2a9
 800b224:	0800b2a9 	.word	0x0800b2a9
 800b228:	0800b2a9 	.word	0x0800b2a9
 800b22c:	0800b2a9 	.word	0x0800b2a9
 800b230:	0800b2a9 	.word	0x0800b2a9
 800b234:	0800b291 	.word	0x0800b291
 800b238:	0800b2a9 	.word	0x0800b2a9
 800b23c:	0800b2a9 	.word	0x0800b2a9
 800b240:	0800b2a9 	.word	0x0800b2a9
 800b244:	0800b2a9 	.word	0x0800b2a9
 800b248:	0800b2a9 	.word	0x0800b2a9
 800b24c:	0800b2a9 	.word	0x0800b2a9
 800b250:	0800b2a9 	.word	0x0800b2a9
 800b254:	0800b299 	.word	0x0800b299
 800b258:	0800b2a9 	.word	0x0800b2a9
 800b25c:	0800b2a9 	.word	0x0800b2a9
 800b260:	0800b2a9 	.word	0x0800b2a9
 800b264:	0800b2a9 	.word	0x0800b2a9
 800b268:	0800b2a9 	.word	0x0800b2a9
 800b26c:	0800b2a9 	.word	0x0800b2a9
 800b270:	0800b2a9 	.word	0x0800b2a9
 800b274:	0800b2a1 	.word	0x0800b2a1
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b27e:	e050      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b280:	2304      	movs	r3, #4
 800b282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b286:	e04c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b288:	2308      	movs	r3, #8
 800b28a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b28e:	e048      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b290:	2310      	movs	r3, #16
 800b292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b296:	e044      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b298:	2320      	movs	r3, #32
 800b29a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b29e:	e040      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2a0:	2340      	movs	r3, #64	; 0x40
 800b2a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b2a6:	e03c      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2a8:	2380      	movs	r3, #128	; 0x80
 800b2aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b2ae:	e038      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a71      	ldr	r2, [pc, #452]	; (800b47c <UART_SetConfig+0x908>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d130      	bne.n	800b31c <UART_SetConfig+0x7a8>
 800b2ba:	4b6f      	ldr	r3, [pc, #444]	; (800b478 <UART_SetConfig+0x904>)
 800b2bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2be:	f003 0307 	and.w	r3, r3, #7
 800b2c2:	2b05      	cmp	r3, #5
 800b2c4:	d826      	bhi.n	800b314 <UART_SetConfig+0x7a0>
 800b2c6:	a201      	add	r2, pc, #4	; (adr r2, 800b2cc <UART_SetConfig+0x758>)
 800b2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2cc:	0800b2e5 	.word	0x0800b2e5
 800b2d0:	0800b2ed 	.word	0x0800b2ed
 800b2d4:	0800b2f5 	.word	0x0800b2f5
 800b2d8:	0800b2fd 	.word	0x0800b2fd
 800b2dc:	0800b305 	.word	0x0800b305
 800b2e0:	0800b30d 	.word	0x0800b30d
 800b2e4:	2302      	movs	r3, #2
 800b2e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b2ea:	e01a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2ec:	2304      	movs	r3, #4
 800b2ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b2f2:	e016      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2f4:	2308      	movs	r3, #8
 800b2f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b2fa:	e012      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b2fc:	2310      	movs	r3, #16
 800b2fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b302:	e00e      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b304:	2320      	movs	r3, #32
 800b306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b30a:	e00a      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b30c:	2340      	movs	r3, #64	; 0x40
 800b30e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b312:	e006      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b314:	2380      	movs	r3, #128	; 0x80
 800b316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800b31a:	e002      	b.n	800b322 <UART_SetConfig+0x7ae>
 800b31c:	2380      	movs	r3, #128	; 0x80
 800b31e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a55      	ldr	r2, [pc, #340]	; (800b47c <UART_SetConfig+0x908>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	f040 80f8 	bne.w	800b51e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b32e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b332:	2b20      	cmp	r3, #32
 800b334:	dc46      	bgt.n	800b3c4 <UART_SetConfig+0x850>
 800b336:	2b02      	cmp	r3, #2
 800b338:	db75      	blt.n	800b426 <UART_SetConfig+0x8b2>
 800b33a:	3b02      	subs	r3, #2
 800b33c:	2b1e      	cmp	r3, #30
 800b33e:	d872      	bhi.n	800b426 <UART_SetConfig+0x8b2>
 800b340:	a201      	add	r2, pc, #4	; (adr r2, 800b348 <UART_SetConfig+0x7d4>)
 800b342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b346:	bf00      	nop
 800b348:	0800b3cb 	.word	0x0800b3cb
 800b34c:	0800b427 	.word	0x0800b427
 800b350:	0800b3d3 	.word	0x0800b3d3
 800b354:	0800b427 	.word	0x0800b427
 800b358:	0800b427 	.word	0x0800b427
 800b35c:	0800b427 	.word	0x0800b427
 800b360:	0800b3e3 	.word	0x0800b3e3
 800b364:	0800b427 	.word	0x0800b427
 800b368:	0800b427 	.word	0x0800b427
 800b36c:	0800b427 	.word	0x0800b427
 800b370:	0800b427 	.word	0x0800b427
 800b374:	0800b427 	.word	0x0800b427
 800b378:	0800b427 	.word	0x0800b427
 800b37c:	0800b427 	.word	0x0800b427
 800b380:	0800b3f3 	.word	0x0800b3f3
 800b384:	0800b427 	.word	0x0800b427
 800b388:	0800b427 	.word	0x0800b427
 800b38c:	0800b427 	.word	0x0800b427
 800b390:	0800b427 	.word	0x0800b427
 800b394:	0800b427 	.word	0x0800b427
 800b398:	0800b427 	.word	0x0800b427
 800b39c:	0800b427 	.word	0x0800b427
 800b3a0:	0800b427 	.word	0x0800b427
 800b3a4:	0800b427 	.word	0x0800b427
 800b3a8:	0800b427 	.word	0x0800b427
 800b3ac:	0800b427 	.word	0x0800b427
 800b3b0:	0800b427 	.word	0x0800b427
 800b3b4:	0800b427 	.word	0x0800b427
 800b3b8:	0800b427 	.word	0x0800b427
 800b3bc:	0800b427 	.word	0x0800b427
 800b3c0:	0800b419 	.word	0x0800b419
 800b3c4:	2b40      	cmp	r3, #64	; 0x40
 800b3c6:	d02a      	beq.n	800b41e <UART_SetConfig+0x8aa>
 800b3c8:	e02d      	b.n	800b426 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b3ca:	f7fd fb25 	bl	8008a18 <HAL_RCCEx_GetD3PCLK1Freq>
 800b3ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b3d0:	e02f      	b.n	800b432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b3d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7fd fb34 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3e0:	e027      	b.n	800b432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3e2:	f107 0318 	add.w	r3, r7, #24
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7fd fc80 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3f0:	e01f      	b.n	800b432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3f2:	4b21      	ldr	r3, [pc, #132]	; (800b478 <UART_SetConfig+0x904>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f003 0320 	and.w	r3, r3, #32
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d009      	beq.n	800b412 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b3fe:	4b1e      	ldr	r3, [pc, #120]	; (800b478 <UART_SetConfig+0x904>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	08db      	lsrs	r3, r3, #3
 800b404:	f003 0303 	and.w	r3, r3, #3
 800b408:	4a1d      	ldr	r2, [pc, #116]	; (800b480 <UART_SetConfig+0x90c>)
 800b40a:	fa22 f303 	lsr.w	r3, r2, r3
 800b40e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b410:	e00f      	b.n	800b432 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b412:	4b1b      	ldr	r3, [pc, #108]	; (800b480 <UART_SetConfig+0x90c>)
 800b414:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b416:	e00c      	b.n	800b432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b418:	4b1a      	ldr	r3, [pc, #104]	; (800b484 <UART_SetConfig+0x910>)
 800b41a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b41c:	e009      	b.n	800b432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b41e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b422:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b424:	e005      	b.n	800b432 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b426:	2300      	movs	r3, #0
 800b428:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800b42a:	2301      	movs	r3, #1
 800b42c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800b430:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b434:	2b00      	cmp	r3, #0
 800b436:	f000 81ee 	beq.w	800b816 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b43e:	4a12      	ldr	r2, [pc, #72]	; (800b488 <UART_SetConfig+0x914>)
 800b440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b444:	461a      	mov	r2, r3
 800b446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b448:	fbb3 f3f2 	udiv	r3, r3, r2
 800b44c:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	685a      	ldr	r2, [r3, #4]
 800b452:	4613      	mov	r3, r2
 800b454:	005b      	lsls	r3, r3, #1
 800b456:	4413      	add	r3, r2
 800b458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d305      	bcc.n	800b46a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b466:	429a      	cmp	r2, r3
 800b468:	d910      	bls.n	800b48c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b470:	e1d1      	b.n	800b816 <UART_SetConfig+0xca2>
 800b472:	bf00      	nop
 800b474:	40011c00 	.word	0x40011c00
 800b478:	58024400 	.word	0x58024400
 800b47c:	58000c00 	.word	0x58000c00
 800b480:	03d09000 	.word	0x03d09000
 800b484:	003d0900 	.word	0x003d0900
 800b488:	080108dc 	.word	0x080108dc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b48c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b48e:	2200      	movs	r2, #0
 800b490:	60bb      	str	r3, [r7, #8]
 800b492:	60fa      	str	r2, [r7, #12]
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b498:	4ac0      	ldr	r2, [pc, #768]	; (800b79c <UART_SetConfig+0xc28>)
 800b49a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b49e:	b29b      	uxth	r3, r3
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	603b      	str	r3, [r7, #0]
 800b4a4:	607a      	str	r2, [r7, #4]
 800b4a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b4ae:	f7f4 ff1f 	bl	80002f0 <__aeabi_uldivmod>
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	f04f 0200 	mov.w	r2, #0
 800b4be:	f04f 0300 	mov.w	r3, #0
 800b4c2:	020b      	lsls	r3, r1, #8
 800b4c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b4c8:	0202      	lsls	r2, r0, #8
 800b4ca:	6979      	ldr	r1, [r7, #20]
 800b4cc:	6849      	ldr	r1, [r1, #4]
 800b4ce:	0849      	lsrs	r1, r1, #1
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	460c      	mov	r4, r1
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	eb12 0804 	adds.w	r8, r2, r4
 800b4da:	eb43 0905 	adc.w	r9, r3, r5
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	469a      	mov	sl, r3
 800b4e6:	4693      	mov	fp, r2
 800b4e8:	4652      	mov	r2, sl
 800b4ea:	465b      	mov	r3, fp
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	4649      	mov	r1, r9
 800b4f0:	f7f4 fefe 	bl	80002f0 <__aeabi_uldivmod>
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b502:	d308      	bcc.n	800b516 <UART_SetConfig+0x9a2>
 800b504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b506:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b50a:	d204      	bcs.n	800b516 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b512:	60da      	str	r2, [r3, #12]
 800b514:	e17f      	b.n	800b816 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b51c:	e17b      	b.n	800b816 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	69db      	ldr	r3, [r3, #28]
 800b522:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b526:	f040 80bd 	bne.w	800b6a4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b52a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b52e:	2b20      	cmp	r3, #32
 800b530:	dc48      	bgt.n	800b5c4 <UART_SetConfig+0xa50>
 800b532:	2b00      	cmp	r3, #0
 800b534:	db7b      	blt.n	800b62e <UART_SetConfig+0xaba>
 800b536:	2b20      	cmp	r3, #32
 800b538:	d879      	bhi.n	800b62e <UART_SetConfig+0xaba>
 800b53a:	a201      	add	r2, pc, #4	; (adr r2, 800b540 <UART_SetConfig+0x9cc>)
 800b53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b540:	0800b5cb 	.word	0x0800b5cb
 800b544:	0800b5d3 	.word	0x0800b5d3
 800b548:	0800b62f 	.word	0x0800b62f
 800b54c:	0800b62f 	.word	0x0800b62f
 800b550:	0800b5db 	.word	0x0800b5db
 800b554:	0800b62f 	.word	0x0800b62f
 800b558:	0800b62f 	.word	0x0800b62f
 800b55c:	0800b62f 	.word	0x0800b62f
 800b560:	0800b5eb 	.word	0x0800b5eb
 800b564:	0800b62f 	.word	0x0800b62f
 800b568:	0800b62f 	.word	0x0800b62f
 800b56c:	0800b62f 	.word	0x0800b62f
 800b570:	0800b62f 	.word	0x0800b62f
 800b574:	0800b62f 	.word	0x0800b62f
 800b578:	0800b62f 	.word	0x0800b62f
 800b57c:	0800b62f 	.word	0x0800b62f
 800b580:	0800b5fb 	.word	0x0800b5fb
 800b584:	0800b62f 	.word	0x0800b62f
 800b588:	0800b62f 	.word	0x0800b62f
 800b58c:	0800b62f 	.word	0x0800b62f
 800b590:	0800b62f 	.word	0x0800b62f
 800b594:	0800b62f 	.word	0x0800b62f
 800b598:	0800b62f 	.word	0x0800b62f
 800b59c:	0800b62f 	.word	0x0800b62f
 800b5a0:	0800b62f 	.word	0x0800b62f
 800b5a4:	0800b62f 	.word	0x0800b62f
 800b5a8:	0800b62f 	.word	0x0800b62f
 800b5ac:	0800b62f 	.word	0x0800b62f
 800b5b0:	0800b62f 	.word	0x0800b62f
 800b5b4:	0800b62f 	.word	0x0800b62f
 800b5b8:	0800b62f 	.word	0x0800b62f
 800b5bc:	0800b62f 	.word	0x0800b62f
 800b5c0:	0800b621 	.word	0x0800b621
 800b5c4:	2b40      	cmp	r3, #64	; 0x40
 800b5c6:	d02e      	beq.n	800b626 <UART_SetConfig+0xab2>
 800b5c8:	e031      	b.n	800b62e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5ca:	f7fb fb21 	bl	8006c10 <HAL_RCC_GetPCLK1Freq>
 800b5ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b5d0:	e033      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b5d2:	f7fb fb33 	bl	8006c3c <HAL_RCC_GetPCLK2Freq>
 800b5d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b5d8:	e02f      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b5da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f7fd fa30 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b5e8:	e027      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b5ea:	f107 0318 	add.w	r3, r7, #24
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7fd fb7c 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b5f8:	e01f      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b5fa:	4b69      	ldr	r3, [pc, #420]	; (800b7a0 <UART_SetConfig+0xc2c>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f003 0320 	and.w	r3, r3, #32
 800b602:	2b00      	cmp	r3, #0
 800b604:	d009      	beq.n	800b61a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b606:	4b66      	ldr	r3, [pc, #408]	; (800b7a0 <UART_SetConfig+0xc2c>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	08db      	lsrs	r3, r3, #3
 800b60c:	f003 0303 	and.w	r3, r3, #3
 800b610:	4a64      	ldr	r2, [pc, #400]	; (800b7a4 <UART_SetConfig+0xc30>)
 800b612:	fa22 f303 	lsr.w	r3, r2, r3
 800b616:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b618:	e00f      	b.n	800b63a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b61a:	4b62      	ldr	r3, [pc, #392]	; (800b7a4 <UART_SetConfig+0xc30>)
 800b61c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b61e:	e00c      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b620:	4b61      	ldr	r3, [pc, #388]	; (800b7a8 <UART_SetConfig+0xc34>)
 800b622:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b624:	e009      	b.n	800b63a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b62a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b62c:	e005      	b.n	800b63a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b62e:	2300      	movs	r3, #0
 800b630:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800b638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b63a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f000 80ea 	beq.w	800b816 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b646:	4a55      	ldr	r2, [pc, #340]	; (800b79c <UART_SetConfig+0xc28>)
 800b648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b64c:	461a      	mov	r2, r3
 800b64e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b650:	fbb3 f3f2 	udiv	r3, r3, r2
 800b654:	005a      	lsls	r2, r3, #1
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	085b      	lsrs	r3, r3, #1
 800b65c:	441a      	add	r2, r3
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	fbb2 f3f3 	udiv	r3, r2, r3
 800b666:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b66a:	2b0f      	cmp	r3, #15
 800b66c:	d916      	bls.n	800b69c <UART_SetConfig+0xb28>
 800b66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b674:	d212      	bcs.n	800b69c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b678:	b29b      	uxth	r3, r3
 800b67a:	f023 030f 	bic.w	r3, r3, #15
 800b67e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b682:	085b      	lsrs	r3, r3, #1
 800b684:	b29b      	uxth	r3, r3
 800b686:	f003 0307 	and.w	r3, r3, #7
 800b68a:	b29a      	uxth	r2, r3
 800b68c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b68e:	4313      	orrs	r3, r2
 800b690:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800b698:	60da      	str	r2, [r3, #12]
 800b69a:	e0bc      	b.n	800b816 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b69c:	2301      	movs	r3, #1
 800b69e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b6a2:	e0b8      	b.n	800b816 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b6a4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b6a8:	2b20      	cmp	r3, #32
 800b6aa:	dc4b      	bgt.n	800b744 <UART_SetConfig+0xbd0>
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f2c0 8087 	blt.w	800b7c0 <UART_SetConfig+0xc4c>
 800b6b2:	2b20      	cmp	r3, #32
 800b6b4:	f200 8084 	bhi.w	800b7c0 <UART_SetConfig+0xc4c>
 800b6b8:	a201      	add	r2, pc, #4	; (adr r2, 800b6c0 <UART_SetConfig+0xb4c>)
 800b6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6be:	bf00      	nop
 800b6c0:	0800b74b 	.word	0x0800b74b
 800b6c4:	0800b753 	.word	0x0800b753
 800b6c8:	0800b7c1 	.word	0x0800b7c1
 800b6cc:	0800b7c1 	.word	0x0800b7c1
 800b6d0:	0800b75b 	.word	0x0800b75b
 800b6d4:	0800b7c1 	.word	0x0800b7c1
 800b6d8:	0800b7c1 	.word	0x0800b7c1
 800b6dc:	0800b7c1 	.word	0x0800b7c1
 800b6e0:	0800b76b 	.word	0x0800b76b
 800b6e4:	0800b7c1 	.word	0x0800b7c1
 800b6e8:	0800b7c1 	.word	0x0800b7c1
 800b6ec:	0800b7c1 	.word	0x0800b7c1
 800b6f0:	0800b7c1 	.word	0x0800b7c1
 800b6f4:	0800b7c1 	.word	0x0800b7c1
 800b6f8:	0800b7c1 	.word	0x0800b7c1
 800b6fc:	0800b7c1 	.word	0x0800b7c1
 800b700:	0800b77b 	.word	0x0800b77b
 800b704:	0800b7c1 	.word	0x0800b7c1
 800b708:	0800b7c1 	.word	0x0800b7c1
 800b70c:	0800b7c1 	.word	0x0800b7c1
 800b710:	0800b7c1 	.word	0x0800b7c1
 800b714:	0800b7c1 	.word	0x0800b7c1
 800b718:	0800b7c1 	.word	0x0800b7c1
 800b71c:	0800b7c1 	.word	0x0800b7c1
 800b720:	0800b7c1 	.word	0x0800b7c1
 800b724:	0800b7c1 	.word	0x0800b7c1
 800b728:	0800b7c1 	.word	0x0800b7c1
 800b72c:	0800b7c1 	.word	0x0800b7c1
 800b730:	0800b7c1 	.word	0x0800b7c1
 800b734:	0800b7c1 	.word	0x0800b7c1
 800b738:	0800b7c1 	.word	0x0800b7c1
 800b73c:	0800b7c1 	.word	0x0800b7c1
 800b740:	0800b7b3 	.word	0x0800b7b3
 800b744:	2b40      	cmp	r3, #64	; 0x40
 800b746:	d037      	beq.n	800b7b8 <UART_SetConfig+0xc44>
 800b748:	e03a      	b.n	800b7c0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b74a:	f7fb fa61 	bl	8006c10 <HAL_RCC_GetPCLK1Freq>
 800b74e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b750:	e03c      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b752:	f7fb fa73 	bl	8006c3c <HAL_RCC_GetPCLK2Freq>
 800b756:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b758:	e038      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b75a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fd f970 	bl	8008a44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b766:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b768:	e030      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b76a:	f107 0318 	add.w	r3, r7, #24
 800b76e:	4618      	mov	r0, r3
 800b770:	f7fd fabc 	bl	8008cec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b778:	e028      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b77a:	4b09      	ldr	r3, [pc, #36]	; (800b7a0 <UART_SetConfig+0xc2c>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f003 0320 	and.w	r3, r3, #32
 800b782:	2b00      	cmp	r3, #0
 800b784:	d012      	beq.n	800b7ac <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b786:	4b06      	ldr	r3, [pc, #24]	; (800b7a0 <UART_SetConfig+0xc2c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	08db      	lsrs	r3, r3, #3
 800b78c:	f003 0303 	and.w	r3, r3, #3
 800b790:	4a04      	ldr	r2, [pc, #16]	; (800b7a4 <UART_SetConfig+0xc30>)
 800b792:	fa22 f303 	lsr.w	r3, r2, r3
 800b796:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b798:	e018      	b.n	800b7cc <UART_SetConfig+0xc58>
 800b79a:	bf00      	nop
 800b79c:	080108dc 	.word	0x080108dc
 800b7a0:	58024400 	.word	0x58024400
 800b7a4:	03d09000 	.word	0x03d09000
 800b7a8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800b7ac:	4b24      	ldr	r3, [pc, #144]	; (800b840 <UART_SetConfig+0xccc>)
 800b7ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b7b0:	e00c      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b7b2:	4b24      	ldr	r3, [pc, #144]	; (800b844 <UART_SetConfig+0xcd0>)
 800b7b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b7b6:	e009      	b.n	800b7cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b7b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b7be:	e005      	b.n	800b7cc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800b7ca:	bf00      	nop
    }

    if (pclk != 0U)
 800b7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d021      	beq.n	800b816 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7d6:	4a1c      	ldr	r2, [pc, #112]	; (800b848 <UART_SetConfig+0xcd4>)
 800b7d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7dc:	461a      	mov	r2, r3
 800b7de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7e0:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	085b      	lsrs	r3, r3, #1
 800b7ea:	441a      	add	r2, r3
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7f4:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7f8:	2b0f      	cmp	r3, #15
 800b7fa:	d909      	bls.n	800b810 <UART_SetConfig+0xc9c>
 800b7fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b802:	d205      	bcs.n	800b810 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b806:	b29a      	uxth	r2, r3
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	60da      	str	r2, [r3, #12]
 800b80e:	e002      	b.n	800b816 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	2201      	movs	r2, #1
 800b81a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	2201      	movs	r2, #1
 800b822:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	2200      	movs	r2, #0
 800b82a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	2200      	movs	r2, #0
 800b830:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800b832:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800b836:	4618      	mov	r0, r3
 800b838:	3748      	adds	r7, #72	; 0x48
 800b83a:	46bd      	mov	sp, r7
 800b83c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b840:	03d09000 	.word	0x03d09000
 800b844:	003d0900 	.word	0x003d0900
 800b848:	080108dc 	.word	0x080108dc

0800b84c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b858:	f003 0301 	and.w	r3, r3, #1
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d00a      	beq.n	800b876 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	430a      	orrs	r2, r1
 800b874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d00a      	beq.n	800b898 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	685b      	ldr	r3, [r3, #4]
 800b888:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	430a      	orrs	r2, r1
 800b896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b89c:	f003 0304 	and.w	r3, r3, #4
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00a      	beq.n	800b8ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	430a      	orrs	r2, r1
 800b8b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8be:	f003 0308 	and.w	r3, r3, #8
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d00a      	beq.n	800b8dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	430a      	orrs	r2, r1
 800b8da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e0:	f003 0310 	and.w	r3, r3, #16
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d00a      	beq.n	800b8fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	689b      	ldr	r3, [r3, #8]
 800b8ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	430a      	orrs	r2, r1
 800b8fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b902:	f003 0320 	and.w	r3, r3, #32
 800b906:	2b00      	cmp	r3, #0
 800b908:	d00a      	beq.n	800b920 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	689b      	ldr	r3, [r3, #8]
 800b910:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	430a      	orrs	r2, r1
 800b91e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d01a      	beq.n	800b962 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	430a      	orrs	r2, r1
 800b940:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b946:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b94a:	d10a      	bne.n	800b962 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	430a      	orrs	r2, r1
 800b960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00a      	beq.n	800b984 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	430a      	orrs	r2, r1
 800b982:	605a      	str	r2, [r3, #4]
  }
}
 800b984:	bf00      	nop
 800b986:	370c      	adds	r7, #12
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b098      	sub	sp, #96	; 0x60
 800b994:	af02      	add	r7, sp, #8
 800b996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b9a0:	f7f5 fe82 	bl	80016a8 <HAL_GetTick>
 800b9a4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f003 0308 	and.w	r3, r3, #8
 800b9b0:	2b08      	cmp	r3, #8
 800b9b2:	d12f      	bne.n	800ba14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b9b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b9bc:	2200      	movs	r2, #0
 800b9be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 f88e 	bl	800bae4 <UART_WaitOnFlagUntilTimeout>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d022      	beq.n	800ba14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d6:	e853 3f00 	ldrex	r3, [r3]
 800b9da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b9dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b9e2:	653b      	str	r3, [r7, #80]	; 0x50
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9ec:	647b      	str	r3, [r7, #68]	; 0x44
 800b9ee:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b9f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9f4:	e841 2300 	strex	r3, r2, [r1]
 800b9f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b9fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d1e6      	bne.n	800b9ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2220      	movs	r2, #32
 800ba04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba10:	2303      	movs	r3, #3
 800ba12:	e063      	b.n	800badc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f003 0304 	and.w	r3, r3, #4
 800ba1e:	2b04      	cmp	r3, #4
 800ba20:	d149      	bne.n	800bab6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba22:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 f857 	bl	800bae4 <UART_WaitOnFlagUntilTimeout>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d03c      	beq.n	800bab6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba44:	e853 3f00 	ldrex	r3, [r3]
 800ba48:	623b      	str	r3, [r7, #32]
   return(result);
 800ba4a:	6a3b      	ldr	r3, [r7, #32]
 800ba4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ba50:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	461a      	mov	r2, r3
 800ba58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba5a:	633b      	str	r3, [r7, #48]	; 0x30
 800ba5c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba62:	e841 2300 	strex	r3, r2, [r1]
 800ba66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ba68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d1e6      	bne.n	800ba3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	3308      	adds	r3, #8
 800ba74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba76:	693b      	ldr	r3, [r7, #16]
 800ba78:	e853 3f00 	ldrex	r3, [r3]
 800ba7c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	f023 0301 	bic.w	r3, r3, #1
 800ba84:	64bb      	str	r3, [r7, #72]	; 0x48
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	3308      	adds	r3, #8
 800ba8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ba8e:	61fa      	str	r2, [r7, #28]
 800ba90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba92:	69b9      	ldr	r1, [r7, #24]
 800ba94:	69fa      	ldr	r2, [r7, #28]
 800ba96:	e841 2300 	strex	r3, r2, [r1]
 800ba9a:	617b      	str	r3, [r7, #20]
   return(result);
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1e5      	bne.n	800ba6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2220      	movs	r2, #32
 800baa6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2200      	movs	r2, #0
 800baae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bab2:	2303      	movs	r3, #3
 800bab4:	e012      	b.n	800badc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2220      	movs	r2, #32
 800baba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2220      	movs	r2, #32
 800bac2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2200      	movs	r2, #0
 800baca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bada:	2300      	movs	r3, #0
}
 800badc:	4618      	mov	r0, r3
 800bade:	3758      	adds	r7, #88	; 0x58
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}

0800bae4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b084      	sub	sp, #16
 800bae8:	af00      	add	r7, sp, #0
 800baea:	60f8      	str	r0, [r7, #12]
 800baec:	60b9      	str	r1, [r7, #8]
 800baee:	603b      	str	r3, [r7, #0]
 800baf0:	4613      	mov	r3, r2
 800baf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800baf4:	e049      	b.n	800bb8a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800baf6:	69bb      	ldr	r3, [r7, #24]
 800baf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bafc:	d045      	beq.n	800bb8a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bafe:	f7f5 fdd3 	bl	80016a8 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	69ba      	ldr	r2, [r7, #24]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d302      	bcc.n	800bb14 <UART_WaitOnFlagUntilTimeout+0x30>
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d101      	bne.n	800bb18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bb14:	2303      	movs	r3, #3
 800bb16:	e048      	b.n	800bbaa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f003 0304 	and.w	r3, r3, #4
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d031      	beq.n	800bb8a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	69db      	ldr	r3, [r3, #28]
 800bb2c:	f003 0308 	and.w	r3, r3, #8
 800bb30:	2b08      	cmp	r3, #8
 800bb32:	d110      	bne.n	800bb56 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	2208      	movs	r2, #8
 800bb3a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800bb3c:	68f8      	ldr	r0, [r7, #12]
 800bb3e:	f000 f839 	bl	800bbb4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2208      	movs	r2, #8
 800bb46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800bb52:	2301      	movs	r3, #1
 800bb54:	e029      	b.n	800bbaa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	69db      	ldr	r3, [r3, #28]
 800bb5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb64:	d111      	bne.n	800bb8a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bb70:	68f8      	ldr	r0, [r7, #12]
 800bb72:	f000 f81f 	bl	800bbb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	2220      	movs	r2, #32
 800bb7a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2200      	movs	r2, #0
 800bb82:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800bb86:	2303      	movs	r3, #3
 800bb88:	e00f      	b.n	800bbaa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	69da      	ldr	r2, [r3, #28]
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	4013      	ands	r3, r2
 800bb94:	68ba      	ldr	r2, [r7, #8]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	bf0c      	ite	eq
 800bb9a:	2301      	moveq	r3, #1
 800bb9c:	2300      	movne	r3, #0
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	461a      	mov	r2, r3
 800bba2:	79fb      	ldrb	r3, [r7, #7]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d0a6      	beq.n	800baf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bba8:	2300      	movs	r3, #0
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
	...

0800bbb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b095      	sub	sp, #84	; 0x54
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbc4:	e853 3f00 	ldrex	r3, [r3]
 800bbc8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bbca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bbd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bbda:	643b      	str	r3, [r7, #64]	; 0x40
 800bbdc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bbe0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bbe2:	e841 2300 	strex	r3, r2, [r1]
 800bbe6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1e6      	bne.n	800bbbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbfe:	69fa      	ldr	r2, [r7, #28]
 800bc00:	4b1e      	ldr	r3, [pc, #120]	; (800bc7c <UART_EndRxTransfer+0xc8>)
 800bc02:	4013      	ands	r3, r2
 800bc04:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bc10:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bc14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc16:	e841 2300 	strex	r3, r2, [r1]
 800bc1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1e5      	bne.n	800bbee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d118      	bne.n	800bc5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	e853 3f00 	ldrex	r3, [r3]
 800bc36:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	f023 0310 	bic.w	r3, r3, #16
 800bc3e:	647b      	str	r3, [r7, #68]	; 0x44
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc48:	61bb      	str	r3, [r7, #24]
 800bc4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4c:	6979      	ldr	r1, [r7, #20]
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	e841 2300 	strex	r3, r2, [r1]
 800bc54:	613b      	str	r3, [r7, #16]
   return(result);
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d1e6      	bne.n	800bc2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2220      	movs	r2, #32
 800bc60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800bc70:	bf00      	nop
 800bc72:	3754      	adds	r7, #84	; 0x54
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr
 800bc7c:	effffffe 	.word	0xeffffffe

0800bc80 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bc80:	b480      	push	{r7}
 800bc82:	b085      	sub	sp, #20
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d101      	bne.n	800bc96 <HAL_UARTEx_DisableFifoMode+0x16>
 800bc92:	2302      	movs	r3, #2
 800bc94:	e027      	b.n	800bce6 <HAL_UARTEx_DisableFifoMode+0x66>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2224      	movs	r2, #36	; 0x24
 800bca2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	681a      	ldr	r2, [r3, #0]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	f022 0201 	bic.w	r2, r2, #1
 800bcbc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bcc4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2220      	movs	r2, #32
 800bcd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bce4:	2300      	movs	r3, #0
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3714      	adds	r7, #20
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr

0800bcf2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bcf2:	b580      	push	{r7, lr}
 800bcf4:	b084      	sub	sp, #16
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	6078      	str	r0, [r7, #4]
 800bcfa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bd02:	2b01      	cmp	r3, #1
 800bd04:	d101      	bne.n	800bd0a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bd06:	2302      	movs	r3, #2
 800bd08:	e02d      	b.n	800bd66 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2224      	movs	r2, #36	; 0x24
 800bd16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f022 0201 	bic.w	r2, r2, #1
 800bd30:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	689b      	ldr	r3, [r3, #8]
 800bd38:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	683a      	ldr	r2, [r7, #0]
 800bd42:	430a      	orrs	r2, r1
 800bd44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 f850 	bl	800bdec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	68fa      	ldr	r2, [r7, #12]
 800bd52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2220      	movs	r2, #32
 800bd58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bd64:	2300      	movs	r3, #0
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}

0800bd6e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd6e:	b580      	push	{r7, lr}
 800bd70:	b084      	sub	sp, #16
 800bd72:	af00      	add	r7, sp, #0
 800bd74:	6078      	str	r0, [r7, #4]
 800bd76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d101      	bne.n	800bd86 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bd82:	2302      	movs	r3, #2
 800bd84:	e02d      	b.n	800bde2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2201      	movs	r2, #1
 800bd8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2224      	movs	r2, #36	; 0x24
 800bd92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f022 0201 	bic.w	r2, r2, #1
 800bdac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	683a      	ldr	r2, [r7, #0]
 800bdbe:	430a      	orrs	r2, r1
 800bdc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f000 f812 	bl	800bdec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	68fa      	ldr	r2, [r7, #12]
 800bdce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2220      	movs	r2, #32
 800bdd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2200      	movs	r2, #0
 800bddc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bde0:	2300      	movs	r3, #0
}
 800bde2:	4618      	mov	r0, r3
 800bde4:	3710      	adds	r7, #16
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
	...

0800bdec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b085      	sub	sp, #20
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d108      	bne.n	800be0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2201      	movs	r2, #1
 800be08:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800be0c:	e031      	b.n	800be72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800be0e:	2310      	movs	r3, #16
 800be10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800be12:	2310      	movs	r3, #16
 800be14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	689b      	ldr	r3, [r3, #8]
 800be1c:	0e5b      	lsrs	r3, r3, #25
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	f003 0307 	and.w	r3, r3, #7
 800be24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	689b      	ldr	r3, [r3, #8]
 800be2c:	0f5b      	lsrs	r3, r3, #29
 800be2e:	b2db      	uxtb	r3, r3
 800be30:	f003 0307 	and.w	r3, r3, #7
 800be34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be36:	7bbb      	ldrb	r3, [r7, #14]
 800be38:	7b3a      	ldrb	r2, [r7, #12]
 800be3a:	4911      	ldr	r1, [pc, #68]	; (800be80 <UARTEx_SetNbDataToProcess+0x94>)
 800be3c:	5c8a      	ldrb	r2, [r1, r2]
 800be3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800be42:	7b3a      	ldrb	r2, [r7, #12]
 800be44:	490f      	ldr	r1, [pc, #60]	; (800be84 <UARTEx_SetNbDataToProcess+0x98>)
 800be46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be48:	fb93 f3f2 	sdiv	r3, r3, r2
 800be4c:	b29a      	uxth	r2, r3
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	7b7a      	ldrb	r2, [r7, #13]
 800be58:	4909      	ldr	r1, [pc, #36]	; (800be80 <UARTEx_SetNbDataToProcess+0x94>)
 800be5a:	5c8a      	ldrb	r2, [r1, r2]
 800be5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800be60:	7b7a      	ldrb	r2, [r7, #13]
 800be62:	4908      	ldr	r1, [pc, #32]	; (800be84 <UARTEx_SetNbDataToProcess+0x98>)
 800be64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be66:	fb93 f3f2 	sdiv	r3, r3, r2
 800be6a:	b29a      	uxth	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800be72:	bf00      	nop
 800be74:	3714      	adds	r7, #20
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
 800be7e:	bf00      	nop
 800be80:	080108f4 	.word	0x080108f4
 800be84:	080108fc 	.word	0x080108fc

0800be88 <__NVIC_SetPriority>:
{
 800be88:	b480      	push	{r7}
 800be8a:	b083      	sub	sp, #12
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	4603      	mov	r3, r0
 800be90:	6039      	str	r1, [r7, #0]
 800be92:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800be94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	db0a      	blt.n	800beb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	490c      	ldr	r1, [pc, #48]	; (800bed4 <__NVIC_SetPriority+0x4c>)
 800bea2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bea6:	0112      	lsls	r2, r2, #4
 800bea8:	b2d2      	uxtb	r2, r2
 800beaa:	440b      	add	r3, r1
 800beac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800beb0:	e00a      	b.n	800bec8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	b2da      	uxtb	r2, r3
 800beb6:	4908      	ldr	r1, [pc, #32]	; (800bed8 <__NVIC_SetPriority+0x50>)
 800beb8:	88fb      	ldrh	r3, [r7, #6]
 800beba:	f003 030f 	and.w	r3, r3, #15
 800bebe:	3b04      	subs	r3, #4
 800bec0:	0112      	lsls	r2, r2, #4
 800bec2:	b2d2      	uxtb	r2, r2
 800bec4:	440b      	add	r3, r1
 800bec6:	761a      	strb	r2, [r3, #24]
}
 800bec8:	bf00      	nop
 800beca:	370c      	adds	r7, #12
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr
 800bed4:	e000e100 	.word	0xe000e100
 800bed8:	e000ed00 	.word	0xe000ed00

0800bedc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800bedc:	b580      	push	{r7, lr}
 800bede:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800bee0:	4b05      	ldr	r3, [pc, #20]	; (800bef8 <SysTick_Handler+0x1c>)
 800bee2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800bee4:	f002 f93e 	bl	800e164 <xTaskGetSchedulerState>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b01      	cmp	r3, #1
 800beec:	d001      	beq.n	800bef2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800beee:	f003 f823 	bl	800ef38 <xPortSysTickHandler>
  }
}
 800bef2:	bf00      	nop
 800bef4:	bd80      	pop	{r7, pc}
 800bef6:	bf00      	nop
 800bef8:	e000e010 	.word	0xe000e010

0800befc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800befc:	b580      	push	{r7, lr}
 800befe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800bf00:	2100      	movs	r1, #0
 800bf02:	f06f 0004 	mvn.w	r0, #4
 800bf06:	f7ff ffbf 	bl	800be88 <__NVIC_SetPriority>
#endif
}
 800bf0a:	bf00      	nop
 800bf0c:	bd80      	pop	{r7, pc}
	...

0800bf10 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800bf10:	b480      	push	{r7}
 800bf12:	b083      	sub	sp, #12
 800bf14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf16:	f3ef 8305 	mrs	r3, IPSR
 800bf1a:	603b      	str	r3, [r7, #0]
  return(result);
 800bf1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d003      	beq.n	800bf2a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800bf22:	f06f 0305 	mvn.w	r3, #5
 800bf26:	607b      	str	r3, [r7, #4]
 800bf28:	e00c      	b.n	800bf44 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800bf2a:	4b0a      	ldr	r3, [pc, #40]	; (800bf54 <osKernelInitialize+0x44>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d105      	bne.n	800bf3e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800bf32:	4b08      	ldr	r3, [pc, #32]	; (800bf54 <osKernelInitialize+0x44>)
 800bf34:	2201      	movs	r2, #1
 800bf36:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	607b      	str	r3, [r7, #4]
 800bf3c:	e002      	b.n	800bf44 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800bf3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bf42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bf44:	687b      	ldr	r3, [r7, #4]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	370c      	adds	r7, #12
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	2400e2ec 	.word	0x2400e2ec

0800bf58 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b082      	sub	sp, #8
 800bf5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf5e:	f3ef 8305 	mrs	r3, IPSR
 800bf62:	603b      	str	r3, [r7, #0]
  return(result);
 800bf64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d003      	beq.n	800bf72 <osKernelStart+0x1a>
    stat = osErrorISR;
 800bf6a:	f06f 0305 	mvn.w	r3, #5
 800bf6e:	607b      	str	r3, [r7, #4]
 800bf70:	e010      	b.n	800bf94 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bf72:	4b0b      	ldr	r3, [pc, #44]	; (800bfa0 <osKernelStart+0x48>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b01      	cmp	r3, #1
 800bf78:	d109      	bne.n	800bf8e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800bf7a:	f7ff ffbf 	bl	800befc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bf7e:	4b08      	ldr	r3, [pc, #32]	; (800bfa0 <osKernelStart+0x48>)
 800bf80:	2202      	movs	r2, #2
 800bf82:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bf84:	f001 fca6 	bl	800d8d4 <vTaskStartScheduler>
      stat = osOK;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	607b      	str	r3, [r7, #4]
 800bf8c:	e002      	b.n	800bf94 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800bf8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bf92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bf94:	687b      	ldr	r3, [r7, #4]
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3708      	adds	r7, #8
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	2400e2ec 	.word	0x2400e2ec

0800bfa4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b08e      	sub	sp, #56	; 0x38
 800bfa8:	af04      	add	r7, sp, #16
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bfb4:	f3ef 8305 	mrs	r3, IPSR
 800bfb8:	617b      	str	r3, [r7, #20]
  return(result);
 800bfba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d17e      	bne.n	800c0be <osThreadNew+0x11a>
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d07b      	beq.n	800c0be <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bfc6:	2380      	movs	r3, #128	; 0x80
 800bfc8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bfca:	2318      	movs	r3, #24
 800bfcc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800bfd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bfd6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d045      	beq.n	800c06a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d002      	beq.n	800bfec <osThreadNew+0x48>
        name = attr->name;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	699b      	ldr	r3, [r3, #24]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d002      	beq.n	800bffa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bffa:	69fb      	ldr	r3, [r7, #28]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d008      	beq.n	800c012 <osThreadNew+0x6e>
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	2b38      	cmp	r3, #56	; 0x38
 800c004:	d805      	bhi.n	800c012 <osThreadNew+0x6e>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	f003 0301 	and.w	r3, r3, #1
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d001      	beq.n	800c016 <osThreadNew+0x72>
        return (NULL);
 800c012:	2300      	movs	r3, #0
 800c014:	e054      	b.n	800c0c0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	695b      	ldr	r3, [r3, #20]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d003      	beq.n	800c026 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	695b      	ldr	r3, [r3, #20]
 800c022:	089b      	lsrs	r3, r3, #2
 800c024:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	689b      	ldr	r3, [r3, #8]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d00e      	beq.n	800c04c <osThreadNew+0xa8>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	68db      	ldr	r3, [r3, #12]
 800c032:	2b5b      	cmp	r3, #91	; 0x5b
 800c034:	d90a      	bls.n	800c04c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d006      	beq.n	800c04c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	695b      	ldr	r3, [r3, #20]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d002      	beq.n	800c04c <osThreadNew+0xa8>
        mem = 1;
 800c046:	2301      	movs	r3, #1
 800c048:	61bb      	str	r3, [r7, #24]
 800c04a:	e010      	b.n	800c06e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	689b      	ldr	r3, [r3, #8]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d10c      	bne.n	800c06e <osThreadNew+0xca>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	68db      	ldr	r3, [r3, #12]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d108      	bne.n	800c06e <osThreadNew+0xca>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	691b      	ldr	r3, [r3, #16]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d104      	bne.n	800c06e <osThreadNew+0xca>
          mem = 0;
 800c064:	2300      	movs	r3, #0
 800c066:	61bb      	str	r3, [r7, #24]
 800c068:	e001      	b.n	800c06e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c06a:	2300      	movs	r3, #0
 800c06c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	2b01      	cmp	r3, #1
 800c072:	d110      	bne.n	800c096 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c07c:	9202      	str	r2, [sp, #8]
 800c07e:	9301      	str	r3, [sp, #4]
 800c080:	69fb      	ldr	r3, [r7, #28]
 800c082:	9300      	str	r3, [sp, #0]
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	6a3a      	ldr	r2, [r7, #32]
 800c088:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c08a:	68f8      	ldr	r0, [r7, #12]
 800c08c:	f001 fa4c 	bl	800d528 <xTaskCreateStatic>
 800c090:	4603      	mov	r3, r0
 800c092:	613b      	str	r3, [r7, #16]
 800c094:	e013      	b.n	800c0be <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c096:	69bb      	ldr	r3, [r7, #24]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d110      	bne.n	800c0be <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c09c:	6a3b      	ldr	r3, [r7, #32]
 800c09e:	b29a      	uxth	r2, r3
 800c0a0:	f107 0310 	add.w	r3, r7, #16
 800c0a4:	9301      	str	r3, [sp, #4]
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	9300      	str	r3, [sp, #0]
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c0ae:	68f8      	ldr	r0, [r7, #12]
 800c0b0:	f001 fa97 	bl	800d5e2 <xTaskCreate>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b01      	cmp	r3, #1
 800c0b8:	d001      	beq.n	800c0be <osThreadNew+0x11a>
            hTask = NULL;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c0be:	693b      	ldr	r3, [r7, #16]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3728      	adds	r7, #40	; 0x28
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c0d0:	f3ef 8305 	mrs	r3, IPSR
 800c0d4:	60bb      	str	r3, [r7, #8]
  return(result);
 800c0d6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d003      	beq.n	800c0e4 <osDelay+0x1c>
    stat = osErrorISR;
 800c0dc:	f06f 0305 	mvn.w	r3, #5
 800c0e0:	60fb      	str	r3, [r7, #12]
 800c0e2:	e007      	b.n	800c0f4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d002      	beq.n	800c0f4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f001 fbbc 	bl	800d86c <vTaskDelay>
    }
  }

  return (stat);
 800c0f4:	68fb      	ldr	r3, [r7, #12]
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3710      	adds	r7, #16
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}

0800c0fe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c0fe:	b580      	push	{r7, lr}
 800c100:	b08a      	sub	sp, #40	; 0x28
 800c102:	af02      	add	r7, sp, #8
 800c104:	60f8      	str	r0, [r7, #12]
 800c106:	60b9      	str	r1, [r7, #8]
 800c108:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c10a:	2300      	movs	r3, #0
 800c10c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c10e:	f3ef 8305 	mrs	r3, IPSR
 800c112:	613b      	str	r3, [r7, #16]
  return(result);
 800c114:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c116:	2b00      	cmp	r3, #0
 800c118:	d175      	bne.n	800c206 <osSemaphoreNew+0x108>
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d072      	beq.n	800c206 <osSemaphoreNew+0x108>
 800c120:	68ba      	ldr	r2, [r7, #8]
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	429a      	cmp	r2, r3
 800c126:	d86e      	bhi.n	800c206 <osSemaphoreNew+0x108>
    mem = -1;
 800c128:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c12c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d015      	beq.n	800c160 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	689b      	ldr	r3, [r3, #8]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d006      	beq.n	800c14a <osSemaphoreNew+0x4c>
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	68db      	ldr	r3, [r3, #12]
 800c140:	2b4f      	cmp	r3, #79	; 0x4f
 800c142:	d902      	bls.n	800c14a <osSemaphoreNew+0x4c>
        mem = 1;
 800c144:	2301      	movs	r3, #1
 800c146:	61bb      	str	r3, [r7, #24]
 800c148:	e00c      	b.n	800c164 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d108      	bne.n	800c164 <osSemaphoreNew+0x66>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d104      	bne.n	800c164 <osSemaphoreNew+0x66>
          mem = 0;
 800c15a:	2300      	movs	r3, #0
 800c15c:	61bb      	str	r3, [r7, #24]
 800c15e:	e001      	b.n	800c164 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c160:	2300      	movs	r3, #0
 800c162:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c164:	69bb      	ldr	r3, [r7, #24]
 800c166:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c16a:	d04c      	beq.n	800c206 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2b01      	cmp	r3, #1
 800c170:	d128      	bne.n	800c1c4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c172:	69bb      	ldr	r3, [r7, #24]
 800c174:	2b01      	cmp	r3, #1
 800c176:	d10a      	bne.n	800c18e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	2203      	movs	r2, #3
 800c17e:	9200      	str	r2, [sp, #0]
 800c180:	2200      	movs	r2, #0
 800c182:	2100      	movs	r1, #0
 800c184:	2001      	movs	r0, #1
 800c186:	f000 fa29 	bl	800c5dc <xQueueGenericCreateStatic>
 800c18a:	61f8      	str	r0, [r7, #28]
 800c18c:	e005      	b.n	800c19a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c18e:	2203      	movs	r2, #3
 800c190:	2100      	movs	r1, #0
 800c192:	2001      	movs	r0, #1
 800c194:	f000 fa9a 	bl	800c6cc <xQueueGenericCreate>
 800c198:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c19a:	69fb      	ldr	r3, [r7, #28]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d022      	beq.n	800c1e6 <osSemaphoreNew+0xe8>
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d01f      	beq.n	800c1e6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	69f8      	ldr	r0, [r7, #28]
 800c1ae:	f000 fb55 	bl	800c85c <xQueueGenericSend>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d016      	beq.n	800c1e6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c1b8:	69f8      	ldr	r0, [r7, #28]
 800c1ba:	f000 ffe1 	bl	800d180 <vQueueDelete>
            hSemaphore = NULL;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	61fb      	str	r3, [r7, #28]
 800c1c2:	e010      	b.n	800c1e6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c1c4:	69bb      	ldr	r3, [r7, #24]
 800c1c6:	2b01      	cmp	r3, #1
 800c1c8:	d108      	bne.n	800c1dc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	689b      	ldr	r3, [r3, #8]
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	68b9      	ldr	r1, [r7, #8]
 800c1d2:	68f8      	ldr	r0, [r7, #12]
 800c1d4:	f000 fad7 	bl	800c786 <xQueueCreateCountingSemaphoreStatic>
 800c1d8:	61f8      	str	r0, [r7, #28]
 800c1da:	e004      	b.n	800c1e6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c1dc:	68b9      	ldr	r1, [r7, #8]
 800c1de:	68f8      	ldr	r0, [r7, #12]
 800c1e0:	f000 fb08 	bl	800c7f4 <xQueueCreateCountingSemaphore>
 800c1e4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d00c      	beq.n	800c206 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d003      	beq.n	800c1fa <osSemaphoreNew+0xfc>
          name = attr->name;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	617b      	str	r3, [r7, #20]
 800c1f8:	e001      	b.n	800c1fe <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c1fe:	6979      	ldr	r1, [r7, #20]
 800c200:	69f8      	ldr	r0, [r7, #28]
 800c202:	f001 f909 	bl	800d418 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c206:	69fb      	ldr	r3, [r7, #28]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3720      	adds	r7, #32
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c210:	b580      	push	{r7, lr}
 800c212:	b086      	sub	sp, #24
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
 800c218:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c21e:	2300      	movs	r3, #0
 800c220:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d103      	bne.n	800c230 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c228:	f06f 0303 	mvn.w	r3, #3
 800c22c:	617b      	str	r3, [r7, #20]
 800c22e:	e039      	b.n	800c2a4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c230:	f3ef 8305 	mrs	r3, IPSR
 800c234:	60fb      	str	r3, [r7, #12]
  return(result);
 800c236:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d022      	beq.n	800c282 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d003      	beq.n	800c24a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c242:	f06f 0303 	mvn.w	r3, #3
 800c246:	617b      	str	r3, [r7, #20]
 800c248:	e02c      	b.n	800c2a4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c24a:	2300      	movs	r3, #0
 800c24c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c24e:	f107 0308 	add.w	r3, r7, #8
 800c252:	461a      	mov	r2, r3
 800c254:	2100      	movs	r1, #0
 800c256:	6938      	ldr	r0, [r7, #16]
 800c258:	f000 ff12 	bl	800d080 <xQueueReceiveFromISR>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d003      	beq.n	800c26a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c262:	f06f 0302 	mvn.w	r3, #2
 800c266:	617b      	str	r3, [r7, #20]
 800c268:	e01c      	b.n	800c2a4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d019      	beq.n	800c2a4 <osSemaphoreAcquire+0x94>
 800c270:	4b0f      	ldr	r3, [pc, #60]	; (800c2b0 <osSemaphoreAcquire+0xa0>)
 800c272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c276:	601a      	str	r2, [r3, #0]
 800c278:	f3bf 8f4f 	dsb	sy
 800c27c:	f3bf 8f6f 	isb	sy
 800c280:	e010      	b.n	800c2a4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c282:	6839      	ldr	r1, [r7, #0]
 800c284:	6938      	ldr	r0, [r7, #16]
 800c286:	f000 fdef 	bl	800ce68 <xQueueSemaphoreTake>
 800c28a:	4603      	mov	r3, r0
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d009      	beq.n	800c2a4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d003      	beq.n	800c29e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c296:	f06f 0301 	mvn.w	r3, #1
 800c29a:	617b      	str	r3, [r7, #20]
 800c29c:	e002      	b.n	800c2a4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c29e:	f06f 0302 	mvn.w	r3, #2
 800c2a2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c2a4:	697b      	ldr	r3, [r7, #20]
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3718      	adds	r7, #24
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	e000ed04 	.word	0xe000ed04

0800c2b4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d103      	bne.n	800c2d2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c2ca:	f06f 0303 	mvn.w	r3, #3
 800c2ce:	617b      	str	r3, [r7, #20]
 800c2d0:	e02c      	b.n	800c32c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c2d2:	f3ef 8305 	mrs	r3, IPSR
 800c2d6:	60fb      	str	r3, [r7, #12]
  return(result);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d01a      	beq.n	800c314 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c2e2:	f107 0308 	add.w	r3, r7, #8
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	6938      	ldr	r0, [r7, #16]
 800c2ea:	f000 fc50 	bl	800cb8e <xQueueGiveFromISR>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d003      	beq.n	800c2fc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c2f4:	f06f 0302 	mvn.w	r3, #2
 800c2f8:	617b      	str	r3, [r7, #20]
 800c2fa:	e017      	b.n	800c32c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d014      	beq.n	800c32c <osSemaphoreRelease+0x78>
 800c302:	4b0d      	ldr	r3, [pc, #52]	; (800c338 <osSemaphoreRelease+0x84>)
 800c304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c308:	601a      	str	r2, [r3, #0]
 800c30a:	f3bf 8f4f 	dsb	sy
 800c30e:	f3bf 8f6f 	isb	sy
 800c312:	e00b      	b.n	800c32c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c314:	2300      	movs	r3, #0
 800c316:	2200      	movs	r2, #0
 800c318:	2100      	movs	r1, #0
 800c31a:	6938      	ldr	r0, [r7, #16]
 800c31c:	f000 fa9e 	bl	800c85c <xQueueGenericSend>
 800c320:	4603      	mov	r3, r0
 800c322:	2b01      	cmp	r3, #1
 800c324:	d002      	beq.n	800c32c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c326:	f06f 0302 	mvn.w	r3, #2
 800c32a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c32c:	697b      	ldr	r3, [r7, #20]
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3718      	adds	r7, #24
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	e000ed04 	.word	0xe000ed04

0800c33c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c33c:	b480      	push	{r7}
 800c33e:	b085      	sub	sp, #20
 800c340:	af00      	add	r7, sp, #0
 800c342:	60f8      	str	r0, [r7, #12]
 800c344:	60b9      	str	r1, [r7, #8]
 800c346:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	4a07      	ldr	r2, [pc, #28]	; (800c368 <vApplicationGetIdleTaskMemory+0x2c>)
 800c34c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	4a06      	ldr	r2, [pc, #24]	; (800c36c <vApplicationGetIdleTaskMemory+0x30>)
 800c352:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2280      	movs	r2, #128	; 0x80
 800c358:	601a      	str	r2, [r3, #0]
}
 800c35a:	bf00      	nop
 800c35c:	3714      	adds	r7, #20
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	2400e2f0 	.word	0x2400e2f0
 800c36c:	2400e34c 	.word	0x2400e34c

0800c370 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	4a07      	ldr	r2, [pc, #28]	; (800c39c <vApplicationGetTimerTaskMemory+0x2c>)
 800c380:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	4a06      	ldr	r2, [pc, #24]	; (800c3a0 <vApplicationGetTimerTaskMemory+0x30>)
 800c386:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c38e:	601a      	str	r2, [r3, #0]
}
 800c390:	bf00      	nop
 800c392:	3714      	adds	r7, #20
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr
 800c39c:	2400e54c 	.word	0x2400e54c
 800c3a0:	2400e5a8 	.word	0x2400e5a8

0800c3a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b083      	sub	sp, #12
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f103 0208 	add.w	r2, r3, #8
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f103 0208 	add.w	r2, r3, #8
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f103 0208 	add.w	r2, r3, #8
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c3d8:	bf00      	nop
 800c3da:	370c      	adds	r7, #12
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e2:	4770      	bx	lr

0800c3e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c3f2:	bf00      	nop
 800c3f4:	370c      	adds	r7, #12
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr

0800c3fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c3fe:	b480      	push	{r7}
 800c400:	b085      	sub	sp, #20
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
 800c406:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	68fa      	ldr	r2, [r7, #12]
 800c412:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	689a      	ldr	r2, [r3, #8]
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	683a      	ldr	r2, [r7, #0]
 800c422:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	683a      	ldr	r2, [r7, #0]
 800c428:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	687a      	ldr	r2, [r7, #4]
 800c42e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	1c5a      	adds	r2, r3, #1
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	601a      	str	r2, [r3, #0]
}
 800c43a:	bf00      	nop
 800c43c:	3714      	adds	r7, #20
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr

0800c446 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c446:	b480      	push	{r7}
 800c448:	b085      	sub	sp, #20
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
 800c44e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c45c:	d103      	bne.n	800c466 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	691b      	ldr	r3, [r3, #16]
 800c462:	60fb      	str	r3, [r7, #12]
 800c464:	e00c      	b.n	800c480 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	3308      	adds	r3, #8
 800c46a:	60fb      	str	r3, [r7, #12]
 800c46c:	e002      	b.n	800c474 <vListInsert+0x2e>
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	60fb      	str	r3, [r7, #12]
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	685b      	ldr	r3, [r3, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	68ba      	ldr	r2, [r7, #8]
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d2f6      	bcs.n	800c46e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	685a      	ldr	r2, [r3, #4]
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	685b      	ldr	r3, [r3, #4]
 800c48c:	683a      	ldr	r2, [r7, #0]
 800c48e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	68fa      	ldr	r2, [r7, #12]
 800c494:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	683a      	ldr	r2, [r7, #0]
 800c49a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	1c5a      	adds	r2, r3, #1
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	601a      	str	r2, [r3, #0]
}
 800c4ac:	bf00      	nop
 800c4ae:	3714      	adds	r7, #20
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	691b      	ldr	r3, [r3, #16]
 800c4c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	685b      	ldr	r3, [r3, #4]
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	6892      	ldr	r2, [r2, #8]
 800c4ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	689b      	ldr	r3, [r3, #8]
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	6852      	ldr	r2, [r2, #4]
 800c4d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	687a      	ldr	r2, [r7, #4]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d103      	bne.n	800c4ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	689a      	ldr	r2, [r3, #8]
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	1e5a      	subs	r2, r3, #1
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
}
 800c500:	4618      	mov	r0, r3
 800c502:	3714      	adds	r7, #20
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr

0800c50c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b084      	sub	sp, #16
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
 800c514:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10a      	bne.n	800c536 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c524:	f383 8811 	msr	BASEPRI, r3
 800c528:	f3bf 8f6f 	isb	sy
 800c52c:	f3bf 8f4f 	dsb	sy
 800c530:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c532:	bf00      	nop
 800c534:	e7fe      	b.n	800c534 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c536:	f002 fc6d 	bl	800ee14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c542:	68f9      	ldr	r1, [r7, #12]
 800c544:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c546:	fb01 f303 	mul.w	r3, r1, r3
 800c54a:	441a      	add	r2, r3
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	2200      	movs	r2, #0
 800c554:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681a      	ldr	r2, [r3, #0]
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681a      	ldr	r2, [r3, #0]
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c566:	3b01      	subs	r3, #1
 800c568:	68f9      	ldr	r1, [r7, #12]
 800c56a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c56c:	fb01 f303 	mul.w	r3, r1, r3
 800c570:	441a      	add	r2, r3
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	22ff      	movs	r2, #255	; 0xff
 800c57a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	22ff      	movs	r2, #255	; 0xff
 800c582:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d114      	bne.n	800c5b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	691b      	ldr	r3, [r3, #16]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d01a      	beq.n	800c5ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	3310      	adds	r3, #16
 800c598:	4618      	mov	r0, r3
 800c59a:	f001 fc25 	bl	800dde8 <xTaskRemoveFromEventList>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d012      	beq.n	800c5ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c5a4:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <xQueueGenericReset+0xcc>)
 800c5a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5aa:	601a      	str	r2, [r3, #0]
 800c5ac:	f3bf 8f4f 	dsb	sy
 800c5b0:	f3bf 8f6f 	isb	sy
 800c5b4:	e009      	b.n	800c5ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	3310      	adds	r3, #16
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f7ff fef2 	bl	800c3a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	3324      	adds	r3, #36	; 0x24
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7ff feed 	bl	800c3a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c5ca:	f002 fc53 	bl	800ee74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c5ce:	2301      	movs	r3, #1
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3710      	adds	r7, #16
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}
 800c5d8:	e000ed04 	.word	0xe000ed04

0800c5dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b08e      	sub	sp, #56	; 0x38
 800c5e0:	af02      	add	r7, sp, #8
 800c5e2:	60f8      	str	r0, [r7, #12]
 800c5e4:	60b9      	str	r1, [r7, #8]
 800c5e6:	607a      	str	r2, [r7, #4]
 800c5e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10a      	bne.n	800c606 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f4:	f383 8811 	msr	BASEPRI, r3
 800c5f8:	f3bf 8f6f 	isb	sy
 800c5fc:	f3bf 8f4f 	dsb	sy
 800c600:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c602:	bf00      	nop
 800c604:	e7fe      	b.n	800c604 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d10a      	bne.n	800c622 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c610:	f383 8811 	msr	BASEPRI, r3
 800c614:	f3bf 8f6f 	isb	sy
 800c618:	f3bf 8f4f 	dsb	sy
 800c61c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c61e:	bf00      	nop
 800c620:	e7fe      	b.n	800c620 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d002      	beq.n	800c62e <xQueueGenericCreateStatic+0x52>
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d001      	beq.n	800c632 <xQueueGenericCreateStatic+0x56>
 800c62e:	2301      	movs	r3, #1
 800c630:	e000      	b.n	800c634 <xQueueGenericCreateStatic+0x58>
 800c632:	2300      	movs	r3, #0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d10a      	bne.n	800c64e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800c638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c63c:	f383 8811 	msr	BASEPRI, r3
 800c640:	f3bf 8f6f 	isb	sy
 800c644:	f3bf 8f4f 	dsb	sy
 800c648:	623b      	str	r3, [r7, #32]
}
 800c64a:	bf00      	nop
 800c64c:	e7fe      	b.n	800c64c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d102      	bne.n	800c65a <xQueueGenericCreateStatic+0x7e>
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d101      	bne.n	800c65e <xQueueGenericCreateStatic+0x82>
 800c65a:	2301      	movs	r3, #1
 800c65c:	e000      	b.n	800c660 <xQueueGenericCreateStatic+0x84>
 800c65e:	2300      	movs	r3, #0
 800c660:	2b00      	cmp	r3, #0
 800c662:	d10a      	bne.n	800c67a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800c664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c668:	f383 8811 	msr	BASEPRI, r3
 800c66c:	f3bf 8f6f 	isb	sy
 800c670:	f3bf 8f4f 	dsb	sy
 800c674:	61fb      	str	r3, [r7, #28]
}
 800c676:	bf00      	nop
 800c678:	e7fe      	b.n	800c678 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c67a:	2350      	movs	r3, #80	; 0x50
 800c67c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	2b50      	cmp	r3, #80	; 0x50
 800c682:	d00a      	beq.n	800c69a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800c684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c688:	f383 8811 	msr	BASEPRI, r3
 800c68c:	f3bf 8f6f 	isb	sy
 800c690:	f3bf 8f4f 	dsb	sy
 800c694:	61bb      	str	r3, [r7, #24]
}
 800c696:	bf00      	nop
 800c698:	e7fe      	b.n	800c698 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c69a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c6a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d00d      	beq.n	800c6c2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6a8:	2201      	movs	r2, #1
 800c6aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c6ae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c6b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b4:	9300      	str	r3, [sp, #0]
 800c6b6:	4613      	mov	r3, r2
 800c6b8:	687a      	ldr	r2, [r7, #4]
 800c6ba:	68b9      	ldr	r1, [r7, #8]
 800c6bc:	68f8      	ldr	r0, [r7, #12]
 800c6be:	f000 f83f 	bl	800c740 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c6c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3730      	adds	r7, #48	; 0x30
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b08a      	sub	sp, #40	; 0x28
 800c6d0:	af02      	add	r7, sp, #8
 800c6d2:	60f8      	str	r0, [r7, #12]
 800c6d4:	60b9      	str	r1, [r7, #8]
 800c6d6:	4613      	mov	r3, r2
 800c6d8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d10a      	bne.n	800c6f6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800c6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6e4:	f383 8811 	msr	BASEPRI, r3
 800c6e8:	f3bf 8f6f 	isb	sy
 800c6ec:	f3bf 8f4f 	dsb	sy
 800c6f0:	613b      	str	r3, [r7, #16]
}
 800c6f2:	bf00      	nop
 800c6f4:	e7fe      	b.n	800c6f4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	68ba      	ldr	r2, [r7, #8]
 800c6fa:	fb02 f303 	mul.w	r3, r2, r3
 800c6fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	3350      	adds	r3, #80	; 0x50
 800c704:	4618      	mov	r0, r3
 800c706:	f002 fca7 	bl	800f058 <pvPortMalloc>
 800c70a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c70c:	69bb      	ldr	r3, [r7, #24]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d011      	beq.n	800c736 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	3350      	adds	r3, #80	; 0x50
 800c71a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	2200      	movs	r2, #0
 800c720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c724:	79fa      	ldrb	r2, [r7, #7]
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	9300      	str	r3, [sp, #0]
 800c72a:	4613      	mov	r3, r2
 800c72c:	697a      	ldr	r2, [r7, #20]
 800c72e:	68b9      	ldr	r1, [r7, #8]
 800c730:	68f8      	ldr	r0, [r7, #12]
 800c732:	f000 f805 	bl	800c740 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c736:	69bb      	ldr	r3, [r7, #24]
	}
 800c738:	4618      	mov	r0, r3
 800c73a:	3720      	adds	r7, #32
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}

0800c740 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	60b9      	str	r1, [r7, #8]
 800c74a:	607a      	str	r2, [r7, #4]
 800c74c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d103      	bne.n	800c75c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	69ba      	ldr	r2, [r7, #24]
 800c758:	601a      	str	r2, [r3, #0]
 800c75a:	e002      	b.n	800c762 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c762:	69bb      	ldr	r3, [r7, #24]
 800c764:	68fa      	ldr	r2, [r7, #12]
 800c766:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	68ba      	ldr	r2, [r7, #8]
 800c76c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c76e:	2101      	movs	r1, #1
 800c770:	69b8      	ldr	r0, [r7, #24]
 800c772:	f7ff fecb 	bl	800c50c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c776:	69bb      	ldr	r3, [r7, #24]
 800c778:	78fa      	ldrb	r2, [r7, #3]
 800c77a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c77e:	bf00      	nop
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c786:	b580      	push	{r7, lr}
 800c788:	b08a      	sub	sp, #40	; 0x28
 800c78a:	af02      	add	r7, sp, #8
 800c78c:	60f8      	str	r0, [r7, #12]
 800c78e:	60b9      	str	r1, [r7, #8]
 800c790:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d10a      	bne.n	800c7ae <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800c798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c79c:	f383 8811 	msr	BASEPRI, r3
 800c7a0:	f3bf 8f6f 	isb	sy
 800c7a4:	f3bf 8f4f 	dsb	sy
 800c7a8:	61bb      	str	r3, [r7, #24]
}
 800c7aa:	bf00      	nop
 800c7ac:	e7fe      	b.n	800c7ac <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c7ae:	68ba      	ldr	r2, [r7, #8]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d90a      	bls.n	800c7cc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800c7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ba:	f383 8811 	msr	BASEPRI, r3
 800c7be:	f3bf 8f6f 	isb	sy
 800c7c2:	f3bf 8f4f 	dsb	sy
 800c7c6:	617b      	str	r3, [r7, #20]
}
 800c7c8:	bf00      	nop
 800c7ca:	e7fe      	b.n	800c7ca <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	9300      	str	r3, [sp, #0]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	2100      	movs	r1, #0
 800c7d6:	68f8      	ldr	r0, [r7, #12]
 800c7d8:	f7ff ff00 	bl	800c5dc <xQueueGenericCreateStatic>
 800c7dc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d002      	beq.n	800c7ea <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	68ba      	ldr	r2, [r7, #8]
 800c7e8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c7ea:	69fb      	ldr	r3, [r7, #28]
	}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3720      	adds	r7, #32
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}

0800c7f4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b086      	sub	sp, #24
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d10a      	bne.n	800c81a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800c804:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c808:	f383 8811 	msr	BASEPRI, r3
 800c80c:	f3bf 8f6f 	isb	sy
 800c810:	f3bf 8f4f 	dsb	sy
 800c814:	613b      	str	r3, [r7, #16]
}
 800c816:	bf00      	nop
 800c818:	e7fe      	b.n	800c818 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c81a:	683a      	ldr	r2, [r7, #0]
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	429a      	cmp	r2, r3
 800c820:	d90a      	bls.n	800c838 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800c822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c826:	f383 8811 	msr	BASEPRI, r3
 800c82a:	f3bf 8f6f 	isb	sy
 800c82e:	f3bf 8f4f 	dsb	sy
 800c832:	60fb      	str	r3, [r7, #12]
}
 800c834:	bf00      	nop
 800c836:	e7fe      	b.n	800c836 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c838:	2202      	movs	r2, #2
 800c83a:	2100      	movs	r1, #0
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f7ff ff45 	bl	800c6cc <xQueueGenericCreate>
 800c842:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d002      	beq.n	800c850 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c84a:	697b      	ldr	r3, [r7, #20]
 800c84c:	683a      	ldr	r2, [r7, #0]
 800c84e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c850:	697b      	ldr	r3, [r7, #20]
	}
 800c852:	4618      	mov	r0, r3
 800c854:	3718      	adds	r7, #24
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
	...

0800c85c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b08e      	sub	sp, #56	; 0x38
 800c860:	af00      	add	r7, sp, #0
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	607a      	str	r2, [r7, #4]
 800c868:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c86a:	2300      	movs	r3, #0
 800c86c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c874:	2b00      	cmp	r3, #0
 800c876:	d10a      	bne.n	800c88e <xQueueGenericSend+0x32>
	__asm volatile
 800c878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c87c:	f383 8811 	msr	BASEPRI, r3
 800c880:	f3bf 8f6f 	isb	sy
 800c884:	f3bf 8f4f 	dsb	sy
 800c888:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c88a:	bf00      	nop
 800c88c:	e7fe      	b.n	800c88c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c88e:	68bb      	ldr	r3, [r7, #8]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d103      	bne.n	800c89c <xQueueGenericSend+0x40>
 800c894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d101      	bne.n	800c8a0 <xQueueGenericSend+0x44>
 800c89c:	2301      	movs	r3, #1
 800c89e:	e000      	b.n	800c8a2 <xQueueGenericSend+0x46>
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d10a      	bne.n	800c8bc <xQueueGenericSend+0x60>
	__asm volatile
 800c8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8aa:	f383 8811 	msr	BASEPRI, r3
 800c8ae:	f3bf 8f6f 	isb	sy
 800c8b2:	f3bf 8f4f 	dsb	sy
 800c8b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c8b8:	bf00      	nop
 800c8ba:	e7fe      	b.n	800c8ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	2b02      	cmp	r3, #2
 800c8c0:	d103      	bne.n	800c8ca <xQueueGenericSend+0x6e>
 800c8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8c6:	2b01      	cmp	r3, #1
 800c8c8:	d101      	bne.n	800c8ce <xQueueGenericSend+0x72>
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e000      	b.n	800c8d0 <xQueueGenericSend+0x74>
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d10a      	bne.n	800c8ea <xQueueGenericSend+0x8e>
	__asm volatile
 800c8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d8:	f383 8811 	msr	BASEPRI, r3
 800c8dc:	f3bf 8f6f 	isb	sy
 800c8e0:	f3bf 8f4f 	dsb	sy
 800c8e4:	623b      	str	r3, [r7, #32]
}
 800c8e6:	bf00      	nop
 800c8e8:	e7fe      	b.n	800c8e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c8ea:	f001 fc3b 	bl	800e164 <xTaskGetSchedulerState>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d102      	bne.n	800c8fa <xQueueGenericSend+0x9e>
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d101      	bne.n	800c8fe <xQueueGenericSend+0xa2>
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e000      	b.n	800c900 <xQueueGenericSend+0xa4>
 800c8fe:	2300      	movs	r3, #0
 800c900:	2b00      	cmp	r3, #0
 800c902:	d10a      	bne.n	800c91a <xQueueGenericSend+0xbe>
	__asm volatile
 800c904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c908:	f383 8811 	msr	BASEPRI, r3
 800c90c:	f3bf 8f6f 	isb	sy
 800c910:	f3bf 8f4f 	dsb	sy
 800c914:	61fb      	str	r3, [r7, #28]
}
 800c916:	bf00      	nop
 800c918:	e7fe      	b.n	800c918 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c91a:	f002 fa7b 	bl	800ee14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c926:	429a      	cmp	r2, r3
 800c928:	d302      	bcc.n	800c930 <xQueueGenericSend+0xd4>
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	2b02      	cmp	r3, #2
 800c92e:	d129      	bne.n	800c984 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c930:	683a      	ldr	r2, [r7, #0]
 800c932:	68b9      	ldr	r1, [r7, #8]
 800c934:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c936:	f000 fc5e 	bl	800d1f6 <prvCopyDataToQueue>
 800c93a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c940:	2b00      	cmp	r3, #0
 800c942:	d010      	beq.n	800c966 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c946:	3324      	adds	r3, #36	; 0x24
 800c948:	4618      	mov	r0, r3
 800c94a:	f001 fa4d 	bl	800dde8 <xTaskRemoveFromEventList>
 800c94e:	4603      	mov	r3, r0
 800c950:	2b00      	cmp	r3, #0
 800c952:	d013      	beq.n	800c97c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c954:	4b3f      	ldr	r3, [pc, #252]	; (800ca54 <xQueueGenericSend+0x1f8>)
 800c956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c95a:	601a      	str	r2, [r3, #0]
 800c95c:	f3bf 8f4f 	dsb	sy
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	e00a      	b.n	800c97c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d007      	beq.n	800c97c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c96c:	4b39      	ldr	r3, [pc, #228]	; (800ca54 <xQueueGenericSend+0x1f8>)
 800c96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c97c:	f002 fa7a 	bl	800ee74 <vPortExitCritical>
				return pdPASS;
 800c980:	2301      	movs	r3, #1
 800c982:	e063      	b.n	800ca4c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d103      	bne.n	800c992 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c98a:	f002 fa73 	bl	800ee74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c98e:	2300      	movs	r3, #0
 800c990:	e05c      	b.n	800ca4c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c994:	2b00      	cmp	r3, #0
 800c996:	d106      	bne.n	800c9a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c998:	f107 0314 	add.w	r3, r7, #20
 800c99c:	4618      	mov	r0, r3
 800c99e:	f001 fa87 	bl	800deb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c9a6:	f002 fa65 	bl	800ee74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c9aa:	f000 fff9 	bl	800d9a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c9ae:	f002 fa31 	bl	800ee14 <vPortEnterCritical>
 800c9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c9b8:	b25b      	sxtb	r3, r3
 800c9ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9be:	d103      	bne.n	800c9c8 <xQueueGenericSend+0x16c>
 800c9c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c9ce:	b25b      	sxtb	r3, r3
 800c9d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9d4:	d103      	bne.n	800c9de <xQueueGenericSend+0x182>
 800c9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c9de:	f002 fa49 	bl	800ee74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c9e2:	1d3a      	adds	r2, r7, #4
 800c9e4:	f107 0314 	add.w	r3, r7, #20
 800c9e8:	4611      	mov	r1, r2
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f001 fa76 	bl	800dedc <xTaskCheckForTimeOut>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d124      	bne.n	800ca40 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c9f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c9f8:	f000 fcf5 	bl	800d3e6 <prvIsQueueFull>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d018      	beq.n	800ca34 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ca02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca04:	3310      	adds	r3, #16
 800ca06:	687a      	ldr	r2, [r7, #4]
 800ca08:	4611      	mov	r1, r2
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f001 f99c 	bl	800dd48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ca10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ca12:	f000 fc80 	bl	800d316 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ca16:	f000 ffd1 	bl	800d9bc <xTaskResumeAll>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	f47f af7c 	bne.w	800c91a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ca22:	4b0c      	ldr	r3, [pc, #48]	; (800ca54 <xQueueGenericSend+0x1f8>)
 800ca24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca28:	601a      	str	r2, [r3, #0]
 800ca2a:	f3bf 8f4f 	dsb	sy
 800ca2e:	f3bf 8f6f 	isb	sy
 800ca32:	e772      	b.n	800c91a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ca34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ca36:	f000 fc6e 	bl	800d316 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ca3a:	f000 ffbf 	bl	800d9bc <xTaskResumeAll>
 800ca3e:	e76c      	b.n	800c91a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ca40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ca42:	f000 fc68 	bl	800d316 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ca46:	f000 ffb9 	bl	800d9bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ca4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3738      	adds	r7, #56	; 0x38
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	e000ed04 	.word	0xe000ed04

0800ca58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b090      	sub	sp, #64	; 0x40
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
 800ca64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ca6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d10a      	bne.n	800ca86 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d103      	bne.n	800ca94 <xQueueGenericSendFromISR+0x3c>
 800ca8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d101      	bne.n	800ca98 <xQueueGenericSendFromISR+0x40>
 800ca94:	2301      	movs	r3, #1
 800ca96:	e000      	b.n	800ca9a <xQueueGenericSendFromISR+0x42>
 800ca98:	2300      	movs	r3, #0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d10a      	bne.n	800cab4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ca9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa2:	f383 8811 	msr	BASEPRI, r3
 800caa6:	f3bf 8f6f 	isb	sy
 800caaa:	f3bf 8f4f 	dsb	sy
 800caae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cab0:	bf00      	nop
 800cab2:	e7fe      	b.n	800cab2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	2b02      	cmp	r3, #2
 800cab8:	d103      	bne.n	800cac2 <xQueueGenericSendFromISR+0x6a>
 800caba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cabc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d101      	bne.n	800cac6 <xQueueGenericSendFromISR+0x6e>
 800cac2:	2301      	movs	r3, #1
 800cac4:	e000      	b.n	800cac8 <xQueueGenericSendFromISR+0x70>
 800cac6:	2300      	movs	r3, #0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d10a      	bne.n	800cae2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800cacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad0:	f383 8811 	msr	BASEPRI, r3
 800cad4:	f3bf 8f6f 	isb	sy
 800cad8:	f3bf 8f4f 	dsb	sy
 800cadc:	623b      	str	r3, [r7, #32]
}
 800cade:	bf00      	nop
 800cae0:	e7fe      	b.n	800cae0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cae2:	f002 fa79 	bl	800efd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cae6:	f3ef 8211 	mrs	r2, BASEPRI
 800caea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caee:	f383 8811 	msr	BASEPRI, r3
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	61fa      	str	r2, [r7, #28]
 800cafc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cafe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cb00:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cb06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d302      	bcc.n	800cb14 <xQueueGenericSendFromISR+0xbc>
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	2b02      	cmp	r3, #2
 800cb12:	d12f      	bne.n	800cb74 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb22:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	68b9      	ldr	r1, [r7, #8]
 800cb28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cb2a:	f000 fb64 	bl	800d1f6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cb2e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800cb32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb36:	d112      	bne.n	800cb5e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d016      	beq.n	800cb6e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb42:	3324      	adds	r3, #36	; 0x24
 800cb44:	4618      	mov	r0, r3
 800cb46:	f001 f94f 	bl	800dde8 <xTaskRemoveFromEventList>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d00e      	beq.n	800cb6e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d00b      	beq.n	800cb6e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	601a      	str	r2, [r3, #0]
 800cb5c:	e007      	b.n	800cb6e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cb5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cb62:	3301      	adds	r3, #1
 800cb64:	b2db      	uxtb	r3, r3
 800cb66:	b25a      	sxtb	r2, r3
 800cb68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800cb6e:	2301      	movs	r3, #1
 800cb70:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800cb72:	e001      	b.n	800cb78 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cb74:	2300      	movs	r3, #0
 800cb76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb7a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cb82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cb84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3740      	adds	r7, #64	; 0x40
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b08e      	sub	sp, #56	; 0x38
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	6078      	str	r0, [r7, #4]
 800cb96:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cb9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d10a      	bne.n	800cbb8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba6:	f383 8811 	msr	BASEPRI, r3
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	623b      	str	r3, [r7, #32]
}
 800cbb4:	bf00      	nop
 800cbb6:	e7fe      	b.n	800cbb6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cbb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d00a      	beq.n	800cbd6 <xQueueGiveFromISR+0x48>
	__asm volatile
 800cbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc4:	f383 8811 	msr	BASEPRI, r3
 800cbc8:	f3bf 8f6f 	isb	sy
 800cbcc:	f3bf 8f4f 	dsb	sy
 800cbd0:	61fb      	str	r3, [r7, #28]
}
 800cbd2:	bf00      	nop
 800cbd4:	e7fe      	b.n	800cbd4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800cbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d103      	bne.n	800cbe6 <xQueueGiveFromISR+0x58>
 800cbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbe0:	689b      	ldr	r3, [r3, #8]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d101      	bne.n	800cbea <xQueueGiveFromISR+0x5c>
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	e000      	b.n	800cbec <xQueueGiveFromISR+0x5e>
 800cbea:	2300      	movs	r3, #0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10a      	bne.n	800cc06 <xQueueGiveFromISR+0x78>
	__asm volatile
 800cbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf4:	f383 8811 	msr	BASEPRI, r3
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	f3bf 8f4f 	dsb	sy
 800cc00:	61bb      	str	r3, [r7, #24]
}
 800cc02:	bf00      	nop
 800cc04:	e7fe      	b.n	800cc04 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cc06:	f002 f9e7 	bl	800efd8 <vPortValidateInterruptPriority>
	__asm volatile
 800cc0a:	f3ef 8211 	mrs	r2, BASEPRI
 800cc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc12:	f383 8811 	msr	BASEPRI, r3
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	617a      	str	r2, [r7, #20]
 800cc20:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cc22:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cc24:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cc26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc2a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800cc2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc32:	429a      	cmp	r2, r3
 800cc34:	d22b      	bcs.n	800cc8e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cc3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc42:	1c5a      	adds	r2, r3, #1
 800cc44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc46:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cc48:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cc4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc50:	d112      	bne.n	800cc78 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d016      	beq.n	800cc88 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc5c:	3324      	adds	r3, #36	; 0x24
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f001 f8c2 	bl	800dde8 <xTaskRemoveFromEventList>
 800cc64:	4603      	mov	r3, r0
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d00e      	beq.n	800cc88 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d00b      	beq.n	800cc88 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	2201      	movs	r2, #1
 800cc74:	601a      	str	r2, [r3, #0]
 800cc76:	e007      	b.n	800cc88 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cc78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	b25a      	sxtb	r2, r3
 800cc82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800cc88:	2301      	movs	r3, #1
 800cc8a:	637b      	str	r3, [r7, #52]	; 0x34
 800cc8c:	e001      	b.n	800cc92 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	637b      	str	r3, [r7, #52]	; 0x34
 800cc92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc94:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f383 8811 	msr	BASEPRI, r3
}
 800cc9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cc9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3738      	adds	r7, #56	; 0x38
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b08c      	sub	sp, #48	; 0x30
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ccbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d10a      	bne.n	800ccd8 <xQueueReceive+0x30>
	__asm volatile
 800ccc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc6:	f383 8811 	msr	BASEPRI, r3
 800ccca:	f3bf 8f6f 	isb	sy
 800ccce:	f3bf 8f4f 	dsb	sy
 800ccd2:	623b      	str	r3, [r7, #32]
}
 800ccd4:	bf00      	nop
 800ccd6:	e7fe      	b.n	800ccd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d103      	bne.n	800cce6 <xQueueReceive+0x3e>
 800ccde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d101      	bne.n	800ccea <xQueueReceive+0x42>
 800cce6:	2301      	movs	r3, #1
 800cce8:	e000      	b.n	800ccec <xQueueReceive+0x44>
 800ccea:	2300      	movs	r3, #0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d10a      	bne.n	800cd06 <xQueueReceive+0x5e>
	__asm volatile
 800ccf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf4:	f383 8811 	msr	BASEPRI, r3
 800ccf8:	f3bf 8f6f 	isb	sy
 800ccfc:	f3bf 8f4f 	dsb	sy
 800cd00:	61fb      	str	r3, [r7, #28]
}
 800cd02:	bf00      	nop
 800cd04:	e7fe      	b.n	800cd04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cd06:	f001 fa2d 	bl	800e164 <xTaskGetSchedulerState>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d102      	bne.n	800cd16 <xQueueReceive+0x6e>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d101      	bne.n	800cd1a <xQueueReceive+0x72>
 800cd16:	2301      	movs	r3, #1
 800cd18:	e000      	b.n	800cd1c <xQueueReceive+0x74>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d10a      	bne.n	800cd36 <xQueueReceive+0x8e>
	__asm volatile
 800cd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd24:	f383 8811 	msr	BASEPRI, r3
 800cd28:	f3bf 8f6f 	isb	sy
 800cd2c:	f3bf 8f4f 	dsb	sy
 800cd30:	61bb      	str	r3, [r7, #24]
}
 800cd32:	bf00      	nop
 800cd34:	e7fe      	b.n	800cd34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cd36:	f002 f86d 	bl	800ee14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cd3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d01f      	beq.n	800cd86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cd46:	68b9      	ldr	r1, [r7, #8]
 800cd48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cd4a:	f000 fabe 	bl	800d2ca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cd4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd50:	1e5a      	subs	r2, r3, #1
 800cd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd58:	691b      	ldr	r3, [r3, #16]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d00f      	beq.n	800cd7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd60:	3310      	adds	r3, #16
 800cd62:	4618      	mov	r0, r3
 800cd64:	f001 f840 	bl	800dde8 <xTaskRemoveFromEventList>
 800cd68:	4603      	mov	r3, r0
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d007      	beq.n	800cd7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cd6e:	4b3d      	ldr	r3, [pc, #244]	; (800ce64 <xQueueReceive+0x1bc>)
 800cd70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd74:	601a      	str	r2, [r3, #0]
 800cd76:	f3bf 8f4f 	dsb	sy
 800cd7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cd7e:	f002 f879 	bl	800ee74 <vPortExitCritical>
				return pdPASS;
 800cd82:	2301      	movs	r3, #1
 800cd84:	e069      	b.n	800ce5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d103      	bne.n	800cd94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cd8c:	f002 f872 	bl	800ee74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cd90:	2300      	movs	r3, #0
 800cd92:	e062      	b.n	800ce5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cd94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d106      	bne.n	800cda8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cd9a:	f107 0310 	add.w	r3, r7, #16
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f001 f886 	bl	800deb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cda4:	2301      	movs	r3, #1
 800cda6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cda8:	f002 f864 	bl	800ee74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cdac:	f000 fdf8 	bl	800d9a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cdb0:	f002 f830 	bl	800ee14 <vPortEnterCritical>
 800cdb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cdba:	b25b      	sxtb	r3, r3
 800cdbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cdc0:	d103      	bne.n	800cdca <xQueueReceive+0x122>
 800cdc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cdd0:	b25b      	sxtb	r3, r3
 800cdd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cdd6:	d103      	bne.n	800cde0 <xQueueReceive+0x138>
 800cdd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdda:	2200      	movs	r2, #0
 800cddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cde0:	f002 f848 	bl	800ee74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cde4:	1d3a      	adds	r2, r7, #4
 800cde6:	f107 0310 	add.w	r3, r7, #16
 800cdea:	4611      	mov	r1, r2
 800cdec:	4618      	mov	r0, r3
 800cdee:	f001 f875 	bl	800dedc <xTaskCheckForTimeOut>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d123      	bne.n	800ce40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cdf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cdfa:	f000 fade 	bl	800d3ba <prvIsQueueEmpty>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d017      	beq.n	800ce34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ce04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce06:	3324      	adds	r3, #36	; 0x24
 800ce08:	687a      	ldr	r2, [r7, #4]
 800ce0a:	4611      	mov	r1, r2
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f000 ff9b 	bl	800dd48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ce12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce14:	f000 fa7f 	bl	800d316 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ce18:	f000 fdd0 	bl	800d9bc <xTaskResumeAll>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d189      	bne.n	800cd36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ce22:	4b10      	ldr	r3, [pc, #64]	; (800ce64 <xQueueReceive+0x1bc>)
 800ce24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce28:	601a      	str	r2, [r3, #0]
 800ce2a:	f3bf 8f4f 	dsb	sy
 800ce2e:	f3bf 8f6f 	isb	sy
 800ce32:	e780      	b.n	800cd36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ce34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce36:	f000 fa6e 	bl	800d316 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ce3a:	f000 fdbf 	bl	800d9bc <xTaskResumeAll>
 800ce3e:	e77a      	b.n	800cd36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ce40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce42:	f000 fa68 	bl	800d316 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ce46:	f000 fdb9 	bl	800d9bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ce4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce4c:	f000 fab5 	bl	800d3ba <prvIsQueueEmpty>
 800ce50:	4603      	mov	r3, r0
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	f43f af6f 	beq.w	800cd36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ce58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3730      	adds	r7, #48	; 0x30
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	e000ed04 	.word	0xe000ed04

0800ce68 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b08e      	sub	sp, #56	; 0x38
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
 800ce70:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ce72:	2300      	movs	r3, #0
 800ce74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ce7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d10a      	bne.n	800ce9a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ce84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce88:	f383 8811 	msr	BASEPRI, r3
 800ce8c:	f3bf 8f6f 	isb	sy
 800ce90:	f3bf 8f4f 	dsb	sy
 800ce94:	623b      	str	r3, [r7, #32]
}
 800ce96:	bf00      	nop
 800ce98:	e7fe      	b.n	800ce98 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ce9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d00a      	beq.n	800ceb8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800cea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea6:	f383 8811 	msr	BASEPRI, r3
 800ceaa:	f3bf 8f6f 	isb	sy
 800ceae:	f3bf 8f4f 	dsb	sy
 800ceb2:	61fb      	str	r3, [r7, #28]
}
 800ceb4:	bf00      	nop
 800ceb6:	e7fe      	b.n	800ceb6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ceb8:	f001 f954 	bl	800e164 <xTaskGetSchedulerState>
 800cebc:	4603      	mov	r3, r0
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d102      	bne.n	800cec8 <xQueueSemaphoreTake+0x60>
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d101      	bne.n	800cecc <xQueueSemaphoreTake+0x64>
 800cec8:	2301      	movs	r3, #1
 800ceca:	e000      	b.n	800cece <xQueueSemaphoreTake+0x66>
 800cecc:	2300      	movs	r3, #0
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d10a      	bne.n	800cee8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ced2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced6:	f383 8811 	msr	BASEPRI, r3
 800ceda:	f3bf 8f6f 	isb	sy
 800cede:	f3bf 8f4f 	dsb	sy
 800cee2:	61bb      	str	r3, [r7, #24]
}
 800cee4:	bf00      	nop
 800cee6:	e7fe      	b.n	800cee6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cee8:	f001 ff94 	bl	800ee14 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ceec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cef0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d024      	beq.n	800cf42 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	1e5a      	subs	r2, r3, #1
 800cefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cefe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d104      	bne.n	800cf12 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cf08:	f001 faa2 	bl	800e450 <pvTaskIncrementMutexHeldCount>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf10:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf14:	691b      	ldr	r3, [r3, #16]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d00f      	beq.n	800cf3a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1c:	3310      	adds	r3, #16
 800cf1e:	4618      	mov	r0, r3
 800cf20:	f000 ff62 	bl	800dde8 <xTaskRemoveFromEventList>
 800cf24:	4603      	mov	r3, r0
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d007      	beq.n	800cf3a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cf2a:	4b54      	ldr	r3, [pc, #336]	; (800d07c <xQueueSemaphoreTake+0x214>)
 800cf2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf30:	601a      	str	r2, [r3, #0]
 800cf32:	f3bf 8f4f 	dsb	sy
 800cf36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cf3a:	f001 ff9b 	bl	800ee74 <vPortExitCritical>
				return pdPASS;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	e097      	b.n	800d072 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d111      	bne.n	800cf6c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800cf48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d00a      	beq.n	800cf64 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800cf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	f3bf 8f6f 	isb	sy
 800cf5a:	f3bf 8f4f 	dsb	sy
 800cf5e:	617b      	str	r3, [r7, #20]
}
 800cf60:	bf00      	nop
 800cf62:	e7fe      	b.n	800cf62 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cf64:	f001 ff86 	bl	800ee74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	e082      	b.n	800d072 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cf6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d106      	bne.n	800cf80 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf72:	f107 030c 	add.w	r3, r7, #12
 800cf76:	4618      	mov	r0, r3
 800cf78:	f000 ff9a 	bl	800deb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf80:	f001 ff78 	bl	800ee74 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cf84:	f000 fd0c 	bl	800d9a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cf88:	f001 ff44 	bl	800ee14 <vPortEnterCritical>
 800cf8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cf92:	b25b      	sxtb	r3, r3
 800cf94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cf98:	d103      	bne.n	800cfa2 <xQueueSemaphoreTake+0x13a>
 800cf9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cfa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cfa8:	b25b      	sxtb	r3, r3
 800cfaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cfae:	d103      	bne.n	800cfb8 <xQueueSemaphoreTake+0x150>
 800cfb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cfb8:	f001 ff5c 	bl	800ee74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cfbc:	463a      	mov	r2, r7
 800cfbe:	f107 030c 	add.w	r3, r7, #12
 800cfc2:	4611      	mov	r1, r2
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f000 ff89 	bl	800dedc <xTaskCheckForTimeOut>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d132      	bne.n	800d036 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cfd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cfd2:	f000 f9f2 	bl	800d3ba <prvIsQueueEmpty>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d026      	beq.n	800d02a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cfdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d109      	bne.n	800cff8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800cfe4:	f001 ff16 	bl	800ee14 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cfe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfea:	689b      	ldr	r3, [r3, #8]
 800cfec:	4618      	mov	r0, r3
 800cfee:	f001 f8d7 	bl	800e1a0 <xTaskPriorityInherit>
 800cff2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800cff4:	f001 ff3e 	bl	800ee74 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	3324      	adds	r3, #36	; 0x24
 800cffc:	683a      	ldr	r2, [r7, #0]
 800cffe:	4611      	mov	r1, r2
 800d000:	4618      	mov	r0, r3
 800d002:	f000 fea1 	bl	800dd48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d006:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d008:	f000 f985 	bl	800d316 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d00c:	f000 fcd6 	bl	800d9bc <xTaskResumeAll>
 800d010:	4603      	mov	r3, r0
 800d012:	2b00      	cmp	r3, #0
 800d014:	f47f af68 	bne.w	800cee8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d018:	4b18      	ldr	r3, [pc, #96]	; (800d07c <xQueueSemaphoreTake+0x214>)
 800d01a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d01e:	601a      	str	r2, [r3, #0]
 800d020:	f3bf 8f4f 	dsb	sy
 800d024:	f3bf 8f6f 	isb	sy
 800d028:	e75e      	b.n	800cee8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d02a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d02c:	f000 f973 	bl	800d316 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d030:	f000 fcc4 	bl	800d9bc <xTaskResumeAll>
 800d034:	e758      	b.n	800cee8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d036:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d038:	f000 f96d 	bl	800d316 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d03c:	f000 fcbe 	bl	800d9bc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d040:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d042:	f000 f9ba 	bl	800d3ba <prvIsQueueEmpty>
 800d046:	4603      	mov	r3, r0
 800d048:	2b00      	cmp	r3, #0
 800d04a:	f43f af4d 	beq.w	800cee8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d050:	2b00      	cmp	r3, #0
 800d052:	d00d      	beq.n	800d070 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d054:	f001 fede 	bl	800ee14 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d058:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d05a:	f000 f8b4 	bl	800d1c6 <prvGetDisinheritPriorityAfterTimeout>
 800d05e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d062:	689b      	ldr	r3, [r3, #8]
 800d064:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d066:	4618      	mov	r0, r3
 800d068:	f001 f970 	bl	800e34c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d06c:	f001 ff02 	bl	800ee74 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d070:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d072:	4618      	mov	r0, r3
 800d074:	3738      	adds	r7, #56	; 0x38
 800d076:	46bd      	mov	sp, r7
 800d078:	bd80      	pop	{r7, pc}
 800d07a:	bf00      	nop
 800d07c:	e000ed04 	.word	0xe000ed04

0800d080 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b08e      	sub	sp, #56	; 0x38
 800d084:	af00      	add	r7, sp, #0
 800d086:	60f8      	str	r0, [r7, #12]
 800d088:	60b9      	str	r1, [r7, #8]
 800d08a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d092:	2b00      	cmp	r3, #0
 800d094:	d10a      	bne.n	800d0ac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d09a:	f383 8811 	msr	BASEPRI, r3
 800d09e:	f3bf 8f6f 	isb	sy
 800d0a2:	f3bf 8f4f 	dsb	sy
 800d0a6:	623b      	str	r3, [r7, #32]
}
 800d0a8:	bf00      	nop
 800d0aa:	e7fe      	b.n	800d0aa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d103      	bne.n	800d0ba <xQueueReceiveFromISR+0x3a>
 800d0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d101      	bne.n	800d0be <xQueueReceiveFromISR+0x3e>
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	e000      	b.n	800d0c0 <xQueueReceiveFromISR+0x40>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d10a      	bne.n	800d0da <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c8:	f383 8811 	msr	BASEPRI, r3
 800d0cc:	f3bf 8f6f 	isb	sy
 800d0d0:	f3bf 8f4f 	dsb	sy
 800d0d4:	61fb      	str	r3, [r7, #28]
}
 800d0d6:	bf00      	nop
 800d0d8:	e7fe      	b.n	800d0d8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d0da:	f001 ff7d 	bl	800efd8 <vPortValidateInterruptPriority>
	__asm volatile
 800d0de:	f3ef 8211 	mrs	r2, BASEPRI
 800d0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e6:	f383 8811 	msr	BASEPRI, r3
 800d0ea:	f3bf 8f6f 	isb	sy
 800d0ee:	f3bf 8f4f 	dsb	sy
 800d0f2:	61ba      	str	r2, [r7, #24]
 800d0f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d0f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d0f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d102:	2b00      	cmp	r3, #0
 800d104:	d02f      	beq.n	800d166 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d108:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d10c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d110:	68b9      	ldr	r1, [r7, #8]
 800d112:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d114:	f000 f8d9 	bl	800d2ca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d11a:	1e5a      	subs	r2, r3, #1
 800d11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d11e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d120:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d128:	d112      	bne.n	800d150 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d016      	beq.n	800d160 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d134:	3310      	adds	r3, #16
 800d136:	4618      	mov	r0, r3
 800d138:	f000 fe56 	bl	800dde8 <xTaskRemoveFromEventList>
 800d13c:	4603      	mov	r3, r0
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d00e      	beq.n	800d160 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d00b      	beq.n	800d160 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2201      	movs	r2, #1
 800d14c:	601a      	str	r2, [r3, #0]
 800d14e:	e007      	b.n	800d160 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d154:	3301      	adds	r3, #1
 800d156:	b2db      	uxtb	r3, r3
 800d158:	b25a      	sxtb	r2, r3
 800d15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d15c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d160:	2301      	movs	r3, #1
 800d162:	637b      	str	r3, [r7, #52]	; 0x34
 800d164:	e001      	b.n	800d16a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d166:	2300      	movs	r3, #0
 800d168:	637b      	str	r3, [r7, #52]	; 0x34
 800d16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d16c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	f383 8811 	msr	BASEPRI, r3
}
 800d174:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3738      	adds	r7, #56	; 0x38
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}

0800d180 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b084      	sub	sp, #16
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d10a      	bne.n	800d1a8 <vQueueDelete+0x28>
	__asm volatile
 800d192:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d196:	f383 8811 	msr	BASEPRI, r3
 800d19a:	f3bf 8f6f 	isb	sy
 800d19e:	f3bf 8f4f 	dsb	sy
 800d1a2:	60bb      	str	r3, [r7, #8]
}
 800d1a4:	bf00      	nop
 800d1a6:	e7fe      	b.n	800d1a6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d1a8:	68f8      	ldr	r0, [r7, #12]
 800d1aa:	f000 f95f 	bl	800d46c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d102      	bne.n	800d1be <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800d1b8:	68f8      	ldr	r0, [r7, #12]
 800d1ba:	f002 f819 	bl	800f1f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d1be:	bf00      	nop
 800d1c0:	3710      	adds	r7, #16
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}

0800d1c6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d1c6:	b480      	push	{r7}
 800d1c8:	b085      	sub	sp, #20
 800d1ca:	af00      	add	r7, sp, #0
 800d1cc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d006      	beq.n	800d1e4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800d1e0:	60fb      	str	r3, [r7, #12]
 800d1e2:	e001      	b.n	800d1e8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
	}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3714      	adds	r7, #20
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr

0800d1f6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d1f6:	b580      	push	{r7, lr}
 800d1f8:	b086      	sub	sp, #24
 800d1fa:	af00      	add	r7, sp, #0
 800d1fc:	60f8      	str	r0, [r7, #12]
 800d1fe:	60b9      	str	r1, [r7, #8]
 800d200:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d202:	2300      	movs	r3, #0
 800d204:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d20a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d210:	2b00      	cmp	r3, #0
 800d212:	d10d      	bne.n	800d230 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d14d      	bne.n	800d2b8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	689b      	ldr	r3, [r3, #8]
 800d220:	4618      	mov	r0, r3
 800d222:	f001 f825 	bl	800e270 <xTaskPriorityDisinherit>
 800d226:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	2200      	movs	r2, #0
 800d22c:	609a      	str	r2, [r3, #8]
 800d22e:	e043      	b.n	800d2b8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d119      	bne.n	800d26a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	6858      	ldr	r0, [r3, #4]
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d23e:	461a      	mov	r2, r3
 800d240:	68b9      	ldr	r1, [r7, #8]
 800d242:	f003 f9df 	bl	8010604 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	685a      	ldr	r2, [r3, #4]
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d24e:	441a      	add	r2, r3
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	685a      	ldr	r2, [r3, #4]
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	689b      	ldr	r3, [r3, #8]
 800d25c:	429a      	cmp	r2, r3
 800d25e:	d32b      	bcc.n	800d2b8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681a      	ldr	r2, [r3, #0]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	605a      	str	r2, [r3, #4]
 800d268:	e026      	b.n	800d2b8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	68d8      	ldr	r0, [r3, #12]
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d272:	461a      	mov	r2, r3
 800d274:	68b9      	ldr	r1, [r7, #8]
 800d276:	f003 f9c5 	bl	8010604 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	68da      	ldr	r2, [r3, #12]
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d282:	425b      	negs	r3, r3
 800d284:	441a      	add	r2, r3
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	68da      	ldr	r2, [r3, #12]
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	429a      	cmp	r2, r3
 800d294:	d207      	bcs.n	800d2a6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	689a      	ldr	r2, [r3, #8]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d29e:	425b      	negs	r3, r3
 800d2a0:	441a      	add	r2, r3
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2b02      	cmp	r3, #2
 800d2aa:	d105      	bne.n	800d2b8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d002      	beq.n	800d2b8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	3b01      	subs	r3, #1
 800d2b6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	1c5a      	adds	r2, r3, #1
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d2c0:	697b      	ldr	r3, [r7, #20]
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3718      	adds	r7, #24
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b082      	sub	sp, #8
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	6078      	str	r0, [r7, #4]
 800d2d2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d018      	beq.n	800d30e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	68da      	ldr	r2, [r3, #12]
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2e4:	441a      	add	r2, r3
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	68da      	ldr	r2, [r3, #12]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	689b      	ldr	r3, [r3, #8]
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d303      	bcc.n	800d2fe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	68d9      	ldr	r1, [r3, #12]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d306:	461a      	mov	r2, r3
 800d308:	6838      	ldr	r0, [r7, #0]
 800d30a:	f003 f97b 	bl	8010604 <memcpy>
	}
}
 800d30e:	bf00      	nop
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d316:	b580      	push	{r7, lr}
 800d318:	b084      	sub	sp, #16
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d31e:	f001 fd79 	bl	800ee14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d328:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d32a:	e011      	b.n	800d350 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d330:	2b00      	cmp	r3, #0
 800d332:	d012      	beq.n	800d35a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	3324      	adds	r3, #36	; 0x24
 800d338:	4618      	mov	r0, r3
 800d33a:	f000 fd55 	bl	800dde8 <xTaskRemoveFromEventList>
 800d33e:	4603      	mov	r3, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d001      	beq.n	800d348 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d344:	f000 fe2c 	bl	800dfa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d348:	7bfb      	ldrb	r3, [r7, #15]
 800d34a:	3b01      	subs	r3, #1
 800d34c:	b2db      	uxtb	r3, r3
 800d34e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d354:	2b00      	cmp	r3, #0
 800d356:	dce9      	bgt.n	800d32c <prvUnlockQueue+0x16>
 800d358:	e000      	b.n	800d35c <prvUnlockQueue+0x46>
					break;
 800d35a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	22ff      	movs	r2, #255	; 0xff
 800d360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d364:	f001 fd86 	bl	800ee74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d368:	f001 fd54 	bl	800ee14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d372:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d374:	e011      	b.n	800d39a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	691b      	ldr	r3, [r3, #16]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d012      	beq.n	800d3a4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	3310      	adds	r3, #16
 800d382:	4618      	mov	r0, r3
 800d384:	f000 fd30 	bl	800dde8 <xTaskRemoveFromEventList>
 800d388:	4603      	mov	r3, r0
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d001      	beq.n	800d392 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d38e:	f000 fe07 	bl	800dfa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d392:	7bbb      	ldrb	r3, [r7, #14]
 800d394:	3b01      	subs	r3, #1
 800d396:	b2db      	uxtb	r3, r3
 800d398:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d39a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	dce9      	bgt.n	800d376 <prvUnlockQueue+0x60>
 800d3a2:	e000      	b.n	800d3a6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d3a4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	22ff      	movs	r2, #255	; 0xff
 800d3aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d3ae:	f001 fd61 	bl	800ee74 <vPortExitCritical>
}
 800d3b2:	bf00      	nop
 800d3b4:	3710      	adds	r7, #16
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}

0800d3ba <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b084      	sub	sp, #16
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d3c2:	f001 fd27 	bl	800ee14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d102      	bne.n	800d3d4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	60fb      	str	r3, [r7, #12]
 800d3d2:	e001      	b.n	800d3d8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d3d8:	f001 fd4c 	bl	800ee74 <vPortExitCritical>

	return xReturn;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
}
 800d3de:	4618      	mov	r0, r3
 800d3e0:	3710      	adds	r7, #16
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}

0800d3e6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d3e6:	b580      	push	{r7, lr}
 800d3e8:	b084      	sub	sp, #16
 800d3ea:	af00      	add	r7, sp, #0
 800d3ec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d3ee:	f001 fd11 	bl	800ee14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d102      	bne.n	800d404 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d3fe:	2301      	movs	r3, #1
 800d400:	60fb      	str	r3, [r7, #12]
 800d402:	e001      	b.n	800d408 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d404:	2300      	movs	r3, #0
 800d406:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d408:	f001 fd34 	bl	800ee74 <vPortExitCritical>

	return xReturn;
 800d40c:	68fb      	ldr	r3, [r7, #12]
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3710      	adds	r7, #16
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
	...

0800d418 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d418:	b480      	push	{r7}
 800d41a:	b085      	sub	sp, #20
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d422:	2300      	movs	r3, #0
 800d424:	60fb      	str	r3, [r7, #12]
 800d426:	e014      	b.n	800d452 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d428:	4a0f      	ldr	r2, [pc, #60]	; (800d468 <vQueueAddToRegistry+0x50>)
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d10b      	bne.n	800d44c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d434:	490c      	ldr	r1, [pc, #48]	; (800d468 <vQueueAddToRegistry+0x50>)
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	683a      	ldr	r2, [r7, #0]
 800d43a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d43e:	4a0a      	ldr	r2, [pc, #40]	; (800d468 <vQueueAddToRegistry+0x50>)
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	00db      	lsls	r3, r3, #3
 800d444:	4413      	add	r3, r2
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d44a:	e006      	b.n	800d45a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	3301      	adds	r3, #1
 800d450:	60fb      	str	r3, [r7, #12]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2b07      	cmp	r3, #7
 800d456:	d9e7      	bls.n	800d428 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d458:	bf00      	nop
 800d45a:	bf00      	nop
 800d45c:	3714      	adds	r7, #20
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr
 800d466:	bf00      	nop
 800d468:	2400e9a8 	.word	0x2400e9a8

0800d46c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d46c:	b480      	push	{r7}
 800d46e:	b085      	sub	sp, #20
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d474:	2300      	movs	r3, #0
 800d476:	60fb      	str	r3, [r7, #12]
 800d478:	e016      	b.n	800d4a8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d47a:	4a10      	ldr	r2, [pc, #64]	; (800d4bc <vQueueUnregisterQueue+0x50>)
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	00db      	lsls	r3, r3, #3
 800d480:	4413      	add	r3, r2
 800d482:	685b      	ldr	r3, [r3, #4]
 800d484:	687a      	ldr	r2, [r7, #4]
 800d486:	429a      	cmp	r2, r3
 800d488:	d10b      	bne.n	800d4a2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d48a:	4a0c      	ldr	r2, [pc, #48]	; (800d4bc <vQueueUnregisterQueue+0x50>)
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2100      	movs	r1, #0
 800d490:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d494:	4a09      	ldr	r2, [pc, #36]	; (800d4bc <vQueueUnregisterQueue+0x50>)
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	00db      	lsls	r3, r3, #3
 800d49a:	4413      	add	r3, r2
 800d49c:	2200      	movs	r2, #0
 800d49e:	605a      	str	r2, [r3, #4]
				break;
 800d4a0:	e006      	b.n	800d4b0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	60fb      	str	r3, [r7, #12]
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2b07      	cmp	r3, #7
 800d4ac:	d9e5      	bls.n	800d47a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d4ae:	bf00      	nop
 800d4b0:	bf00      	nop
 800d4b2:	3714      	adds	r7, #20
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr
 800d4bc:	2400e9a8 	.word	0x2400e9a8

0800d4c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b086      	sub	sp, #24
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	60f8      	str	r0, [r7, #12]
 800d4c8:	60b9      	str	r1, [r7, #8]
 800d4ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d4d0:	f001 fca0 	bl	800ee14 <vPortEnterCritical>
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d4da:	b25b      	sxtb	r3, r3
 800d4dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4e0:	d103      	bne.n	800d4ea <vQueueWaitForMessageRestricted+0x2a>
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d4ea:	697b      	ldr	r3, [r7, #20]
 800d4ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d4f0:	b25b      	sxtb	r3, r3
 800d4f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4f6:	d103      	bne.n	800d500 <vQueueWaitForMessageRestricted+0x40>
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d500:	f001 fcb8 	bl	800ee74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d504:	697b      	ldr	r3, [r7, #20]
 800d506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d106      	bne.n	800d51a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	3324      	adds	r3, #36	; 0x24
 800d510:	687a      	ldr	r2, [r7, #4]
 800d512:	68b9      	ldr	r1, [r7, #8]
 800d514:	4618      	mov	r0, r3
 800d516:	f000 fc3b 	bl	800dd90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d51a:	6978      	ldr	r0, [r7, #20]
 800d51c:	f7ff fefb 	bl	800d316 <prvUnlockQueue>
	}
 800d520:	bf00      	nop
 800d522:	3718      	adds	r7, #24
 800d524:	46bd      	mov	sp, r7
 800d526:	bd80      	pop	{r7, pc}

0800d528 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b08e      	sub	sp, #56	; 0x38
 800d52c:	af04      	add	r7, sp, #16
 800d52e:	60f8      	str	r0, [r7, #12]
 800d530:	60b9      	str	r1, [r7, #8]
 800d532:	607a      	str	r2, [r7, #4]
 800d534:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d10a      	bne.n	800d552 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d540:	f383 8811 	msr	BASEPRI, r3
 800d544:	f3bf 8f6f 	isb	sy
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	623b      	str	r3, [r7, #32]
}
 800d54e:	bf00      	nop
 800d550:	e7fe      	b.n	800d550 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d554:	2b00      	cmp	r3, #0
 800d556:	d10a      	bne.n	800d56e <xTaskCreateStatic+0x46>
	__asm volatile
 800d558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d55c:	f383 8811 	msr	BASEPRI, r3
 800d560:	f3bf 8f6f 	isb	sy
 800d564:	f3bf 8f4f 	dsb	sy
 800d568:	61fb      	str	r3, [r7, #28]
}
 800d56a:	bf00      	nop
 800d56c:	e7fe      	b.n	800d56c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d56e:	235c      	movs	r3, #92	; 0x5c
 800d570:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d572:	693b      	ldr	r3, [r7, #16]
 800d574:	2b5c      	cmp	r3, #92	; 0x5c
 800d576:	d00a      	beq.n	800d58e <xTaskCreateStatic+0x66>
	__asm volatile
 800d578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d57c:	f383 8811 	msr	BASEPRI, r3
 800d580:	f3bf 8f6f 	isb	sy
 800d584:	f3bf 8f4f 	dsb	sy
 800d588:	61bb      	str	r3, [r7, #24]
}
 800d58a:	bf00      	nop
 800d58c:	e7fe      	b.n	800d58c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d58e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d592:	2b00      	cmp	r3, #0
 800d594:	d01e      	beq.n	800d5d4 <xTaskCreateStatic+0xac>
 800d596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d01b      	beq.n	800d5d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d59e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d5a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a8:	2202      	movs	r2, #2
 800d5aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	9303      	str	r3, [sp, #12]
 800d5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5b4:	9302      	str	r3, [sp, #8]
 800d5b6:	f107 0314 	add.w	r3, r7, #20
 800d5ba:	9301      	str	r3, [sp, #4]
 800d5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5be:	9300      	str	r3, [sp, #0]
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	687a      	ldr	r2, [r7, #4]
 800d5c4:	68b9      	ldr	r1, [r7, #8]
 800d5c6:	68f8      	ldr	r0, [r7, #12]
 800d5c8:	f000 f850 	bl	800d66c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d5cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d5ce:	f000 f8dd 	bl	800d78c <prvAddNewTaskToReadyList>
 800d5d2:	e001      	b.n	800d5d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d5d8:	697b      	ldr	r3, [r7, #20]
	}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3728      	adds	r7, #40	; 0x28
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}

0800d5e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d5e2:	b580      	push	{r7, lr}
 800d5e4:	b08c      	sub	sp, #48	; 0x30
 800d5e6:	af04      	add	r7, sp, #16
 800d5e8:	60f8      	str	r0, [r7, #12]
 800d5ea:	60b9      	str	r1, [r7, #8]
 800d5ec:	603b      	str	r3, [r7, #0]
 800d5ee:	4613      	mov	r3, r2
 800d5f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d5f2:	88fb      	ldrh	r3, [r7, #6]
 800d5f4:	009b      	lsls	r3, r3, #2
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f001 fd2e 	bl	800f058 <pvPortMalloc>
 800d5fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d00e      	beq.n	800d622 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d604:	205c      	movs	r0, #92	; 0x5c
 800d606:	f001 fd27 	bl	800f058 <pvPortMalloc>
 800d60a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d60c:	69fb      	ldr	r3, [r7, #28]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d003      	beq.n	800d61a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d612:	69fb      	ldr	r3, [r7, #28]
 800d614:	697a      	ldr	r2, [r7, #20]
 800d616:	631a      	str	r2, [r3, #48]	; 0x30
 800d618:	e005      	b.n	800d626 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d61a:	6978      	ldr	r0, [r7, #20]
 800d61c:	f001 fde8 	bl	800f1f0 <vPortFree>
 800d620:	e001      	b.n	800d626 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d622:	2300      	movs	r3, #0
 800d624:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d626:	69fb      	ldr	r3, [r7, #28]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d017      	beq.n	800d65c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d62c:	69fb      	ldr	r3, [r7, #28]
 800d62e:	2200      	movs	r2, #0
 800d630:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d634:	88fa      	ldrh	r2, [r7, #6]
 800d636:	2300      	movs	r3, #0
 800d638:	9303      	str	r3, [sp, #12]
 800d63a:	69fb      	ldr	r3, [r7, #28]
 800d63c:	9302      	str	r3, [sp, #8]
 800d63e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d640:	9301      	str	r3, [sp, #4]
 800d642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d644:	9300      	str	r3, [sp, #0]
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	68b9      	ldr	r1, [r7, #8]
 800d64a:	68f8      	ldr	r0, [r7, #12]
 800d64c:	f000 f80e 	bl	800d66c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d650:	69f8      	ldr	r0, [r7, #28]
 800d652:	f000 f89b 	bl	800d78c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d656:	2301      	movs	r3, #1
 800d658:	61bb      	str	r3, [r7, #24]
 800d65a:	e002      	b.n	800d662 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d65c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d660:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d662:	69bb      	ldr	r3, [r7, #24]
	}
 800d664:	4618      	mov	r0, r3
 800d666:	3720      	adds	r7, #32
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}

0800d66c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b088      	sub	sp, #32
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
 800d678:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d67c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	009b      	lsls	r3, r3, #2
 800d682:	461a      	mov	r2, r3
 800d684:	21a5      	movs	r1, #165	; 0xa5
 800d686:	f002 ffcb 	bl	8010620 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d68c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d68e:	6879      	ldr	r1, [r7, #4]
 800d690:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800d694:	440b      	add	r3, r1
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	4413      	add	r3, r2
 800d69a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d69c:	69bb      	ldr	r3, [r7, #24]
 800d69e:	f023 0307 	bic.w	r3, r3, #7
 800d6a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	f003 0307 	and.w	r3, r3, #7
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00a      	beq.n	800d6c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	617b      	str	r3, [r7, #20]
}
 800d6c0:	bf00      	nop
 800d6c2:	e7fe      	b.n	800d6c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d01f      	beq.n	800d70a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	61fb      	str	r3, [r7, #28]
 800d6ce:	e012      	b.n	800d6f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d6d0:	68ba      	ldr	r2, [r7, #8]
 800d6d2:	69fb      	ldr	r3, [r7, #28]
 800d6d4:	4413      	add	r3, r2
 800d6d6:	7819      	ldrb	r1, [r3, #0]
 800d6d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	4413      	add	r3, r2
 800d6de:	3334      	adds	r3, #52	; 0x34
 800d6e0:	460a      	mov	r2, r1
 800d6e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d6e4:	68ba      	ldr	r2, [r7, #8]
 800d6e6:	69fb      	ldr	r3, [r7, #28]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d006      	beq.n	800d6fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d6f0:	69fb      	ldr	r3, [r7, #28]
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	61fb      	str	r3, [r7, #28]
 800d6f6:	69fb      	ldr	r3, [r7, #28]
 800d6f8:	2b0f      	cmp	r3, #15
 800d6fa:	d9e9      	bls.n	800d6d0 <prvInitialiseNewTask+0x64>
 800d6fc:	e000      	b.n	800d700 <prvInitialiseNewTask+0x94>
			{
				break;
 800d6fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d702:	2200      	movs	r2, #0
 800d704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d708:	e003      	b.n	800d712 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d70c:	2200      	movs	r2, #0
 800d70e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d714:	2b37      	cmp	r3, #55	; 0x37
 800d716:	d901      	bls.n	800d71c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d718:	2337      	movs	r3, #55	; 0x37
 800d71a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d71e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d720:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d726:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d72a:	2200      	movs	r2, #0
 800d72c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d730:	3304      	adds	r3, #4
 800d732:	4618      	mov	r0, r3
 800d734:	f7fe fe56 	bl	800c3e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d73a:	3318      	adds	r3, #24
 800d73c:	4618      	mov	r0, r3
 800d73e:	f7fe fe51 	bl	800c3e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d746:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d74a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d750:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d756:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d75a:	2200      	movs	r2, #0
 800d75c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d760:	2200      	movs	r2, #0
 800d762:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d766:	683a      	ldr	r2, [r7, #0]
 800d768:	68f9      	ldr	r1, [r7, #12]
 800d76a:	69b8      	ldr	r0, [r7, #24]
 800d76c:	f001 fa26 	bl	800ebbc <pxPortInitialiseStack>
 800d770:	4602      	mov	r2, r0
 800d772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d774:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d002      	beq.n	800d782 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d77e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d780:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d782:	bf00      	nop
 800d784:	3720      	adds	r7, #32
 800d786:	46bd      	mov	sp, r7
 800d788:	bd80      	pop	{r7, pc}
	...

0800d78c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b082      	sub	sp, #8
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d794:	f001 fb3e 	bl	800ee14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d798:	4b2d      	ldr	r3, [pc, #180]	; (800d850 <prvAddNewTaskToReadyList+0xc4>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	3301      	adds	r3, #1
 800d79e:	4a2c      	ldr	r2, [pc, #176]	; (800d850 <prvAddNewTaskToReadyList+0xc4>)
 800d7a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d7a2:	4b2c      	ldr	r3, [pc, #176]	; (800d854 <prvAddNewTaskToReadyList+0xc8>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d109      	bne.n	800d7be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d7aa:	4a2a      	ldr	r2, [pc, #168]	; (800d854 <prvAddNewTaskToReadyList+0xc8>)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d7b0:	4b27      	ldr	r3, [pc, #156]	; (800d850 <prvAddNewTaskToReadyList+0xc4>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	2b01      	cmp	r3, #1
 800d7b6:	d110      	bne.n	800d7da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d7b8:	f000 fc16 	bl	800dfe8 <prvInitialiseTaskLists>
 800d7bc:	e00d      	b.n	800d7da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d7be:	4b26      	ldr	r3, [pc, #152]	; (800d858 <prvAddNewTaskToReadyList+0xcc>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d109      	bne.n	800d7da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d7c6:	4b23      	ldr	r3, [pc, #140]	; (800d854 <prvAddNewTaskToReadyList+0xc8>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d802      	bhi.n	800d7da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d7d4:	4a1f      	ldr	r2, [pc, #124]	; (800d854 <prvAddNewTaskToReadyList+0xc8>)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d7da:	4b20      	ldr	r3, [pc, #128]	; (800d85c <prvAddNewTaskToReadyList+0xd0>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	3301      	adds	r3, #1
 800d7e0:	4a1e      	ldr	r2, [pc, #120]	; (800d85c <prvAddNewTaskToReadyList+0xd0>)
 800d7e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d7e4:	4b1d      	ldr	r3, [pc, #116]	; (800d85c <prvAddNewTaskToReadyList+0xd0>)
 800d7e6:	681a      	ldr	r2, [r3, #0]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7f0:	4b1b      	ldr	r3, [pc, #108]	; (800d860 <prvAddNewTaskToReadyList+0xd4>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	d903      	bls.n	800d800 <prvAddNewTaskToReadyList+0x74>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7fc:	4a18      	ldr	r2, [pc, #96]	; (800d860 <prvAddNewTaskToReadyList+0xd4>)
 800d7fe:	6013      	str	r3, [r2, #0]
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d804:	4613      	mov	r3, r2
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	4413      	add	r3, r2
 800d80a:	009b      	lsls	r3, r3, #2
 800d80c:	4a15      	ldr	r2, [pc, #84]	; (800d864 <prvAddNewTaskToReadyList+0xd8>)
 800d80e:	441a      	add	r2, r3
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	3304      	adds	r3, #4
 800d814:	4619      	mov	r1, r3
 800d816:	4610      	mov	r0, r2
 800d818:	f7fe fdf1 	bl	800c3fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d81c:	f001 fb2a 	bl	800ee74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d820:	4b0d      	ldr	r3, [pc, #52]	; (800d858 <prvAddNewTaskToReadyList+0xcc>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d00e      	beq.n	800d846 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d828:	4b0a      	ldr	r3, [pc, #40]	; (800d854 <prvAddNewTaskToReadyList+0xc8>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d832:	429a      	cmp	r2, r3
 800d834:	d207      	bcs.n	800d846 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d836:	4b0c      	ldr	r3, [pc, #48]	; (800d868 <prvAddNewTaskToReadyList+0xdc>)
 800d838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d83c:	601a      	str	r2, [r3, #0]
 800d83e:	f3bf 8f4f 	dsb	sy
 800d842:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d846:	bf00      	nop
 800d848:	3708      	adds	r7, #8
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	2400eebc 	.word	0x2400eebc
 800d854:	2400e9e8 	.word	0x2400e9e8
 800d858:	2400eec8 	.word	0x2400eec8
 800d85c:	2400eed8 	.word	0x2400eed8
 800d860:	2400eec4 	.word	0x2400eec4
 800d864:	2400e9ec 	.word	0x2400e9ec
 800d868:	e000ed04 	.word	0xe000ed04

0800d86c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d874:	2300      	movs	r3, #0
 800d876:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d017      	beq.n	800d8ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d87e:	4b13      	ldr	r3, [pc, #76]	; (800d8cc <vTaskDelay+0x60>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d00a      	beq.n	800d89c <vTaskDelay+0x30>
	__asm volatile
 800d886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d88a:	f383 8811 	msr	BASEPRI, r3
 800d88e:	f3bf 8f6f 	isb	sy
 800d892:	f3bf 8f4f 	dsb	sy
 800d896:	60bb      	str	r3, [r7, #8]
}
 800d898:	bf00      	nop
 800d89a:	e7fe      	b.n	800d89a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d89c:	f000 f880 	bl	800d9a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d8a0:	2100      	movs	r1, #0
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 fde8 	bl	800e478 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d8a8:	f000 f888 	bl	800d9bc <xTaskResumeAll>
 800d8ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d107      	bne.n	800d8c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d8b4:	4b06      	ldr	r3, [pc, #24]	; (800d8d0 <vTaskDelay+0x64>)
 800d8b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8ba:	601a      	str	r2, [r3, #0]
 800d8bc:	f3bf 8f4f 	dsb	sy
 800d8c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d8c4:	bf00      	nop
 800d8c6:	3710      	adds	r7, #16
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	2400eee4 	.word	0x2400eee4
 800d8d0:	e000ed04 	.word	0xe000ed04

0800d8d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b08a      	sub	sp, #40	; 0x28
 800d8d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d8de:	2300      	movs	r3, #0
 800d8e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d8e2:	463a      	mov	r2, r7
 800d8e4:	1d39      	adds	r1, r7, #4
 800d8e6:	f107 0308 	add.w	r3, r7, #8
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f7fe fd26 	bl	800c33c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d8f0:	6839      	ldr	r1, [r7, #0]
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	68ba      	ldr	r2, [r7, #8]
 800d8f6:	9202      	str	r2, [sp, #8]
 800d8f8:	9301      	str	r3, [sp, #4]
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	9300      	str	r3, [sp, #0]
 800d8fe:	2300      	movs	r3, #0
 800d900:	460a      	mov	r2, r1
 800d902:	4921      	ldr	r1, [pc, #132]	; (800d988 <vTaskStartScheduler+0xb4>)
 800d904:	4821      	ldr	r0, [pc, #132]	; (800d98c <vTaskStartScheduler+0xb8>)
 800d906:	f7ff fe0f 	bl	800d528 <xTaskCreateStatic>
 800d90a:	4603      	mov	r3, r0
 800d90c:	4a20      	ldr	r2, [pc, #128]	; (800d990 <vTaskStartScheduler+0xbc>)
 800d90e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d910:	4b1f      	ldr	r3, [pc, #124]	; (800d990 <vTaskStartScheduler+0xbc>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d002      	beq.n	800d91e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d918:	2301      	movs	r3, #1
 800d91a:	617b      	str	r3, [r7, #20]
 800d91c:	e001      	b.n	800d922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d91e:	2300      	movs	r3, #0
 800d920:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	2b01      	cmp	r3, #1
 800d926:	d102      	bne.n	800d92e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d928:	f000 fdfa 	bl	800e520 <xTimerCreateTimerTask>
 800d92c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	2b01      	cmp	r3, #1
 800d932:	d116      	bne.n	800d962 <vTaskStartScheduler+0x8e>
	__asm volatile
 800d934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d938:	f383 8811 	msr	BASEPRI, r3
 800d93c:	f3bf 8f6f 	isb	sy
 800d940:	f3bf 8f4f 	dsb	sy
 800d944:	613b      	str	r3, [r7, #16]
}
 800d946:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d948:	4b12      	ldr	r3, [pc, #72]	; (800d994 <vTaskStartScheduler+0xc0>)
 800d94a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d94e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d950:	4b11      	ldr	r3, [pc, #68]	; (800d998 <vTaskStartScheduler+0xc4>)
 800d952:	2201      	movs	r2, #1
 800d954:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d956:	4b11      	ldr	r3, [pc, #68]	; (800d99c <vTaskStartScheduler+0xc8>)
 800d958:	2200      	movs	r2, #0
 800d95a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d95c:	f001 f9b8 	bl	800ecd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d960:	e00e      	b.n	800d980 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d968:	d10a      	bne.n	800d980 <vTaskStartScheduler+0xac>
	__asm volatile
 800d96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d96e:	f383 8811 	msr	BASEPRI, r3
 800d972:	f3bf 8f6f 	isb	sy
 800d976:	f3bf 8f4f 	dsb	sy
 800d97a:	60fb      	str	r3, [r7, #12]
}
 800d97c:	bf00      	nop
 800d97e:	e7fe      	b.n	800d97e <vTaskStartScheduler+0xaa>
}
 800d980:	bf00      	nop
 800d982:	3718      	adds	r7, #24
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}
 800d988:	080107fc 	.word	0x080107fc
 800d98c:	0800dfb9 	.word	0x0800dfb9
 800d990:	2400eee0 	.word	0x2400eee0
 800d994:	2400eedc 	.word	0x2400eedc
 800d998:	2400eec8 	.word	0x2400eec8
 800d99c:	2400eec0 	.word	0x2400eec0

0800d9a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d9a4:	4b04      	ldr	r3, [pc, #16]	; (800d9b8 <vTaskSuspendAll+0x18>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	3301      	adds	r3, #1
 800d9aa:	4a03      	ldr	r2, [pc, #12]	; (800d9b8 <vTaskSuspendAll+0x18>)
 800d9ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d9ae:	bf00      	nop
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b6:	4770      	bx	lr
 800d9b8:	2400eee4 	.word	0x2400eee4

0800d9bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d9ca:	4b42      	ldr	r3, [pc, #264]	; (800dad4 <xTaskResumeAll+0x118>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d10a      	bne.n	800d9e8 <xTaskResumeAll+0x2c>
	__asm volatile
 800d9d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9d6:	f383 8811 	msr	BASEPRI, r3
 800d9da:	f3bf 8f6f 	isb	sy
 800d9de:	f3bf 8f4f 	dsb	sy
 800d9e2:	603b      	str	r3, [r7, #0]
}
 800d9e4:	bf00      	nop
 800d9e6:	e7fe      	b.n	800d9e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d9e8:	f001 fa14 	bl	800ee14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d9ec:	4b39      	ldr	r3, [pc, #228]	; (800dad4 <xTaskResumeAll+0x118>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	3b01      	subs	r3, #1
 800d9f2:	4a38      	ldr	r2, [pc, #224]	; (800dad4 <xTaskResumeAll+0x118>)
 800d9f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d9f6:	4b37      	ldr	r3, [pc, #220]	; (800dad4 <xTaskResumeAll+0x118>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d162      	bne.n	800dac4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d9fe:	4b36      	ldr	r3, [pc, #216]	; (800dad8 <xTaskResumeAll+0x11c>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d05e      	beq.n	800dac4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da06:	e02f      	b.n	800da68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da08:	4b34      	ldr	r3, [pc, #208]	; (800dadc <xTaskResumeAll+0x120>)
 800da0a:	68db      	ldr	r3, [r3, #12]
 800da0c:	68db      	ldr	r3, [r3, #12]
 800da0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	3318      	adds	r3, #24
 800da14:	4618      	mov	r0, r3
 800da16:	f7fe fd4f 	bl	800c4b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	3304      	adds	r3, #4
 800da1e:	4618      	mov	r0, r3
 800da20:	f7fe fd4a 	bl	800c4b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da28:	4b2d      	ldr	r3, [pc, #180]	; (800dae0 <xTaskResumeAll+0x124>)
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	429a      	cmp	r2, r3
 800da2e:	d903      	bls.n	800da38 <xTaskResumeAll+0x7c>
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da34:	4a2a      	ldr	r2, [pc, #168]	; (800dae0 <xTaskResumeAll+0x124>)
 800da36:	6013      	str	r3, [r2, #0]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da3c:	4613      	mov	r3, r2
 800da3e:	009b      	lsls	r3, r3, #2
 800da40:	4413      	add	r3, r2
 800da42:	009b      	lsls	r3, r3, #2
 800da44:	4a27      	ldr	r2, [pc, #156]	; (800dae4 <xTaskResumeAll+0x128>)
 800da46:	441a      	add	r2, r3
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	3304      	adds	r3, #4
 800da4c:	4619      	mov	r1, r3
 800da4e:	4610      	mov	r0, r2
 800da50:	f7fe fcd5 	bl	800c3fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da58:	4b23      	ldr	r3, [pc, #140]	; (800dae8 <xTaskResumeAll+0x12c>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da5e:	429a      	cmp	r2, r3
 800da60:	d302      	bcc.n	800da68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800da62:	4b22      	ldr	r3, [pc, #136]	; (800daec <xTaskResumeAll+0x130>)
 800da64:	2201      	movs	r2, #1
 800da66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da68:	4b1c      	ldr	r3, [pc, #112]	; (800dadc <xTaskResumeAll+0x120>)
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d1cb      	bne.n	800da08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d001      	beq.n	800da7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800da76:	f000 fb55 	bl	800e124 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800da7a:	4b1d      	ldr	r3, [pc, #116]	; (800daf0 <xTaskResumeAll+0x134>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d010      	beq.n	800daa8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800da86:	f000 f847 	bl	800db18 <xTaskIncrementTick>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d002      	beq.n	800da96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800da90:	4b16      	ldr	r3, [pc, #88]	; (800daec <xTaskResumeAll+0x130>)
 800da92:	2201      	movs	r2, #1
 800da94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	3b01      	subs	r3, #1
 800da9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d1f1      	bne.n	800da86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800daa2:	4b13      	ldr	r3, [pc, #76]	; (800daf0 <xTaskResumeAll+0x134>)
 800daa4:	2200      	movs	r2, #0
 800daa6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800daa8:	4b10      	ldr	r3, [pc, #64]	; (800daec <xTaskResumeAll+0x130>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d009      	beq.n	800dac4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dab0:	2301      	movs	r3, #1
 800dab2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dab4:	4b0f      	ldr	r3, [pc, #60]	; (800daf4 <xTaskResumeAll+0x138>)
 800dab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	f3bf 8f4f 	dsb	sy
 800dac0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dac4:	f001 f9d6 	bl	800ee74 <vPortExitCritical>

	return xAlreadyYielded;
 800dac8:	68bb      	ldr	r3, [r7, #8]
}
 800daca:	4618      	mov	r0, r3
 800dacc:	3710      	adds	r7, #16
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}
 800dad2:	bf00      	nop
 800dad4:	2400eee4 	.word	0x2400eee4
 800dad8:	2400eebc 	.word	0x2400eebc
 800dadc:	2400ee7c 	.word	0x2400ee7c
 800dae0:	2400eec4 	.word	0x2400eec4
 800dae4:	2400e9ec 	.word	0x2400e9ec
 800dae8:	2400e9e8 	.word	0x2400e9e8
 800daec:	2400eed0 	.word	0x2400eed0
 800daf0:	2400eecc 	.word	0x2400eecc
 800daf4:	e000ed04 	.word	0xe000ed04

0800daf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800daf8:	b480      	push	{r7}
 800dafa:	b083      	sub	sp, #12
 800dafc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dafe:	4b05      	ldr	r3, [pc, #20]	; (800db14 <xTaskGetTickCount+0x1c>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800db04:	687b      	ldr	r3, [r7, #4]
}
 800db06:	4618      	mov	r0, r3
 800db08:	370c      	adds	r7, #12
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr
 800db12:	bf00      	nop
 800db14:	2400eec0 	.word	0x2400eec0

0800db18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b086      	sub	sp, #24
 800db1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800db1e:	2300      	movs	r3, #0
 800db20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db22:	4b4f      	ldr	r3, [pc, #316]	; (800dc60 <xTaskIncrementTick+0x148>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	2b00      	cmp	r3, #0
 800db28:	f040 808f 	bne.w	800dc4a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800db2c:	4b4d      	ldr	r3, [pc, #308]	; (800dc64 <xTaskIncrementTick+0x14c>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	3301      	adds	r3, #1
 800db32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800db34:	4a4b      	ldr	r2, [pc, #300]	; (800dc64 <xTaskIncrementTick+0x14c>)
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800db3a:	693b      	ldr	r3, [r7, #16]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d120      	bne.n	800db82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800db40:	4b49      	ldr	r3, [pc, #292]	; (800dc68 <xTaskIncrementTick+0x150>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d00a      	beq.n	800db60 <xTaskIncrementTick+0x48>
	__asm volatile
 800db4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db4e:	f383 8811 	msr	BASEPRI, r3
 800db52:	f3bf 8f6f 	isb	sy
 800db56:	f3bf 8f4f 	dsb	sy
 800db5a:	603b      	str	r3, [r7, #0]
}
 800db5c:	bf00      	nop
 800db5e:	e7fe      	b.n	800db5e <xTaskIncrementTick+0x46>
 800db60:	4b41      	ldr	r3, [pc, #260]	; (800dc68 <xTaskIncrementTick+0x150>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	60fb      	str	r3, [r7, #12]
 800db66:	4b41      	ldr	r3, [pc, #260]	; (800dc6c <xTaskIncrementTick+0x154>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a3f      	ldr	r2, [pc, #252]	; (800dc68 <xTaskIncrementTick+0x150>)
 800db6c:	6013      	str	r3, [r2, #0]
 800db6e:	4a3f      	ldr	r2, [pc, #252]	; (800dc6c <xTaskIncrementTick+0x154>)
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6013      	str	r3, [r2, #0]
 800db74:	4b3e      	ldr	r3, [pc, #248]	; (800dc70 <xTaskIncrementTick+0x158>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	3301      	adds	r3, #1
 800db7a:	4a3d      	ldr	r2, [pc, #244]	; (800dc70 <xTaskIncrementTick+0x158>)
 800db7c:	6013      	str	r3, [r2, #0]
 800db7e:	f000 fad1 	bl	800e124 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800db82:	4b3c      	ldr	r3, [pc, #240]	; (800dc74 <xTaskIncrementTick+0x15c>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	693a      	ldr	r2, [r7, #16]
 800db88:	429a      	cmp	r2, r3
 800db8a:	d349      	bcc.n	800dc20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db8c:	4b36      	ldr	r3, [pc, #216]	; (800dc68 <xTaskIncrementTick+0x150>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d104      	bne.n	800dba0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db96:	4b37      	ldr	r3, [pc, #220]	; (800dc74 <xTaskIncrementTick+0x15c>)
 800db98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800db9c:	601a      	str	r2, [r3, #0]
					break;
 800db9e:	e03f      	b.n	800dc20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dba0:	4b31      	ldr	r3, [pc, #196]	; (800dc68 <xTaskIncrementTick+0x150>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	68db      	ldr	r3, [r3, #12]
 800dba6:	68db      	ldr	r3, [r3, #12]
 800dba8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dbb0:	693a      	ldr	r2, [r7, #16]
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d203      	bcs.n	800dbc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dbb8:	4a2e      	ldr	r2, [pc, #184]	; (800dc74 <xTaskIncrementTick+0x15c>)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dbbe:	e02f      	b.n	800dc20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	3304      	adds	r3, #4
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	f7fe fc77 	bl	800c4b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dbca:	68bb      	ldr	r3, [r7, #8]
 800dbcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d004      	beq.n	800dbdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	3318      	adds	r3, #24
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7fe fc6e 	bl	800c4b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbe0:	4b25      	ldr	r3, [pc, #148]	; (800dc78 <xTaskIncrementTick+0x160>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d903      	bls.n	800dbf0 <xTaskIncrementTick+0xd8>
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbec:	4a22      	ldr	r2, [pc, #136]	; (800dc78 <xTaskIncrementTick+0x160>)
 800dbee:	6013      	str	r3, [r2, #0]
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbf4:	4613      	mov	r3, r2
 800dbf6:	009b      	lsls	r3, r3, #2
 800dbf8:	4413      	add	r3, r2
 800dbfa:	009b      	lsls	r3, r3, #2
 800dbfc:	4a1f      	ldr	r2, [pc, #124]	; (800dc7c <xTaskIncrementTick+0x164>)
 800dbfe:	441a      	add	r2, r3
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	3304      	adds	r3, #4
 800dc04:	4619      	mov	r1, r3
 800dc06:	4610      	mov	r0, r2
 800dc08:	f7fe fbf9 	bl	800c3fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc10:	4b1b      	ldr	r3, [pc, #108]	; (800dc80 <xTaskIncrementTick+0x168>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d3b8      	bcc.n	800db8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc1e:	e7b5      	b.n	800db8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dc20:	4b17      	ldr	r3, [pc, #92]	; (800dc80 <xTaskIncrementTick+0x168>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc26:	4915      	ldr	r1, [pc, #84]	; (800dc7c <xTaskIncrementTick+0x164>)
 800dc28:	4613      	mov	r3, r2
 800dc2a:	009b      	lsls	r3, r3, #2
 800dc2c:	4413      	add	r3, r2
 800dc2e:	009b      	lsls	r3, r3, #2
 800dc30:	440b      	add	r3, r1
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	2b01      	cmp	r3, #1
 800dc36:	d901      	bls.n	800dc3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800dc38:	2301      	movs	r3, #1
 800dc3a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dc3c:	4b11      	ldr	r3, [pc, #68]	; (800dc84 <xTaskIncrementTick+0x16c>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d007      	beq.n	800dc54 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800dc44:	2301      	movs	r3, #1
 800dc46:	617b      	str	r3, [r7, #20]
 800dc48:	e004      	b.n	800dc54 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dc4a:	4b0f      	ldr	r3, [pc, #60]	; (800dc88 <xTaskIncrementTick+0x170>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	3301      	adds	r3, #1
 800dc50:	4a0d      	ldr	r2, [pc, #52]	; (800dc88 <xTaskIncrementTick+0x170>)
 800dc52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dc54:	697b      	ldr	r3, [r7, #20]
}
 800dc56:	4618      	mov	r0, r3
 800dc58:	3718      	adds	r7, #24
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	2400eee4 	.word	0x2400eee4
 800dc64:	2400eec0 	.word	0x2400eec0
 800dc68:	2400ee74 	.word	0x2400ee74
 800dc6c:	2400ee78 	.word	0x2400ee78
 800dc70:	2400eed4 	.word	0x2400eed4
 800dc74:	2400eedc 	.word	0x2400eedc
 800dc78:	2400eec4 	.word	0x2400eec4
 800dc7c:	2400e9ec 	.word	0x2400e9ec
 800dc80:	2400e9e8 	.word	0x2400e9e8
 800dc84:	2400eed0 	.word	0x2400eed0
 800dc88:	2400eecc 	.word	0x2400eecc

0800dc8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dc8c:	b480      	push	{r7}
 800dc8e:	b085      	sub	sp, #20
 800dc90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dc92:	4b28      	ldr	r3, [pc, #160]	; (800dd34 <vTaskSwitchContext+0xa8>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d003      	beq.n	800dca2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dc9a:	4b27      	ldr	r3, [pc, #156]	; (800dd38 <vTaskSwitchContext+0xac>)
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dca0:	e041      	b.n	800dd26 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800dca2:	4b25      	ldr	r3, [pc, #148]	; (800dd38 <vTaskSwitchContext+0xac>)
 800dca4:	2200      	movs	r2, #0
 800dca6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dca8:	4b24      	ldr	r3, [pc, #144]	; (800dd3c <vTaskSwitchContext+0xb0>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	60fb      	str	r3, [r7, #12]
 800dcae:	e010      	b.n	800dcd2 <vTaskSwitchContext+0x46>
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d10a      	bne.n	800dccc <vTaskSwitchContext+0x40>
	__asm volatile
 800dcb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcba:	f383 8811 	msr	BASEPRI, r3
 800dcbe:	f3bf 8f6f 	isb	sy
 800dcc2:	f3bf 8f4f 	dsb	sy
 800dcc6:	607b      	str	r3, [r7, #4]
}
 800dcc8:	bf00      	nop
 800dcca:	e7fe      	b.n	800dcca <vTaskSwitchContext+0x3e>
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	60fb      	str	r3, [r7, #12]
 800dcd2:	491b      	ldr	r1, [pc, #108]	; (800dd40 <vTaskSwitchContext+0xb4>)
 800dcd4:	68fa      	ldr	r2, [r7, #12]
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	4413      	add	r3, r2
 800dcdc:	009b      	lsls	r3, r3, #2
 800dcde:	440b      	add	r3, r1
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d0e4      	beq.n	800dcb0 <vTaskSwitchContext+0x24>
 800dce6:	68fa      	ldr	r2, [r7, #12]
 800dce8:	4613      	mov	r3, r2
 800dcea:	009b      	lsls	r3, r3, #2
 800dcec:	4413      	add	r3, r2
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	4a13      	ldr	r2, [pc, #76]	; (800dd40 <vTaskSwitchContext+0xb4>)
 800dcf2:	4413      	add	r3, r2
 800dcf4:	60bb      	str	r3, [r7, #8]
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	685b      	ldr	r3, [r3, #4]
 800dcfa:	685a      	ldr	r2, [r3, #4]
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	605a      	str	r2, [r3, #4]
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	685a      	ldr	r2, [r3, #4]
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	3308      	adds	r3, #8
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d104      	bne.n	800dd16 <vTaskSwitchContext+0x8a>
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	685b      	ldr	r3, [r3, #4]
 800dd10:	685a      	ldr	r2, [r3, #4]
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	605a      	str	r2, [r3, #4]
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	68db      	ldr	r3, [r3, #12]
 800dd1c:	4a09      	ldr	r2, [pc, #36]	; (800dd44 <vTaskSwitchContext+0xb8>)
 800dd1e:	6013      	str	r3, [r2, #0]
 800dd20:	4a06      	ldr	r2, [pc, #24]	; (800dd3c <vTaskSwitchContext+0xb0>)
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	6013      	str	r3, [r2, #0]
}
 800dd26:	bf00      	nop
 800dd28:	3714      	adds	r7, #20
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop
 800dd34:	2400eee4 	.word	0x2400eee4
 800dd38:	2400eed0 	.word	0x2400eed0
 800dd3c:	2400eec4 	.word	0x2400eec4
 800dd40:	2400e9ec 	.word	0x2400e9ec
 800dd44:	2400e9e8 	.word	0x2400e9e8

0800dd48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b084      	sub	sp, #16
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
 800dd50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d10a      	bne.n	800dd6e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dd58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5c:	f383 8811 	msr	BASEPRI, r3
 800dd60:	f3bf 8f6f 	isb	sy
 800dd64:	f3bf 8f4f 	dsb	sy
 800dd68:	60fb      	str	r3, [r7, #12]
}
 800dd6a:	bf00      	nop
 800dd6c:	e7fe      	b.n	800dd6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd6e:	4b07      	ldr	r3, [pc, #28]	; (800dd8c <vTaskPlaceOnEventList+0x44>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	3318      	adds	r3, #24
 800dd74:	4619      	mov	r1, r3
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f7fe fb65 	bl	800c446 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dd7c:	2101      	movs	r1, #1
 800dd7e:	6838      	ldr	r0, [r7, #0]
 800dd80:	f000 fb7a 	bl	800e478 <prvAddCurrentTaskToDelayedList>
}
 800dd84:	bf00      	nop
 800dd86:	3710      	adds	r7, #16
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}
 800dd8c:	2400e9e8 	.word	0x2400e9e8

0800dd90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b086      	sub	sp, #24
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	60f8      	str	r0, [r7, #12]
 800dd98:	60b9      	str	r1, [r7, #8]
 800dd9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d10a      	bne.n	800ddb8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800dda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dda6:	f383 8811 	msr	BASEPRI, r3
 800ddaa:	f3bf 8f6f 	isb	sy
 800ddae:	f3bf 8f4f 	dsb	sy
 800ddb2:	617b      	str	r3, [r7, #20]
}
 800ddb4:	bf00      	nop
 800ddb6:	e7fe      	b.n	800ddb6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ddb8:	4b0a      	ldr	r3, [pc, #40]	; (800dde4 <vTaskPlaceOnEventListRestricted+0x54>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	3318      	adds	r3, #24
 800ddbe:	4619      	mov	r1, r3
 800ddc0:	68f8      	ldr	r0, [r7, #12]
 800ddc2:	f7fe fb1c 	bl	800c3fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d002      	beq.n	800ddd2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ddcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ddd0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ddd2:	6879      	ldr	r1, [r7, #4]
 800ddd4:	68b8      	ldr	r0, [r7, #8]
 800ddd6:	f000 fb4f 	bl	800e478 <prvAddCurrentTaskToDelayedList>
	}
 800ddda:	bf00      	nop
 800dddc:	3718      	adds	r7, #24
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	2400e9e8 	.word	0x2400e9e8

0800dde8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b086      	sub	sp, #24
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	68db      	ldr	r3, [r3, #12]
 800ddf4:	68db      	ldr	r3, [r3, #12]
 800ddf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ddf8:	693b      	ldr	r3, [r7, #16]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d10a      	bne.n	800de14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ddfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de02:	f383 8811 	msr	BASEPRI, r3
 800de06:	f3bf 8f6f 	isb	sy
 800de0a:	f3bf 8f4f 	dsb	sy
 800de0e:	60fb      	str	r3, [r7, #12]
}
 800de10:	bf00      	nop
 800de12:	e7fe      	b.n	800de12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	3318      	adds	r3, #24
 800de18:	4618      	mov	r0, r3
 800de1a:	f7fe fb4d 	bl	800c4b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de1e:	4b1e      	ldr	r3, [pc, #120]	; (800de98 <xTaskRemoveFromEventList+0xb0>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d11d      	bne.n	800de62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	3304      	adds	r3, #4
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7fe fb44 	bl	800c4b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de34:	4b19      	ldr	r3, [pc, #100]	; (800de9c <xTaskRemoveFromEventList+0xb4>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d903      	bls.n	800de44 <xTaskRemoveFromEventList+0x5c>
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de40:	4a16      	ldr	r2, [pc, #88]	; (800de9c <xTaskRemoveFromEventList+0xb4>)
 800de42:	6013      	str	r3, [r2, #0]
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de48:	4613      	mov	r3, r2
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	4413      	add	r3, r2
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4a13      	ldr	r2, [pc, #76]	; (800dea0 <xTaskRemoveFromEventList+0xb8>)
 800de52:	441a      	add	r2, r3
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	3304      	adds	r3, #4
 800de58:	4619      	mov	r1, r3
 800de5a:	4610      	mov	r0, r2
 800de5c:	f7fe facf 	bl	800c3fe <vListInsertEnd>
 800de60:	e005      	b.n	800de6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	3318      	adds	r3, #24
 800de66:	4619      	mov	r1, r3
 800de68:	480e      	ldr	r0, [pc, #56]	; (800dea4 <xTaskRemoveFromEventList+0xbc>)
 800de6a:	f7fe fac8 	bl	800c3fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de72:	4b0d      	ldr	r3, [pc, #52]	; (800dea8 <xTaskRemoveFromEventList+0xc0>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de78:	429a      	cmp	r2, r3
 800de7a:	d905      	bls.n	800de88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de7c:	2301      	movs	r3, #1
 800de7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de80:	4b0a      	ldr	r3, [pc, #40]	; (800deac <xTaskRemoveFromEventList+0xc4>)
 800de82:	2201      	movs	r2, #1
 800de84:	601a      	str	r2, [r3, #0]
 800de86:	e001      	b.n	800de8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800de88:	2300      	movs	r3, #0
 800de8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800de8c:	697b      	ldr	r3, [r7, #20]
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3718      	adds	r7, #24
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}
 800de96:	bf00      	nop
 800de98:	2400eee4 	.word	0x2400eee4
 800de9c:	2400eec4 	.word	0x2400eec4
 800dea0:	2400e9ec 	.word	0x2400e9ec
 800dea4:	2400ee7c 	.word	0x2400ee7c
 800dea8:	2400e9e8 	.word	0x2400e9e8
 800deac:	2400eed0 	.word	0x2400eed0

0800deb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800deb0:	b480      	push	{r7}
 800deb2:	b083      	sub	sp, #12
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800deb8:	4b06      	ldr	r3, [pc, #24]	; (800ded4 <vTaskInternalSetTimeOutState+0x24>)
 800deba:	681a      	ldr	r2, [r3, #0]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800dec0:	4b05      	ldr	r3, [pc, #20]	; (800ded8 <vTaskInternalSetTimeOutState+0x28>)
 800dec2:	681a      	ldr	r2, [r3, #0]
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	605a      	str	r2, [r3, #4]
}
 800dec8:	bf00      	nop
 800deca:	370c      	adds	r7, #12
 800decc:	46bd      	mov	sp, r7
 800dece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded2:	4770      	bx	lr
 800ded4:	2400eed4 	.word	0x2400eed4
 800ded8:	2400eec0 	.word	0x2400eec0

0800dedc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b088      	sub	sp, #32
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d10a      	bne.n	800df02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800deec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800def0:	f383 8811 	msr	BASEPRI, r3
 800def4:	f3bf 8f6f 	isb	sy
 800def8:	f3bf 8f4f 	dsb	sy
 800defc:	613b      	str	r3, [r7, #16]
}
 800defe:	bf00      	nop
 800df00:	e7fe      	b.n	800df00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d10a      	bne.n	800df1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800df08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df0c:	f383 8811 	msr	BASEPRI, r3
 800df10:	f3bf 8f6f 	isb	sy
 800df14:	f3bf 8f4f 	dsb	sy
 800df18:	60fb      	str	r3, [r7, #12]
}
 800df1a:	bf00      	nop
 800df1c:	e7fe      	b.n	800df1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800df1e:	f000 ff79 	bl	800ee14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800df22:	4b1d      	ldr	r3, [pc, #116]	; (800df98 <xTaskCheckForTimeOut+0xbc>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	685b      	ldr	r3, [r3, #4]
 800df2c:	69ba      	ldr	r2, [r7, #24]
 800df2e:	1ad3      	subs	r3, r2, r3
 800df30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df3a:	d102      	bne.n	800df42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800df3c:	2300      	movs	r3, #0
 800df3e:	61fb      	str	r3, [r7, #28]
 800df40:	e023      	b.n	800df8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681a      	ldr	r2, [r3, #0]
 800df46:	4b15      	ldr	r3, [pc, #84]	; (800df9c <xTaskCheckForTimeOut+0xc0>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	429a      	cmp	r2, r3
 800df4c:	d007      	beq.n	800df5e <xTaskCheckForTimeOut+0x82>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	685b      	ldr	r3, [r3, #4]
 800df52:	69ba      	ldr	r2, [r7, #24]
 800df54:	429a      	cmp	r2, r3
 800df56:	d302      	bcc.n	800df5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800df58:	2301      	movs	r3, #1
 800df5a:	61fb      	str	r3, [r7, #28]
 800df5c:	e015      	b.n	800df8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	697a      	ldr	r2, [r7, #20]
 800df64:	429a      	cmp	r2, r3
 800df66:	d20b      	bcs.n	800df80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	681a      	ldr	r2, [r3, #0]
 800df6c:	697b      	ldr	r3, [r7, #20]
 800df6e:	1ad2      	subs	r2, r2, r3
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f7ff ff9b 	bl	800deb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df7a:	2300      	movs	r3, #0
 800df7c:	61fb      	str	r3, [r7, #28]
 800df7e:	e004      	b.n	800df8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	2200      	movs	r2, #0
 800df84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df86:	2301      	movs	r3, #1
 800df88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df8a:	f000 ff73 	bl	800ee74 <vPortExitCritical>

	return xReturn;
 800df8e:	69fb      	ldr	r3, [r7, #28]
}
 800df90:	4618      	mov	r0, r3
 800df92:	3720      	adds	r7, #32
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	2400eec0 	.word	0x2400eec0
 800df9c:	2400eed4 	.word	0x2400eed4

0800dfa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800dfa0:	b480      	push	{r7}
 800dfa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dfa4:	4b03      	ldr	r3, [pc, #12]	; (800dfb4 <vTaskMissedYield+0x14>)
 800dfa6:	2201      	movs	r2, #1
 800dfa8:	601a      	str	r2, [r3, #0]
}
 800dfaa:	bf00      	nop
 800dfac:	46bd      	mov	sp, r7
 800dfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb2:	4770      	bx	lr
 800dfb4:	2400eed0 	.word	0x2400eed0

0800dfb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b082      	sub	sp, #8
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dfc0:	f000 f852 	bl	800e068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dfc4:	4b06      	ldr	r3, [pc, #24]	; (800dfe0 <prvIdleTask+0x28>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	d9f9      	bls.n	800dfc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dfcc:	4b05      	ldr	r3, [pc, #20]	; (800dfe4 <prvIdleTask+0x2c>)
 800dfce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfd2:	601a      	str	r2, [r3, #0]
 800dfd4:	f3bf 8f4f 	dsb	sy
 800dfd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dfdc:	e7f0      	b.n	800dfc0 <prvIdleTask+0x8>
 800dfde:	bf00      	nop
 800dfe0:	2400e9ec 	.word	0x2400e9ec
 800dfe4:	e000ed04 	.word	0xe000ed04

0800dfe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b082      	sub	sp, #8
 800dfec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dfee:	2300      	movs	r3, #0
 800dff0:	607b      	str	r3, [r7, #4]
 800dff2:	e00c      	b.n	800e00e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	4613      	mov	r3, r2
 800dff8:	009b      	lsls	r3, r3, #2
 800dffa:	4413      	add	r3, r2
 800dffc:	009b      	lsls	r3, r3, #2
 800dffe:	4a12      	ldr	r2, [pc, #72]	; (800e048 <prvInitialiseTaskLists+0x60>)
 800e000:	4413      	add	r3, r2
 800e002:	4618      	mov	r0, r3
 800e004:	f7fe f9ce 	bl	800c3a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	3301      	adds	r3, #1
 800e00c:	607b      	str	r3, [r7, #4]
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2b37      	cmp	r3, #55	; 0x37
 800e012:	d9ef      	bls.n	800dff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e014:	480d      	ldr	r0, [pc, #52]	; (800e04c <prvInitialiseTaskLists+0x64>)
 800e016:	f7fe f9c5 	bl	800c3a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e01a:	480d      	ldr	r0, [pc, #52]	; (800e050 <prvInitialiseTaskLists+0x68>)
 800e01c:	f7fe f9c2 	bl	800c3a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e020:	480c      	ldr	r0, [pc, #48]	; (800e054 <prvInitialiseTaskLists+0x6c>)
 800e022:	f7fe f9bf 	bl	800c3a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e026:	480c      	ldr	r0, [pc, #48]	; (800e058 <prvInitialiseTaskLists+0x70>)
 800e028:	f7fe f9bc 	bl	800c3a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e02c:	480b      	ldr	r0, [pc, #44]	; (800e05c <prvInitialiseTaskLists+0x74>)
 800e02e:	f7fe f9b9 	bl	800c3a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e032:	4b0b      	ldr	r3, [pc, #44]	; (800e060 <prvInitialiseTaskLists+0x78>)
 800e034:	4a05      	ldr	r2, [pc, #20]	; (800e04c <prvInitialiseTaskLists+0x64>)
 800e036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e038:	4b0a      	ldr	r3, [pc, #40]	; (800e064 <prvInitialiseTaskLists+0x7c>)
 800e03a:	4a05      	ldr	r2, [pc, #20]	; (800e050 <prvInitialiseTaskLists+0x68>)
 800e03c:	601a      	str	r2, [r3, #0]
}
 800e03e:	bf00      	nop
 800e040:	3708      	adds	r7, #8
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}
 800e046:	bf00      	nop
 800e048:	2400e9ec 	.word	0x2400e9ec
 800e04c:	2400ee4c 	.word	0x2400ee4c
 800e050:	2400ee60 	.word	0x2400ee60
 800e054:	2400ee7c 	.word	0x2400ee7c
 800e058:	2400ee90 	.word	0x2400ee90
 800e05c:	2400eea8 	.word	0x2400eea8
 800e060:	2400ee74 	.word	0x2400ee74
 800e064:	2400ee78 	.word	0x2400ee78

0800e068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b082      	sub	sp, #8
 800e06c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e06e:	e019      	b.n	800e0a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e070:	f000 fed0 	bl	800ee14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e074:	4b10      	ldr	r3, [pc, #64]	; (800e0b8 <prvCheckTasksWaitingTermination+0x50>)
 800e076:	68db      	ldr	r3, [r3, #12]
 800e078:	68db      	ldr	r3, [r3, #12]
 800e07a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	3304      	adds	r3, #4
 800e080:	4618      	mov	r0, r3
 800e082:	f7fe fa19 	bl	800c4b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e086:	4b0d      	ldr	r3, [pc, #52]	; (800e0bc <prvCheckTasksWaitingTermination+0x54>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	3b01      	subs	r3, #1
 800e08c:	4a0b      	ldr	r2, [pc, #44]	; (800e0bc <prvCheckTasksWaitingTermination+0x54>)
 800e08e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e090:	4b0b      	ldr	r3, [pc, #44]	; (800e0c0 <prvCheckTasksWaitingTermination+0x58>)
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	3b01      	subs	r3, #1
 800e096:	4a0a      	ldr	r2, [pc, #40]	; (800e0c0 <prvCheckTasksWaitingTermination+0x58>)
 800e098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e09a:	f000 feeb 	bl	800ee74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e09e:	6878      	ldr	r0, [r7, #4]
 800e0a0:	f000 f810 	bl	800e0c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e0a4:	4b06      	ldr	r3, [pc, #24]	; (800e0c0 <prvCheckTasksWaitingTermination+0x58>)
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d1e1      	bne.n	800e070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e0ac:	bf00      	nop
 800e0ae:	bf00      	nop
 800e0b0:	3708      	adds	r7, #8
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}
 800e0b6:	bf00      	nop
 800e0b8:	2400ee90 	.word	0x2400ee90
 800e0bc:	2400eebc 	.word	0x2400eebc
 800e0c0:	2400eea4 	.word	0x2400eea4

0800e0c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d108      	bne.n	800e0e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f001 f888 	bl	800f1f0 <vPortFree>
				vPortFree( pxTCB );
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f001 f885 	bl	800f1f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e0e6:	e018      	b.n	800e11a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e0ee:	2b01      	cmp	r3, #1
 800e0f0:	d103      	bne.n	800e0fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f001 f87c 	bl	800f1f0 <vPortFree>
	}
 800e0f8:	e00f      	b.n	800e11a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e100:	2b02      	cmp	r3, #2
 800e102:	d00a      	beq.n	800e11a <prvDeleteTCB+0x56>
	__asm volatile
 800e104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e108:	f383 8811 	msr	BASEPRI, r3
 800e10c:	f3bf 8f6f 	isb	sy
 800e110:	f3bf 8f4f 	dsb	sy
 800e114:	60fb      	str	r3, [r7, #12]
}
 800e116:	bf00      	nop
 800e118:	e7fe      	b.n	800e118 <prvDeleteTCB+0x54>
	}
 800e11a:	bf00      	nop
 800e11c:	3710      	adds	r7, #16
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}
	...

0800e124 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e124:	b480      	push	{r7}
 800e126:	b083      	sub	sp, #12
 800e128:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e12a:	4b0c      	ldr	r3, [pc, #48]	; (800e15c <prvResetNextTaskUnblockTime+0x38>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d104      	bne.n	800e13e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e134:	4b0a      	ldr	r3, [pc, #40]	; (800e160 <prvResetNextTaskUnblockTime+0x3c>)
 800e136:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e13a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e13c:	e008      	b.n	800e150 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e13e:	4b07      	ldr	r3, [pc, #28]	; (800e15c <prvResetNextTaskUnblockTime+0x38>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	68db      	ldr	r3, [r3, #12]
 800e144:	68db      	ldr	r3, [r3, #12]
 800e146:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	685b      	ldr	r3, [r3, #4]
 800e14c:	4a04      	ldr	r2, [pc, #16]	; (800e160 <prvResetNextTaskUnblockTime+0x3c>)
 800e14e:	6013      	str	r3, [r2, #0]
}
 800e150:	bf00      	nop
 800e152:	370c      	adds	r7, #12
 800e154:	46bd      	mov	sp, r7
 800e156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15a:	4770      	bx	lr
 800e15c:	2400ee74 	.word	0x2400ee74
 800e160:	2400eedc 	.word	0x2400eedc

0800e164 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e164:	b480      	push	{r7}
 800e166:	b083      	sub	sp, #12
 800e168:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e16a:	4b0b      	ldr	r3, [pc, #44]	; (800e198 <xTaskGetSchedulerState+0x34>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d102      	bne.n	800e178 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e172:	2301      	movs	r3, #1
 800e174:	607b      	str	r3, [r7, #4]
 800e176:	e008      	b.n	800e18a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e178:	4b08      	ldr	r3, [pc, #32]	; (800e19c <xTaskGetSchedulerState+0x38>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d102      	bne.n	800e186 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e180:	2302      	movs	r3, #2
 800e182:	607b      	str	r3, [r7, #4]
 800e184:	e001      	b.n	800e18a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e186:	2300      	movs	r3, #0
 800e188:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e18a:	687b      	ldr	r3, [r7, #4]
	}
 800e18c:	4618      	mov	r0, r3
 800e18e:	370c      	adds	r7, #12
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr
 800e198:	2400eec8 	.word	0x2400eec8
 800e19c:	2400eee4 	.word	0x2400eee4

0800e1a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d051      	beq.n	800e25a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1ba:	4b2a      	ldr	r3, [pc, #168]	; (800e264 <xTaskPriorityInherit+0xc4>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d241      	bcs.n	800e248 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	699b      	ldr	r3, [r3, #24]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	db06      	blt.n	800e1da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1cc:	4b25      	ldr	r3, [pc, #148]	; (800e264 <xTaskPriorityInherit+0xc4>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e1d6:	68bb      	ldr	r3, [r7, #8]
 800e1d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	6959      	ldr	r1, [r3, #20]
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1e2:	4613      	mov	r3, r2
 800e1e4:	009b      	lsls	r3, r3, #2
 800e1e6:	4413      	add	r3, r2
 800e1e8:	009b      	lsls	r3, r3, #2
 800e1ea:	4a1f      	ldr	r2, [pc, #124]	; (800e268 <xTaskPriorityInherit+0xc8>)
 800e1ec:	4413      	add	r3, r2
 800e1ee:	4299      	cmp	r1, r3
 800e1f0:	d122      	bne.n	800e238 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	3304      	adds	r3, #4
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	f7fe f95e 	bl	800c4b8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e1fc:	4b19      	ldr	r3, [pc, #100]	; (800e264 <xTaskPriorityInherit+0xc4>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e20a:	4b18      	ldr	r3, [pc, #96]	; (800e26c <xTaskPriorityInherit+0xcc>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	429a      	cmp	r2, r3
 800e210:	d903      	bls.n	800e21a <xTaskPriorityInherit+0x7a>
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e216:	4a15      	ldr	r2, [pc, #84]	; (800e26c <xTaskPriorityInherit+0xcc>)
 800e218:	6013      	str	r3, [r2, #0]
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e21e:	4613      	mov	r3, r2
 800e220:	009b      	lsls	r3, r3, #2
 800e222:	4413      	add	r3, r2
 800e224:	009b      	lsls	r3, r3, #2
 800e226:	4a10      	ldr	r2, [pc, #64]	; (800e268 <xTaskPriorityInherit+0xc8>)
 800e228:	441a      	add	r2, r3
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	3304      	adds	r3, #4
 800e22e:	4619      	mov	r1, r3
 800e230:	4610      	mov	r0, r2
 800e232:	f7fe f8e4 	bl	800c3fe <vListInsertEnd>
 800e236:	e004      	b.n	800e242 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e238:	4b0a      	ldr	r3, [pc, #40]	; (800e264 <xTaskPriorityInherit+0xc4>)
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e242:	2301      	movs	r3, #1
 800e244:	60fb      	str	r3, [r7, #12]
 800e246:	e008      	b.n	800e25a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e248:	68bb      	ldr	r3, [r7, #8]
 800e24a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e24c:	4b05      	ldr	r3, [pc, #20]	; (800e264 <xTaskPriorityInherit+0xc4>)
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e252:	429a      	cmp	r2, r3
 800e254:	d201      	bcs.n	800e25a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e256:	2301      	movs	r3, #1
 800e258:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e25a:	68fb      	ldr	r3, [r7, #12]
	}
 800e25c:	4618      	mov	r0, r3
 800e25e:	3710      	adds	r7, #16
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}
 800e264:	2400e9e8 	.word	0x2400e9e8
 800e268:	2400e9ec 	.word	0x2400e9ec
 800e26c:	2400eec4 	.word	0x2400eec4

0800e270 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e270:	b580      	push	{r7, lr}
 800e272:	b086      	sub	sp, #24
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e27c:	2300      	movs	r3, #0
 800e27e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d056      	beq.n	800e334 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e286:	4b2e      	ldr	r3, [pc, #184]	; (800e340 <xTaskPriorityDisinherit+0xd0>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	693a      	ldr	r2, [r7, #16]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d00a      	beq.n	800e2a6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e294:	f383 8811 	msr	BASEPRI, r3
 800e298:	f3bf 8f6f 	isb	sy
 800e29c:	f3bf 8f4f 	dsb	sy
 800e2a0:	60fb      	str	r3, [r7, #12]
}
 800e2a2:	bf00      	nop
 800e2a4:	e7fe      	b.n	800e2a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d10a      	bne.n	800e2c4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2b2:	f383 8811 	msr	BASEPRI, r3
 800e2b6:	f3bf 8f6f 	isb	sy
 800e2ba:	f3bf 8f4f 	dsb	sy
 800e2be:	60bb      	str	r3, [r7, #8]
}
 800e2c0:	bf00      	nop
 800e2c2:	e7fe      	b.n	800e2c2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2c8:	1e5a      	subs	r2, r3, #1
 800e2ca:	693b      	ldr	r3, [r7, #16]
 800e2cc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e2ce:	693b      	ldr	r3, [r7, #16]
 800e2d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2d6:	429a      	cmp	r2, r3
 800e2d8:	d02c      	beq.n	800e334 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d128      	bne.n	800e334 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	3304      	adds	r3, #4
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f7fe f8e6 	bl	800c4b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e2ec:	693b      	ldr	r3, [r7, #16]
 800e2ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e300:	693b      	ldr	r3, [r7, #16]
 800e302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e304:	4b0f      	ldr	r3, [pc, #60]	; (800e344 <xTaskPriorityDisinherit+0xd4>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	429a      	cmp	r2, r3
 800e30a:	d903      	bls.n	800e314 <xTaskPriorityDisinherit+0xa4>
 800e30c:	693b      	ldr	r3, [r7, #16]
 800e30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e310:	4a0c      	ldr	r2, [pc, #48]	; (800e344 <xTaskPriorityDisinherit+0xd4>)
 800e312:	6013      	str	r3, [r2, #0]
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e318:	4613      	mov	r3, r2
 800e31a:	009b      	lsls	r3, r3, #2
 800e31c:	4413      	add	r3, r2
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	4a09      	ldr	r2, [pc, #36]	; (800e348 <xTaskPriorityDisinherit+0xd8>)
 800e322:	441a      	add	r2, r3
 800e324:	693b      	ldr	r3, [r7, #16]
 800e326:	3304      	adds	r3, #4
 800e328:	4619      	mov	r1, r3
 800e32a:	4610      	mov	r0, r2
 800e32c:	f7fe f867 	bl	800c3fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e330:	2301      	movs	r3, #1
 800e332:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e334:	697b      	ldr	r3, [r7, #20]
	}
 800e336:	4618      	mov	r0, r3
 800e338:	3718      	adds	r7, #24
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop
 800e340:	2400e9e8 	.word	0x2400e9e8
 800e344:	2400eec4 	.word	0x2400eec4
 800e348:	2400e9ec 	.word	0x2400e9ec

0800e34c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b088      	sub	sp, #32
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
 800e354:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e35a:	2301      	movs	r3, #1
 800e35c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d06a      	beq.n	800e43a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e364:	69bb      	ldr	r3, [r7, #24]
 800e366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d10a      	bne.n	800e382 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e370:	f383 8811 	msr	BASEPRI, r3
 800e374:	f3bf 8f6f 	isb	sy
 800e378:	f3bf 8f4f 	dsb	sy
 800e37c:	60fb      	str	r3, [r7, #12]
}
 800e37e:	bf00      	nop
 800e380:	e7fe      	b.n	800e380 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e382:	69bb      	ldr	r3, [r7, #24]
 800e384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e386:	683a      	ldr	r2, [r7, #0]
 800e388:	429a      	cmp	r2, r3
 800e38a:	d902      	bls.n	800e392 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	61fb      	str	r3, [r7, #28]
 800e390:	e002      	b.n	800e398 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e392:	69bb      	ldr	r3, [r7, #24]
 800e394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e396:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e398:	69bb      	ldr	r3, [r7, #24]
 800e39a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e39c:	69fa      	ldr	r2, [r7, #28]
 800e39e:	429a      	cmp	r2, r3
 800e3a0:	d04b      	beq.n	800e43a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e3a2:	69bb      	ldr	r3, [r7, #24]
 800e3a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e3a6:	697a      	ldr	r2, [r7, #20]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d146      	bne.n	800e43a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e3ac:	4b25      	ldr	r3, [pc, #148]	; (800e444 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	69ba      	ldr	r2, [r7, #24]
 800e3b2:	429a      	cmp	r2, r3
 800e3b4:	d10a      	bne.n	800e3cc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3ba:	f383 8811 	msr	BASEPRI, r3
 800e3be:	f3bf 8f6f 	isb	sy
 800e3c2:	f3bf 8f4f 	dsb	sy
 800e3c6:	60bb      	str	r3, [r7, #8]
}
 800e3c8:	bf00      	nop
 800e3ca:	e7fe      	b.n	800e3ca <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e3cc:	69bb      	ldr	r3, [r7, #24]
 800e3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e3d2:	69bb      	ldr	r3, [r7, #24]
 800e3d4:	69fa      	ldr	r2, [r7, #28]
 800e3d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e3d8:	69bb      	ldr	r3, [r7, #24]
 800e3da:	699b      	ldr	r3, [r3, #24]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	db04      	blt.n	800e3ea <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3e0:	69fb      	ldr	r3, [r7, #28]
 800e3e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e3e6:	69bb      	ldr	r3, [r7, #24]
 800e3e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e3ea:	69bb      	ldr	r3, [r7, #24]
 800e3ec:	6959      	ldr	r1, [r3, #20]
 800e3ee:	693a      	ldr	r2, [r7, #16]
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	009b      	lsls	r3, r3, #2
 800e3f4:	4413      	add	r3, r2
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	4a13      	ldr	r2, [pc, #76]	; (800e448 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e3fa:	4413      	add	r3, r2
 800e3fc:	4299      	cmp	r1, r3
 800e3fe:	d11c      	bne.n	800e43a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e400:	69bb      	ldr	r3, [r7, #24]
 800e402:	3304      	adds	r3, #4
 800e404:	4618      	mov	r0, r3
 800e406:	f7fe f857 	bl	800c4b8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e40a:	69bb      	ldr	r3, [r7, #24]
 800e40c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e40e:	4b0f      	ldr	r3, [pc, #60]	; (800e44c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	429a      	cmp	r2, r3
 800e414:	d903      	bls.n	800e41e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e41a:	4a0c      	ldr	r2, [pc, #48]	; (800e44c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e41c:	6013      	str	r3, [r2, #0]
 800e41e:	69bb      	ldr	r3, [r7, #24]
 800e420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e422:	4613      	mov	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	4413      	add	r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	4a07      	ldr	r2, [pc, #28]	; (800e448 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e42c:	441a      	add	r2, r3
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	3304      	adds	r3, #4
 800e432:	4619      	mov	r1, r3
 800e434:	4610      	mov	r0, r2
 800e436:	f7fd ffe2 	bl	800c3fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e43a:	bf00      	nop
 800e43c:	3720      	adds	r7, #32
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	2400e9e8 	.word	0x2400e9e8
 800e448:	2400e9ec 	.word	0x2400e9ec
 800e44c:	2400eec4 	.word	0x2400eec4

0800e450 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e450:	b480      	push	{r7}
 800e452:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e454:	4b07      	ldr	r3, [pc, #28]	; (800e474 <pvTaskIncrementMutexHeldCount+0x24>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d004      	beq.n	800e466 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e45c:	4b05      	ldr	r3, [pc, #20]	; (800e474 <pvTaskIncrementMutexHeldCount+0x24>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e462:	3201      	adds	r2, #1
 800e464:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e466:	4b03      	ldr	r3, [pc, #12]	; (800e474 <pvTaskIncrementMutexHeldCount+0x24>)
 800e468:	681b      	ldr	r3, [r3, #0]
	}
 800e46a:	4618      	mov	r0, r3
 800e46c:	46bd      	mov	sp, r7
 800e46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e472:	4770      	bx	lr
 800e474:	2400e9e8 	.word	0x2400e9e8

0800e478 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b084      	sub	sp, #16
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e482:	4b21      	ldr	r3, [pc, #132]	; (800e508 <prvAddCurrentTaskToDelayedList+0x90>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e488:	4b20      	ldr	r3, [pc, #128]	; (800e50c <prvAddCurrentTaskToDelayedList+0x94>)
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	3304      	adds	r3, #4
 800e48e:	4618      	mov	r0, r3
 800e490:	f7fe f812 	bl	800c4b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e49a:	d10a      	bne.n	800e4b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d007      	beq.n	800e4b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e4a2:	4b1a      	ldr	r3, [pc, #104]	; (800e50c <prvAddCurrentTaskToDelayedList+0x94>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	3304      	adds	r3, #4
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	4819      	ldr	r0, [pc, #100]	; (800e510 <prvAddCurrentTaskToDelayedList+0x98>)
 800e4ac:	f7fd ffa7 	bl	800c3fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e4b0:	e026      	b.n	800e500 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e4b2:	68fa      	ldr	r2, [r7, #12]
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	4413      	add	r3, r2
 800e4b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e4ba:	4b14      	ldr	r3, [pc, #80]	; (800e50c <prvAddCurrentTaskToDelayedList+0x94>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	68ba      	ldr	r2, [r7, #8]
 800e4c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e4c2:	68ba      	ldr	r2, [r7, #8]
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d209      	bcs.n	800e4de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e4ca:	4b12      	ldr	r3, [pc, #72]	; (800e514 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	4b0f      	ldr	r3, [pc, #60]	; (800e50c <prvAddCurrentTaskToDelayedList+0x94>)
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	3304      	adds	r3, #4
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	4610      	mov	r0, r2
 800e4d8:	f7fd ffb5 	bl	800c446 <vListInsert>
}
 800e4dc:	e010      	b.n	800e500 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e4de:	4b0e      	ldr	r3, [pc, #56]	; (800e518 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	4b0a      	ldr	r3, [pc, #40]	; (800e50c <prvAddCurrentTaskToDelayedList+0x94>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	3304      	adds	r3, #4
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	f7fd ffab 	bl	800c446 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e4f0:	4b0a      	ldr	r3, [pc, #40]	; (800e51c <prvAddCurrentTaskToDelayedList+0xa4>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	68ba      	ldr	r2, [r7, #8]
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d202      	bcs.n	800e500 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e4fa:	4a08      	ldr	r2, [pc, #32]	; (800e51c <prvAddCurrentTaskToDelayedList+0xa4>)
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	6013      	str	r3, [r2, #0]
}
 800e500:	bf00      	nop
 800e502:	3710      	adds	r7, #16
 800e504:	46bd      	mov	sp, r7
 800e506:	bd80      	pop	{r7, pc}
 800e508:	2400eec0 	.word	0x2400eec0
 800e50c:	2400e9e8 	.word	0x2400e9e8
 800e510:	2400eea8 	.word	0x2400eea8
 800e514:	2400ee78 	.word	0x2400ee78
 800e518:	2400ee74 	.word	0x2400ee74
 800e51c:	2400eedc 	.word	0x2400eedc

0800e520 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b08a      	sub	sp, #40	; 0x28
 800e524:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e526:	2300      	movs	r3, #0
 800e528:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e52a:	f000 fb07 	bl	800eb3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e52e:	4b1c      	ldr	r3, [pc, #112]	; (800e5a0 <xTimerCreateTimerTask+0x80>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d021      	beq.n	800e57a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e536:	2300      	movs	r3, #0
 800e538:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e53a:	2300      	movs	r3, #0
 800e53c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e53e:	1d3a      	adds	r2, r7, #4
 800e540:	f107 0108 	add.w	r1, r7, #8
 800e544:	f107 030c 	add.w	r3, r7, #12
 800e548:	4618      	mov	r0, r3
 800e54a:	f7fd ff11 	bl	800c370 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e54e:	6879      	ldr	r1, [r7, #4]
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	68fa      	ldr	r2, [r7, #12]
 800e554:	9202      	str	r2, [sp, #8]
 800e556:	9301      	str	r3, [sp, #4]
 800e558:	2302      	movs	r3, #2
 800e55a:	9300      	str	r3, [sp, #0]
 800e55c:	2300      	movs	r3, #0
 800e55e:	460a      	mov	r2, r1
 800e560:	4910      	ldr	r1, [pc, #64]	; (800e5a4 <xTimerCreateTimerTask+0x84>)
 800e562:	4811      	ldr	r0, [pc, #68]	; (800e5a8 <xTimerCreateTimerTask+0x88>)
 800e564:	f7fe ffe0 	bl	800d528 <xTaskCreateStatic>
 800e568:	4603      	mov	r3, r0
 800e56a:	4a10      	ldr	r2, [pc, #64]	; (800e5ac <xTimerCreateTimerTask+0x8c>)
 800e56c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e56e:	4b0f      	ldr	r3, [pc, #60]	; (800e5ac <xTimerCreateTimerTask+0x8c>)
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d001      	beq.n	800e57a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e576:	2301      	movs	r3, #1
 800e578:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d10a      	bne.n	800e596 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e584:	f383 8811 	msr	BASEPRI, r3
 800e588:	f3bf 8f6f 	isb	sy
 800e58c:	f3bf 8f4f 	dsb	sy
 800e590:	613b      	str	r3, [r7, #16]
}
 800e592:	bf00      	nop
 800e594:	e7fe      	b.n	800e594 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e596:	697b      	ldr	r3, [r7, #20]
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3718      	adds	r7, #24
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	2400ef18 	.word	0x2400ef18
 800e5a4:	08010804 	.word	0x08010804
 800e5a8:	0800e6e5 	.word	0x0800e6e5
 800e5ac:	2400ef1c 	.word	0x2400ef1c

0800e5b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b08a      	sub	sp, #40	; 0x28
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	60f8      	str	r0, [r7, #12]
 800e5b8:	60b9      	str	r1, [r7, #8]
 800e5ba:	607a      	str	r2, [r7, #4]
 800e5bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d10a      	bne.n	800e5de <xTimerGenericCommand+0x2e>
	__asm volatile
 800e5c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5cc:	f383 8811 	msr	BASEPRI, r3
 800e5d0:	f3bf 8f6f 	isb	sy
 800e5d4:	f3bf 8f4f 	dsb	sy
 800e5d8:	623b      	str	r3, [r7, #32]
}
 800e5da:	bf00      	nop
 800e5dc:	e7fe      	b.n	800e5dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e5de:	4b1a      	ldr	r3, [pc, #104]	; (800e648 <xTimerGenericCommand+0x98>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d02a      	beq.n	800e63c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	2b05      	cmp	r3, #5
 800e5f6:	dc18      	bgt.n	800e62a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e5f8:	f7ff fdb4 	bl	800e164 <xTaskGetSchedulerState>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b02      	cmp	r3, #2
 800e600:	d109      	bne.n	800e616 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e602:	4b11      	ldr	r3, [pc, #68]	; (800e648 <xTimerGenericCommand+0x98>)
 800e604:	6818      	ldr	r0, [r3, #0]
 800e606:	f107 0110 	add.w	r1, r7, #16
 800e60a:	2300      	movs	r3, #0
 800e60c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e60e:	f7fe f925 	bl	800c85c <xQueueGenericSend>
 800e612:	6278      	str	r0, [r7, #36]	; 0x24
 800e614:	e012      	b.n	800e63c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e616:	4b0c      	ldr	r3, [pc, #48]	; (800e648 <xTimerGenericCommand+0x98>)
 800e618:	6818      	ldr	r0, [r3, #0]
 800e61a:	f107 0110 	add.w	r1, r7, #16
 800e61e:	2300      	movs	r3, #0
 800e620:	2200      	movs	r2, #0
 800e622:	f7fe f91b 	bl	800c85c <xQueueGenericSend>
 800e626:	6278      	str	r0, [r7, #36]	; 0x24
 800e628:	e008      	b.n	800e63c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e62a:	4b07      	ldr	r3, [pc, #28]	; (800e648 <xTimerGenericCommand+0x98>)
 800e62c:	6818      	ldr	r0, [r3, #0]
 800e62e:	f107 0110 	add.w	r1, r7, #16
 800e632:	2300      	movs	r3, #0
 800e634:	683a      	ldr	r2, [r7, #0]
 800e636:	f7fe fa0f 	bl	800ca58 <xQueueGenericSendFromISR>
 800e63a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e63e:	4618      	mov	r0, r3
 800e640:	3728      	adds	r7, #40	; 0x28
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}
 800e646:	bf00      	nop
 800e648:	2400ef18 	.word	0x2400ef18

0800e64c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b088      	sub	sp, #32
 800e650:	af02      	add	r7, sp, #8
 800e652:	6078      	str	r0, [r7, #4]
 800e654:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e656:	4b22      	ldr	r3, [pc, #136]	; (800e6e0 <prvProcessExpiredTimer+0x94>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	68db      	ldr	r3, [r3, #12]
 800e65e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e660:	697b      	ldr	r3, [r7, #20]
 800e662:	3304      	adds	r3, #4
 800e664:	4618      	mov	r0, r3
 800e666:	f7fd ff27 	bl	800c4b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e66a:	697b      	ldr	r3, [r7, #20]
 800e66c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e670:	f003 0304 	and.w	r3, r3, #4
 800e674:	2b00      	cmp	r3, #0
 800e676:	d022      	beq.n	800e6be <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e678:	697b      	ldr	r3, [r7, #20]
 800e67a:	699a      	ldr	r2, [r3, #24]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	18d1      	adds	r1, r2, r3
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	683a      	ldr	r2, [r7, #0]
 800e684:	6978      	ldr	r0, [r7, #20]
 800e686:	f000 f8d1 	bl	800e82c <prvInsertTimerInActiveList>
 800e68a:	4603      	mov	r3, r0
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d01f      	beq.n	800e6d0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e690:	2300      	movs	r3, #0
 800e692:	9300      	str	r3, [sp, #0]
 800e694:	2300      	movs	r3, #0
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	2100      	movs	r1, #0
 800e69a:	6978      	ldr	r0, [r7, #20]
 800e69c:	f7ff ff88 	bl	800e5b0 <xTimerGenericCommand>
 800e6a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e6a2:	693b      	ldr	r3, [r7, #16]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d113      	bne.n	800e6d0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ac:	f383 8811 	msr	BASEPRI, r3
 800e6b0:	f3bf 8f6f 	isb	sy
 800e6b4:	f3bf 8f4f 	dsb	sy
 800e6b8:	60fb      	str	r3, [r7, #12]
}
 800e6ba:	bf00      	nop
 800e6bc:	e7fe      	b.n	800e6bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6c4:	f023 0301 	bic.w	r3, r3, #1
 800e6c8:	b2da      	uxtb	r2, r3
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	6a1b      	ldr	r3, [r3, #32]
 800e6d4:	6978      	ldr	r0, [r7, #20]
 800e6d6:	4798      	blx	r3
}
 800e6d8:	bf00      	nop
 800e6da:	3718      	adds	r7, #24
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	2400ef10 	.word	0x2400ef10

0800e6e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b084      	sub	sp, #16
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e6ec:	f107 0308 	add.w	r3, r7, #8
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f000 f857 	bl	800e7a4 <prvGetNextExpireTime>
 800e6f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	4619      	mov	r1, r3
 800e6fc:	68f8      	ldr	r0, [r7, #12]
 800e6fe:	f000 f803 	bl	800e708 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e702:	f000 f8d5 	bl	800e8b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e706:	e7f1      	b.n	800e6ec <prvTimerTask+0x8>

0800e708 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b084      	sub	sp, #16
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e712:	f7ff f945 	bl	800d9a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e716:	f107 0308 	add.w	r3, r7, #8
 800e71a:	4618      	mov	r0, r3
 800e71c:	f000 f866 	bl	800e7ec <prvSampleTimeNow>
 800e720:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d130      	bne.n	800e78a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d10a      	bne.n	800e744 <prvProcessTimerOrBlockTask+0x3c>
 800e72e:	687a      	ldr	r2, [r7, #4]
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	429a      	cmp	r2, r3
 800e734:	d806      	bhi.n	800e744 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e736:	f7ff f941 	bl	800d9bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e73a:	68f9      	ldr	r1, [r7, #12]
 800e73c:	6878      	ldr	r0, [r7, #4]
 800e73e:	f7ff ff85 	bl	800e64c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e742:	e024      	b.n	800e78e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d008      	beq.n	800e75c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e74a:	4b13      	ldr	r3, [pc, #76]	; (800e798 <prvProcessTimerOrBlockTask+0x90>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d101      	bne.n	800e758 <prvProcessTimerOrBlockTask+0x50>
 800e754:	2301      	movs	r3, #1
 800e756:	e000      	b.n	800e75a <prvProcessTimerOrBlockTask+0x52>
 800e758:	2300      	movs	r3, #0
 800e75a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e75c:	4b0f      	ldr	r3, [pc, #60]	; (800e79c <prvProcessTimerOrBlockTask+0x94>)
 800e75e:	6818      	ldr	r0, [r3, #0]
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	1ad3      	subs	r3, r2, r3
 800e766:	683a      	ldr	r2, [r7, #0]
 800e768:	4619      	mov	r1, r3
 800e76a:	f7fe fea9 	bl	800d4c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e76e:	f7ff f925 	bl	800d9bc <xTaskResumeAll>
 800e772:	4603      	mov	r3, r0
 800e774:	2b00      	cmp	r3, #0
 800e776:	d10a      	bne.n	800e78e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e778:	4b09      	ldr	r3, [pc, #36]	; (800e7a0 <prvProcessTimerOrBlockTask+0x98>)
 800e77a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e77e:	601a      	str	r2, [r3, #0]
 800e780:	f3bf 8f4f 	dsb	sy
 800e784:	f3bf 8f6f 	isb	sy
}
 800e788:	e001      	b.n	800e78e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e78a:	f7ff f917 	bl	800d9bc <xTaskResumeAll>
}
 800e78e:	bf00      	nop
 800e790:	3710      	adds	r7, #16
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}
 800e796:	bf00      	nop
 800e798:	2400ef14 	.word	0x2400ef14
 800e79c:	2400ef18 	.word	0x2400ef18
 800e7a0:	e000ed04 	.word	0xe000ed04

0800e7a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e7a4:	b480      	push	{r7}
 800e7a6:	b085      	sub	sp, #20
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e7ac:	4b0e      	ldr	r3, [pc, #56]	; (800e7e8 <prvGetNextExpireTime+0x44>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d101      	bne.n	800e7ba <prvGetNextExpireTime+0x16>
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	e000      	b.n	800e7bc <prvGetNextExpireTime+0x18>
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d105      	bne.n	800e7d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e7c8:	4b07      	ldr	r3, [pc, #28]	; (800e7e8 <prvGetNextExpireTime+0x44>)
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	68db      	ldr	r3, [r3, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	60fb      	str	r3, [r7, #12]
 800e7d2:	e001      	b.n	800e7d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	3714      	adds	r7, #20
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e4:	4770      	bx	lr
 800e7e6:	bf00      	nop
 800e7e8:	2400ef10 	.word	0x2400ef10

0800e7ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	b084      	sub	sp, #16
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e7f4:	f7ff f980 	bl	800daf8 <xTaskGetTickCount>
 800e7f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e7fa:	4b0b      	ldr	r3, [pc, #44]	; (800e828 <prvSampleTimeNow+0x3c>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	68fa      	ldr	r2, [r7, #12]
 800e800:	429a      	cmp	r2, r3
 800e802:	d205      	bcs.n	800e810 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e804:	f000 f936 	bl	800ea74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	2201      	movs	r2, #1
 800e80c:	601a      	str	r2, [r3, #0]
 800e80e:	e002      	b.n	800e816 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e816:	4a04      	ldr	r2, [pc, #16]	; (800e828 <prvSampleTimeNow+0x3c>)
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e81c:	68fb      	ldr	r3, [r7, #12]
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3710      	adds	r7, #16
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
 800e826:	bf00      	nop
 800e828:	2400ef20 	.word	0x2400ef20

0800e82c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b086      	sub	sp, #24
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	60b9      	str	r1, [r7, #8]
 800e836:	607a      	str	r2, [r7, #4]
 800e838:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e83a:	2300      	movs	r3, #0
 800e83c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	68ba      	ldr	r2, [r7, #8]
 800e842:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	68fa      	ldr	r2, [r7, #12]
 800e848:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e84a:	68ba      	ldr	r2, [r7, #8]
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	429a      	cmp	r2, r3
 800e850:	d812      	bhi.n	800e878 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e852:	687a      	ldr	r2, [r7, #4]
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	1ad2      	subs	r2, r2, r3
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	699b      	ldr	r3, [r3, #24]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d302      	bcc.n	800e866 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e860:	2301      	movs	r3, #1
 800e862:	617b      	str	r3, [r7, #20]
 800e864:	e01b      	b.n	800e89e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e866:	4b10      	ldr	r3, [pc, #64]	; (800e8a8 <prvInsertTimerInActiveList+0x7c>)
 800e868:	681a      	ldr	r2, [r3, #0]
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	3304      	adds	r3, #4
 800e86e:	4619      	mov	r1, r3
 800e870:	4610      	mov	r0, r2
 800e872:	f7fd fde8 	bl	800c446 <vListInsert>
 800e876:	e012      	b.n	800e89e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e878:	687a      	ldr	r2, [r7, #4]
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d206      	bcs.n	800e88e <prvInsertTimerInActiveList+0x62>
 800e880:	68ba      	ldr	r2, [r7, #8]
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	429a      	cmp	r2, r3
 800e886:	d302      	bcc.n	800e88e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e888:	2301      	movs	r3, #1
 800e88a:	617b      	str	r3, [r7, #20]
 800e88c:	e007      	b.n	800e89e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e88e:	4b07      	ldr	r3, [pc, #28]	; (800e8ac <prvInsertTimerInActiveList+0x80>)
 800e890:	681a      	ldr	r2, [r3, #0]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	3304      	adds	r3, #4
 800e896:	4619      	mov	r1, r3
 800e898:	4610      	mov	r0, r2
 800e89a:	f7fd fdd4 	bl	800c446 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e89e:	697b      	ldr	r3, [r7, #20]
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	3718      	adds	r7, #24
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}
 800e8a8:	2400ef14 	.word	0x2400ef14
 800e8ac:	2400ef10 	.word	0x2400ef10

0800e8b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b08e      	sub	sp, #56	; 0x38
 800e8b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e8b6:	e0ca      	b.n	800ea4e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	da18      	bge.n	800e8f0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e8be:	1d3b      	adds	r3, r7, #4
 800e8c0:	3304      	adds	r3, #4
 800e8c2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d10a      	bne.n	800e8e0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8ce:	f383 8811 	msr	BASEPRI, r3
 800e8d2:	f3bf 8f6f 	isb	sy
 800e8d6:	f3bf 8f4f 	dsb	sy
 800e8da:	61fb      	str	r3, [r7, #28]
}
 800e8dc:	bf00      	nop
 800e8de:	e7fe      	b.n	800e8de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e8e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8e6:	6850      	ldr	r0, [r2, #4]
 800e8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8ea:	6892      	ldr	r2, [r2, #8]
 800e8ec:	4611      	mov	r1, r2
 800e8ee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	f2c0 80aa 	blt.w	800ea4c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8fe:	695b      	ldr	r3, [r3, #20]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d004      	beq.n	800e90e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e906:	3304      	adds	r3, #4
 800e908:	4618      	mov	r0, r3
 800e90a:	f7fd fdd5 	bl	800c4b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e90e:	463b      	mov	r3, r7
 800e910:	4618      	mov	r0, r3
 800e912:	f7ff ff6b 	bl	800e7ec <prvSampleTimeNow>
 800e916:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2b09      	cmp	r3, #9
 800e91c:	f200 8097 	bhi.w	800ea4e <prvProcessReceivedCommands+0x19e>
 800e920:	a201      	add	r2, pc, #4	; (adr r2, 800e928 <prvProcessReceivedCommands+0x78>)
 800e922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e926:	bf00      	nop
 800e928:	0800e951 	.word	0x0800e951
 800e92c:	0800e951 	.word	0x0800e951
 800e930:	0800e951 	.word	0x0800e951
 800e934:	0800e9c5 	.word	0x0800e9c5
 800e938:	0800e9d9 	.word	0x0800e9d9
 800e93c:	0800ea23 	.word	0x0800ea23
 800e940:	0800e951 	.word	0x0800e951
 800e944:	0800e951 	.word	0x0800e951
 800e948:	0800e9c5 	.word	0x0800e9c5
 800e94c:	0800e9d9 	.word	0x0800e9d9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e952:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e956:	f043 0301 	orr.w	r3, r3, #1
 800e95a:	b2da      	uxtb	r2, r3
 800e95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e95e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e962:	68ba      	ldr	r2, [r7, #8]
 800e964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e966:	699b      	ldr	r3, [r3, #24]
 800e968:	18d1      	adds	r1, r2, r3
 800e96a:	68bb      	ldr	r3, [r7, #8]
 800e96c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e96e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e970:	f7ff ff5c 	bl	800e82c <prvInsertTimerInActiveList>
 800e974:	4603      	mov	r3, r0
 800e976:	2b00      	cmp	r3, #0
 800e978:	d069      	beq.n	800ea4e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e97c:	6a1b      	ldr	r3, [r3, #32]
 800e97e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e980:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e984:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e988:	f003 0304 	and.w	r3, r3, #4
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d05e      	beq.n	800ea4e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e990:	68ba      	ldr	r2, [r7, #8]
 800e992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e994:	699b      	ldr	r3, [r3, #24]
 800e996:	441a      	add	r2, r3
 800e998:	2300      	movs	r3, #0
 800e99a:	9300      	str	r3, [sp, #0]
 800e99c:	2300      	movs	r3, #0
 800e99e:	2100      	movs	r1, #0
 800e9a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9a2:	f7ff fe05 	bl	800e5b0 <xTimerGenericCommand>
 800e9a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e9a8:	6a3b      	ldr	r3, [r7, #32]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d14f      	bne.n	800ea4e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9b2:	f383 8811 	msr	BASEPRI, r3
 800e9b6:	f3bf 8f6f 	isb	sy
 800e9ba:	f3bf 8f4f 	dsb	sy
 800e9be:	61bb      	str	r3, [r7, #24]
}
 800e9c0:	bf00      	nop
 800e9c2:	e7fe      	b.n	800e9c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e9ca:	f023 0301 	bic.w	r3, r3, #1
 800e9ce:	b2da      	uxtb	r2, r3
 800e9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e9d6:	e03a      	b.n	800ea4e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e9de:	f043 0301 	orr.w	r3, r3, #1
 800e9e2:	b2da      	uxtb	r2, r3
 800e9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e9ea:	68ba      	ldr	r2, [r7, #8]
 800e9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9f2:	699b      	ldr	r3, [r3, #24]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d10a      	bne.n	800ea0e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9fc:	f383 8811 	msr	BASEPRI, r3
 800ea00:	f3bf 8f6f 	isb	sy
 800ea04:	f3bf 8f4f 	dsb	sy
 800ea08:	617b      	str	r3, [r7, #20]
}
 800ea0a:	bf00      	nop
 800ea0c:	e7fe      	b.n	800ea0c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ea0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea10:	699a      	ldr	r2, [r3, #24]
 800ea12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea14:	18d1      	adds	r1, r2, r3
 800ea16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea1c:	f7ff ff06 	bl	800e82c <prvInsertTimerInActiveList>
					break;
 800ea20:	e015      	b.n	800ea4e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ea22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea28:	f003 0302 	and.w	r3, r3, #2
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d103      	bne.n	800ea38 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ea30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ea32:	f000 fbdd 	bl	800f1f0 <vPortFree>
 800ea36:	e00a      	b.n	800ea4e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ea3e:	f023 0301 	bic.w	r3, r3, #1
 800ea42:	b2da      	uxtb	r2, r3
 800ea44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ea4a:	e000      	b.n	800ea4e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ea4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ea4e:	4b08      	ldr	r3, [pc, #32]	; (800ea70 <prvProcessReceivedCommands+0x1c0>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	1d39      	adds	r1, r7, #4
 800ea54:	2200      	movs	r2, #0
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7fe f926 	bl	800cca8 <xQueueReceive>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	f47f af2a 	bne.w	800e8b8 <prvProcessReceivedCommands+0x8>
	}
}
 800ea64:	bf00      	nop
 800ea66:	bf00      	nop
 800ea68:	3730      	adds	r7, #48	; 0x30
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	bd80      	pop	{r7, pc}
 800ea6e:	bf00      	nop
 800ea70:	2400ef18 	.word	0x2400ef18

0800ea74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b088      	sub	sp, #32
 800ea78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ea7a:	e048      	b.n	800eb0e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ea7c:	4b2d      	ldr	r3, [pc, #180]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	68db      	ldr	r3, [r3, #12]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea86:	4b2b      	ldr	r3, [pc, #172]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	68db      	ldr	r3, [r3, #12]
 800ea8c:	68db      	ldr	r3, [r3, #12]
 800ea8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	3304      	adds	r3, #4
 800ea94:	4618      	mov	r0, r3
 800ea96:	f7fd fd0f 	bl	800c4b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6a1b      	ldr	r3, [r3, #32]
 800ea9e:	68f8      	ldr	r0, [r7, #12]
 800eaa0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eaa8:	f003 0304 	and.w	r3, r3, #4
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d02e      	beq.n	800eb0e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	699b      	ldr	r3, [r3, #24]
 800eab4:	693a      	ldr	r2, [r7, #16]
 800eab6:	4413      	add	r3, r2
 800eab8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eaba:	68ba      	ldr	r2, [r7, #8]
 800eabc:	693b      	ldr	r3, [r7, #16]
 800eabe:	429a      	cmp	r2, r3
 800eac0:	d90e      	bls.n	800eae0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	68ba      	ldr	r2, [r7, #8]
 800eac6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	68fa      	ldr	r2, [r7, #12]
 800eacc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eace:	4b19      	ldr	r3, [pc, #100]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800ead0:	681a      	ldr	r2, [r3, #0]
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	3304      	adds	r3, #4
 800ead6:	4619      	mov	r1, r3
 800ead8:	4610      	mov	r0, r2
 800eada:	f7fd fcb4 	bl	800c446 <vListInsert>
 800eade:	e016      	b.n	800eb0e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eae0:	2300      	movs	r3, #0
 800eae2:	9300      	str	r3, [sp, #0]
 800eae4:	2300      	movs	r3, #0
 800eae6:	693a      	ldr	r2, [r7, #16]
 800eae8:	2100      	movs	r1, #0
 800eaea:	68f8      	ldr	r0, [r7, #12]
 800eaec:	f7ff fd60 	bl	800e5b0 <xTimerGenericCommand>
 800eaf0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d10a      	bne.n	800eb0e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800eaf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eafc:	f383 8811 	msr	BASEPRI, r3
 800eb00:	f3bf 8f6f 	isb	sy
 800eb04:	f3bf 8f4f 	dsb	sy
 800eb08:	603b      	str	r3, [r7, #0]
}
 800eb0a:	bf00      	nop
 800eb0c:	e7fe      	b.n	800eb0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eb0e:	4b09      	ldr	r3, [pc, #36]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d1b1      	bne.n	800ea7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eb18:	4b06      	ldr	r3, [pc, #24]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eb1e:	4b06      	ldr	r3, [pc, #24]	; (800eb38 <prvSwitchTimerLists+0xc4>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	4a04      	ldr	r2, [pc, #16]	; (800eb34 <prvSwitchTimerLists+0xc0>)
 800eb24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eb26:	4a04      	ldr	r2, [pc, #16]	; (800eb38 <prvSwitchTimerLists+0xc4>)
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	6013      	str	r3, [r2, #0]
}
 800eb2c:	bf00      	nop
 800eb2e:	3718      	adds	r7, #24
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}
 800eb34:	2400ef10 	.word	0x2400ef10
 800eb38:	2400ef14 	.word	0x2400ef14

0800eb3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b082      	sub	sp, #8
 800eb40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800eb42:	f000 f967 	bl	800ee14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800eb46:	4b15      	ldr	r3, [pc, #84]	; (800eb9c <prvCheckForValidListAndQueue+0x60>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d120      	bne.n	800eb90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800eb4e:	4814      	ldr	r0, [pc, #80]	; (800eba0 <prvCheckForValidListAndQueue+0x64>)
 800eb50:	f7fd fc28 	bl	800c3a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800eb54:	4813      	ldr	r0, [pc, #76]	; (800eba4 <prvCheckForValidListAndQueue+0x68>)
 800eb56:	f7fd fc25 	bl	800c3a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800eb5a:	4b13      	ldr	r3, [pc, #76]	; (800eba8 <prvCheckForValidListAndQueue+0x6c>)
 800eb5c:	4a10      	ldr	r2, [pc, #64]	; (800eba0 <prvCheckForValidListAndQueue+0x64>)
 800eb5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800eb60:	4b12      	ldr	r3, [pc, #72]	; (800ebac <prvCheckForValidListAndQueue+0x70>)
 800eb62:	4a10      	ldr	r2, [pc, #64]	; (800eba4 <prvCheckForValidListAndQueue+0x68>)
 800eb64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800eb66:	2300      	movs	r3, #0
 800eb68:	9300      	str	r3, [sp, #0]
 800eb6a:	4b11      	ldr	r3, [pc, #68]	; (800ebb0 <prvCheckForValidListAndQueue+0x74>)
 800eb6c:	4a11      	ldr	r2, [pc, #68]	; (800ebb4 <prvCheckForValidListAndQueue+0x78>)
 800eb6e:	2110      	movs	r1, #16
 800eb70:	200a      	movs	r0, #10
 800eb72:	f7fd fd33 	bl	800c5dc <xQueueGenericCreateStatic>
 800eb76:	4603      	mov	r3, r0
 800eb78:	4a08      	ldr	r2, [pc, #32]	; (800eb9c <prvCheckForValidListAndQueue+0x60>)
 800eb7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800eb7c:	4b07      	ldr	r3, [pc, #28]	; (800eb9c <prvCheckForValidListAndQueue+0x60>)
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d005      	beq.n	800eb90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800eb84:	4b05      	ldr	r3, [pc, #20]	; (800eb9c <prvCheckForValidListAndQueue+0x60>)
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	490b      	ldr	r1, [pc, #44]	; (800ebb8 <prvCheckForValidListAndQueue+0x7c>)
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f7fe fc44 	bl	800d418 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eb90:	f000 f970 	bl	800ee74 <vPortExitCritical>
}
 800eb94:	bf00      	nop
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
 800eb9a:	bf00      	nop
 800eb9c:	2400ef18 	.word	0x2400ef18
 800eba0:	2400eee8 	.word	0x2400eee8
 800eba4:	2400eefc 	.word	0x2400eefc
 800eba8:	2400ef10 	.word	0x2400ef10
 800ebac:	2400ef14 	.word	0x2400ef14
 800ebb0:	2400efc4 	.word	0x2400efc4
 800ebb4:	2400ef24 	.word	0x2400ef24
 800ebb8:	0801080c 	.word	0x0801080c

0800ebbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ebbc:	b480      	push	{r7}
 800ebbe:	b085      	sub	sp, #20
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	60f8      	str	r0, [r7, #12]
 800ebc4:	60b9      	str	r1, [r7, #8]
 800ebc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	3b04      	subs	r3, #4
 800ebcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ebd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	3b04      	subs	r3, #4
 800ebda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	f023 0201 	bic.w	r2, r3, #1
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	3b04      	subs	r3, #4
 800ebea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ebec:	4a0c      	ldr	r2, [pc, #48]	; (800ec20 <pxPortInitialiseStack+0x64>)
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	3b14      	subs	r3, #20
 800ebf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ebf8:	687a      	ldr	r2, [r7, #4]
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	3b04      	subs	r3, #4
 800ec02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	f06f 0202 	mvn.w	r2, #2
 800ec0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	3b20      	subs	r3, #32
 800ec10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec12:	68fb      	ldr	r3, [r7, #12]
}
 800ec14:	4618      	mov	r0, r3
 800ec16:	3714      	adds	r7, #20
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1e:	4770      	bx	lr
 800ec20:	0800ec25 	.word	0x0800ec25

0800ec24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec24:	b480      	push	{r7}
 800ec26:	b085      	sub	sp, #20
 800ec28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec2e:	4b12      	ldr	r3, [pc, #72]	; (800ec78 <prvTaskExitError+0x54>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec36:	d00a      	beq.n	800ec4e <prvTaskExitError+0x2a>
	__asm volatile
 800ec38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec3c:	f383 8811 	msr	BASEPRI, r3
 800ec40:	f3bf 8f6f 	isb	sy
 800ec44:	f3bf 8f4f 	dsb	sy
 800ec48:	60fb      	str	r3, [r7, #12]
}
 800ec4a:	bf00      	nop
 800ec4c:	e7fe      	b.n	800ec4c <prvTaskExitError+0x28>
	__asm volatile
 800ec4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec52:	f383 8811 	msr	BASEPRI, r3
 800ec56:	f3bf 8f6f 	isb	sy
 800ec5a:	f3bf 8f4f 	dsb	sy
 800ec5e:	60bb      	str	r3, [r7, #8]
}
 800ec60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ec62:	bf00      	nop
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d0fc      	beq.n	800ec64 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ec6a:	bf00      	nop
 800ec6c:	bf00      	nop
 800ec6e:	3714      	adds	r7, #20
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr
 800ec78:	24000014 	.word	0x24000014
 800ec7c:	00000000 	.word	0x00000000

0800ec80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ec80:	4b07      	ldr	r3, [pc, #28]	; (800eca0 <pxCurrentTCBConst2>)
 800ec82:	6819      	ldr	r1, [r3, #0]
 800ec84:	6808      	ldr	r0, [r1, #0]
 800ec86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec8a:	f380 8809 	msr	PSP, r0
 800ec8e:	f3bf 8f6f 	isb	sy
 800ec92:	f04f 0000 	mov.w	r0, #0
 800ec96:	f380 8811 	msr	BASEPRI, r0
 800ec9a:	4770      	bx	lr
 800ec9c:	f3af 8000 	nop.w

0800eca0 <pxCurrentTCBConst2>:
 800eca0:	2400e9e8 	.word	0x2400e9e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800eca4:	bf00      	nop
 800eca6:	bf00      	nop

0800eca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800eca8:	4808      	ldr	r0, [pc, #32]	; (800eccc <prvPortStartFirstTask+0x24>)
 800ecaa:	6800      	ldr	r0, [r0, #0]
 800ecac:	6800      	ldr	r0, [r0, #0]
 800ecae:	f380 8808 	msr	MSP, r0
 800ecb2:	f04f 0000 	mov.w	r0, #0
 800ecb6:	f380 8814 	msr	CONTROL, r0
 800ecba:	b662      	cpsie	i
 800ecbc:	b661      	cpsie	f
 800ecbe:	f3bf 8f4f 	dsb	sy
 800ecc2:	f3bf 8f6f 	isb	sy
 800ecc6:	df00      	svc	0
 800ecc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ecca:	bf00      	nop
 800eccc:	e000ed08 	.word	0xe000ed08

0800ecd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b086      	sub	sp, #24
 800ecd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ecd6:	4b46      	ldr	r3, [pc, #280]	; (800edf0 <xPortStartScheduler+0x120>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	4a46      	ldr	r2, [pc, #280]	; (800edf4 <xPortStartScheduler+0x124>)
 800ecdc:	4293      	cmp	r3, r2
 800ecde:	d10a      	bne.n	800ecf6 <xPortStartScheduler+0x26>
	__asm volatile
 800ece0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ece4:	f383 8811 	msr	BASEPRI, r3
 800ece8:	f3bf 8f6f 	isb	sy
 800ecec:	f3bf 8f4f 	dsb	sy
 800ecf0:	613b      	str	r3, [r7, #16]
}
 800ecf2:	bf00      	nop
 800ecf4:	e7fe      	b.n	800ecf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ecf6:	4b3e      	ldr	r3, [pc, #248]	; (800edf0 <xPortStartScheduler+0x120>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a3f      	ldr	r2, [pc, #252]	; (800edf8 <xPortStartScheduler+0x128>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d10a      	bne.n	800ed16 <xPortStartScheduler+0x46>
	__asm volatile
 800ed00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	60fb      	str	r3, [r7, #12]
}
 800ed12:	bf00      	nop
 800ed14:	e7fe      	b.n	800ed14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed16:	4b39      	ldr	r3, [pc, #228]	; (800edfc <xPortStartScheduler+0x12c>)
 800ed18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	781b      	ldrb	r3, [r3, #0]
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	22ff      	movs	r2, #255	; 0xff
 800ed26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	b2db      	uxtb	r3, r3
 800ed2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed30:	78fb      	ldrb	r3, [r7, #3]
 800ed32:	b2db      	uxtb	r3, r3
 800ed34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ed38:	b2da      	uxtb	r2, r3
 800ed3a:	4b31      	ldr	r3, [pc, #196]	; (800ee00 <xPortStartScheduler+0x130>)
 800ed3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ed3e:	4b31      	ldr	r3, [pc, #196]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed40:	2207      	movs	r2, #7
 800ed42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed44:	e009      	b.n	800ed5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ed46:	4b2f      	ldr	r3, [pc, #188]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	3b01      	subs	r3, #1
 800ed4c:	4a2d      	ldr	r2, [pc, #180]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ed50:	78fb      	ldrb	r3, [r7, #3]
 800ed52:	b2db      	uxtb	r3, r3
 800ed54:	005b      	lsls	r3, r3, #1
 800ed56:	b2db      	uxtb	r3, r3
 800ed58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed5a:	78fb      	ldrb	r3, [r7, #3]
 800ed5c:	b2db      	uxtb	r3, r3
 800ed5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed62:	2b80      	cmp	r3, #128	; 0x80
 800ed64:	d0ef      	beq.n	800ed46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ed66:	4b27      	ldr	r3, [pc, #156]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f1c3 0307 	rsb	r3, r3, #7
 800ed6e:	2b04      	cmp	r3, #4
 800ed70:	d00a      	beq.n	800ed88 <xPortStartScheduler+0xb8>
	__asm volatile
 800ed72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed76:	f383 8811 	msr	BASEPRI, r3
 800ed7a:	f3bf 8f6f 	isb	sy
 800ed7e:	f3bf 8f4f 	dsb	sy
 800ed82:	60bb      	str	r3, [r7, #8]
}
 800ed84:	bf00      	nop
 800ed86:	e7fe      	b.n	800ed86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ed88:	4b1e      	ldr	r3, [pc, #120]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	021b      	lsls	r3, r3, #8
 800ed8e:	4a1d      	ldr	r2, [pc, #116]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ed92:	4b1c      	ldr	r3, [pc, #112]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ed9a:	4a1a      	ldr	r2, [pc, #104]	; (800ee04 <xPortStartScheduler+0x134>)
 800ed9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	b2da      	uxtb	r2, r3
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eda6:	4b18      	ldr	r3, [pc, #96]	; (800ee08 <xPortStartScheduler+0x138>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	4a17      	ldr	r2, [pc, #92]	; (800ee08 <xPortStartScheduler+0x138>)
 800edac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800edb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800edb2:	4b15      	ldr	r3, [pc, #84]	; (800ee08 <xPortStartScheduler+0x138>)
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	4a14      	ldr	r2, [pc, #80]	; (800ee08 <xPortStartScheduler+0x138>)
 800edb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800edbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800edbe:	f000 f8dd 	bl	800ef7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800edc2:	4b12      	ldr	r3, [pc, #72]	; (800ee0c <xPortStartScheduler+0x13c>)
 800edc4:	2200      	movs	r2, #0
 800edc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800edc8:	f000 f8fc 	bl	800efc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800edcc:	4b10      	ldr	r3, [pc, #64]	; (800ee10 <xPortStartScheduler+0x140>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	4a0f      	ldr	r2, [pc, #60]	; (800ee10 <xPortStartScheduler+0x140>)
 800edd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800edd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800edd8:	f7ff ff66 	bl	800eca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eddc:	f7fe ff56 	bl	800dc8c <vTaskSwitchContext>
	prvTaskExitError();
 800ede0:	f7ff ff20 	bl	800ec24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ede4:	2300      	movs	r3, #0
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3718      	adds	r7, #24
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	e000ed00 	.word	0xe000ed00
 800edf4:	410fc271 	.word	0x410fc271
 800edf8:	410fc270 	.word	0x410fc270
 800edfc:	e000e400 	.word	0xe000e400
 800ee00:	2400f014 	.word	0x2400f014
 800ee04:	2400f018 	.word	0x2400f018
 800ee08:	e000ed20 	.word	0xe000ed20
 800ee0c:	24000014 	.word	0x24000014
 800ee10:	e000ef34 	.word	0xe000ef34

0800ee14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee14:	b480      	push	{r7}
 800ee16:	b083      	sub	sp, #12
 800ee18:	af00      	add	r7, sp, #0
	__asm volatile
 800ee1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1e:	f383 8811 	msr	BASEPRI, r3
 800ee22:	f3bf 8f6f 	isb	sy
 800ee26:	f3bf 8f4f 	dsb	sy
 800ee2a:	607b      	str	r3, [r7, #4]
}
 800ee2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee2e:	4b0f      	ldr	r3, [pc, #60]	; (800ee6c <vPortEnterCritical+0x58>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	3301      	adds	r3, #1
 800ee34:	4a0d      	ldr	r2, [pc, #52]	; (800ee6c <vPortEnterCritical+0x58>)
 800ee36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee38:	4b0c      	ldr	r3, [pc, #48]	; (800ee6c <vPortEnterCritical+0x58>)
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d10f      	bne.n	800ee60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ee40:	4b0b      	ldr	r3, [pc, #44]	; (800ee70 <vPortEnterCritical+0x5c>)
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	b2db      	uxtb	r3, r3
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d00a      	beq.n	800ee60 <vPortEnterCritical+0x4c>
	__asm volatile
 800ee4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee4e:	f383 8811 	msr	BASEPRI, r3
 800ee52:	f3bf 8f6f 	isb	sy
 800ee56:	f3bf 8f4f 	dsb	sy
 800ee5a:	603b      	str	r3, [r7, #0]
}
 800ee5c:	bf00      	nop
 800ee5e:	e7fe      	b.n	800ee5e <vPortEnterCritical+0x4a>
	}
}
 800ee60:	bf00      	nop
 800ee62:	370c      	adds	r7, #12
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr
 800ee6c:	24000014 	.word	0x24000014
 800ee70:	e000ed04 	.word	0xe000ed04

0800ee74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ee74:	b480      	push	{r7}
 800ee76:	b083      	sub	sp, #12
 800ee78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ee7a:	4b12      	ldr	r3, [pc, #72]	; (800eec4 <vPortExitCritical+0x50>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d10a      	bne.n	800ee98 <vPortExitCritical+0x24>
	__asm volatile
 800ee82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee86:	f383 8811 	msr	BASEPRI, r3
 800ee8a:	f3bf 8f6f 	isb	sy
 800ee8e:	f3bf 8f4f 	dsb	sy
 800ee92:	607b      	str	r3, [r7, #4]
}
 800ee94:	bf00      	nop
 800ee96:	e7fe      	b.n	800ee96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ee98:	4b0a      	ldr	r3, [pc, #40]	; (800eec4 <vPortExitCritical+0x50>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	3b01      	subs	r3, #1
 800ee9e:	4a09      	ldr	r2, [pc, #36]	; (800eec4 <vPortExitCritical+0x50>)
 800eea0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eea2:	4b08      	ldr	r3, [pc, #32]	; (800eec4 <vPortExitCritical+0x50>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d105      	bne.n	800eeb6 <vPortExitCritical+0x42>
 800eeaa:	2300      	movs	r3, #0
 800eeac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	f383 8811 	msr	BASEPRI, r3
}
 800eeb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800eeb6:	bf00      	nop
 800eeb8:	370c      	adds	r7, #12
 800eeba:	46bd      	mov	sp, r7
 800eebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec0:	4770      	bx	lr
 800eec2:	bf00      	nop
 800eec4:	24000014 	.word	0x24000014
	...

0800eed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eed0:	f3ef 8009 	mrs	r0, PSP
 800eed4:	f3bf 8f6f 	isb	sy
 800eed8:	4b15      	ldr	r3, [pc, #84]	; (800ef30 <pxCurrentTCBConst>)
 800eeda:	681a      	ldr	r2, [r3, #0]
 800eedc:	f01e 0f10 	tst.w	lr, #16
 800eee0:	bf08      	it	eq
 800eee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeea:	6010      	str	r0, [r2, #0]
 800eeec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800eef0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800eef4:	f380 8811 	msr	BASEPRI, r0
 800eef8:	f3bf 8f4f 	dsb	sy
 800eefc:	f3bf 8f6f 	isb	sy
 800ef00:	f7fe fec4 	bl	800dc8c <vTaskSwitchContext>
 800ef04:	f04f 0000 	mov.w	r0, #0
 800ef08:	f380 8811 	msr	BASEPRI, r0
 800ef0c:	bc09      	pop	{r0, r3}
 800ef0e:	6819      	ldr	r1, [r3, #0]
 800ef10:	6808      	ldr	r0, [r1, #0]
 800ef12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef16:	f01e 0f10 	tst.w	lr, #16
 800ef1a:	bf08      	it	eq
 800ef1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef20:	f380 8809 	msr	PSP, r0
 800ef24:	f3bf 8f6f 	isb	sy
 800ef28:	4770      	bx	lr
 800ef2a:	bf00      	nop
 800ef2c:	f3af 8000 	nop.w

0800ef30 <pxCurrentTCBConst>:
 800ef30:	2400e9e8 	.word	0x2400e9e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef34:	bf00      	nop
 800ef36:	bf00      	nop

0800ef38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b082      	sub	sp, #8
 800ef3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef42:	f383 8811 	msr	BASEPRI, r3
 800ef46:	f3bf 8f6f 	isb	sy
 800ef4a:	f3bf 8f4f 	dsb	sy
 800ef4e:	607b      	str	r3, [r7, #4]
}
 800ef50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef52:	f7fe fde1 	bl	800db18 <xTaskIncrementTick>
 800ef56:	4603      	mov	r3, r0
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d003      	beq.n	800ef64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef5c:	4b06      	ldr	r3, [pc, #24]	; (800ef78 <xPortSysTickHandler+0x40>)
 800ef5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef62:	601a      	str	r2, [r3, #0]
 800ef64:	2300      	movs	r3, #0
 800ef66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	f383 8811 	msr	BASEPRI, r3
}
 800ef6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ef70:	bf00      	nop
 800ef72:	3708      	adds	r7, #8
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	e000ed04 	.word	0xe000ed04

0800ef7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ef80:	4b0b      	ldr	r3, [pc, #44]	; (800efb0 <vPortSetupTimerInterrupt+0x34>)
 800ef82:	2200      	movs	r2, #0
 800ef84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ef86:	4b0b      	ldr	r3, [pc, #44]	; (800efb4 <vPortSetupTimerInterrupt+0x38>)
 800ef88:	2200      	movs	r2, #0
 800ef8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ef8c:	4b0a      	ldr	r3, [pc, #40]	; (800efb8 <vPortSetupTimerInterrupt+0x3c>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	4a0a      	ldr	r2, [pc, #40]	; (800efbc <vPortSetupTimerInterrupt+0x40>)
 800ef92:	fba2 2303 	umull	r2, r3, r2, r3
 800ef96:	099b      	lsrs	r3, r3, #6
 800ef98:	4a09      	ldr	r2, [pc, #36]	; (800efc0 <vPortSetupTimerInterrupt+0x44>)
 800ef9a:	3b01      	subs	r3, #1
 800ef9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ef9e:	4b04      	ldr	r3, [pc, #16]	; (800efb0 <vPortSetupTimerInterrupt+0x34>)
 800efa0:	2207      	movs	r2, #7
 800efa2:	601a      	str	r2, [r3, #0]
}
 800efa4:	bf00      	nop
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr
 800efae:	bf00      	nop
 800efb0:	e000e010 	.word	0xe000e010
 800efb4:	e000e018 	.word	0xe000e018
 800efb8:	24000004 	.word	0x24000004
 800efbc:	10624dd3 	.word	0x10624dd3
 800efc0:	e000e014 	.word	0xe000e014

0800efc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800efc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800efd4 <vPortEnableVFP+0x10>
 800efc8:	6801      	ldr	r1, [r0, #0]
 800efca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800efce:	6001      	str	r1, [r0, #0]
 800efd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800efd2:	bf00      	nop
 800efd4:	e000ed88 	.word	0xe000ed88

0800efd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800efd8:	b480      	push	{r7}
 800efda:	b085      	sub	sp, #20
 800efdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800efde:	f3ef 8305 	mrs	r3, IPSR
 800efe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2b0f      	cmp	r3, #15
 800efe8:	d914      	bls.n	800f014 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800efea:	4a17      	ldr	r2, [pc, #92]	; (800f048 <vPortValidateInterruptPriority+0x70>)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	4413      	add	r3, r2
 800eff0:	781b      	ldrb	r3, [r3, #0]
 800eff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800eff4:	4b15      	ldr	r3, [pc, #84]	; (800f04c <vPortValidateInterruptPriority+0x74>)
 800eff6:	781b      	ldrb	r3, [r3, #0]
 800eff8:	7afa      	ldrb	r2, [r7, #11]
 800effa:	429a      	cmp	r2, r3
 800effc:	d20a      	bcs.n	800f014 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800effe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f002:	f383 8811 	msr	BASEPRI, r3
 800f006:	f3bf 8f6f 	isb	sy
 800f00a:	f3bf 8f4f 	dsb	sy
 800f00e:	607b      	str	r3, [r7, #4]
}
 800f010:	bf00      	nop
 800f012:	e7fe      	b.n	800f012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f014:	4b0e      	ldr	r3, [pc, #56]	; (800f050 <vPortValidateInterruptPriority+0x78>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f01c:	4b0d      	ldr	r3, [pc, #52]	; (800f054 <vPortValidateInterruptPriority+0x7c>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	429a      	cmp	r2, r3
 800f022:	d90a      	bls.n	800f03a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f028:	f383 8811 	msr	BASEPRI, r3
 800f02c:	f3bf 8f6f 	isb	sy
 800f030:	f3bf 8f4f 	dsb	sy
 800f034:	603b      	str	r3, [r7, #0]
}
 800f036:	bf00      	nop
 800f038:	e7fe      	b.n	800f038 <vPortValidateInterruptPriority+0x60>
	}
 800f03a:	bf00      	nop
 800f03c:	3714      	adds	r7, #20
 800f03e:	46bd      	mov	sp, r7
 800f040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f044:	4770      	bx	lr
 800f046:	bf00      	nop
 800f048:	e000e3f0 	.word	0xe000e3f0
 800f04c:	2400f014 	.word	0x2400f014
 800f050:	e000ed0c 	.word	0xe000ed0c
 800f054:	2400f018 	.word	0x2400f018

0800f058 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b08a      	sub	sp, #40	; 0x28
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f060:	2300      	movs	r3, #0
 800f062:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f064:	f7fe fc9c 	bl	800d9a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f068:	4b5b      	ldr	r3, [pc, #364]	; (800f1d8 <pvPortMalloc+0x180>)
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d101      	bne.n	800f074 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f070:	f000 f920 	bl	800f2b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f074:	4b59      	ldr	r3, [pc, #356]	; (800f1dc <pvPortMalloc+0x184>)
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	4013      	ands	r3, r2
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	f040 8093 	bne.w	800f1a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d01d      	beq.n	800f0c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f088:	2208      	movs	r2, #8
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	4413      	add	r3, r2
 800f08e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f003 0307 	and.w	r3, r3, #7
 800f096:	2b00      	cmp	r3, #0
 800f098:	d014      	beq.n	800f0c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	f023 0307 	bic.w	r3, r3, #7
 800f0a0:	3308      	adds	r3, #8
 800f0a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	f003 0307 	and.w	r3, r3, #7
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d00a      	beq.n	800f0c4 <pvPortMalloc+0x6c>
	__asm volatile
 800f0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0b2:	f383 8811 	msr	BASEPRI, r3
 800f0b6:	f3bf 8f6f 	isb	sy
 800f0ba:	f3bf 8f4f 	dsb	sy
 800f0be:	617b      	str	r3, [r7, #20]
}
 800f0c0:	bf00      	nop
 800f0c2:	e7fe      	b.n	800f0c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d06e      	beq.n	800f1a8 <pvPortMalloc+0x150>
 800f0ca:	4b45      	ldr	r3, [pc, #276]	; (800f1e0 <pvPortMalloc+0x188>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	687a      	ldr	r2, [r7, #4]
 800f0d0:	429a      	cmp	r2, r3
 800f0d2:	d869      	bhi.n	800f1a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f0d4:	4b43      	ldr	r3, [pc, #268]	; (800f1e4 <pvPortMalloc+0x18c>)
 800f0d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f0d8:	4b42      	ldr	r3, [pc, #264]	; (800f1e4 <pvPortMalloc+0x18c>)
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0de:	e004      	b.n	800f0ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	687a      	ldr	r2, [r7, #4]
 800f0f0:	429a      	cmp	r2, r3
 800f0f2:	d903      	bls.n	800f0fc <pvPortMalloc+0xa4>
 800f0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d1f1      	bne.n	800f0e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f0fc:	4b36      	ldr	r3, [pc, #216]	; (800f1d8 <pvPortMalloc+0x180>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f102:	429a      	cmp	r2, r3
 800f104:	d050      	beq.n	800f1a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f106:	6a3b      	ldr	r3, [r7, #32]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	2208      	movs	r2, #8
 800f10c:	4413      	add	r3, r2
 800f10e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f112:	681a      	ldr	r2, [r3, #0]
 800f114:	6a3b      	ldr	r3, [r7, #32]
 800f116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11a:	685a      	ldr	r2, [r3, #4]
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	1ad2      	subs	r2, r2, r3
 800f120:	2308      	movs	r3, #8
 800f122:	005b      	lsls	r3, r3, #1
 800f124:	429a      	cmp	r2, r3
 800f126:	d91f      	bls.n	800f168 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	4413      	add	r3, r2
 800f12e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f130:	69bb      	ldr	r3, [r7, #24]
 800f132:	f003 0307 	and.w	r3, r3, #7
 800f136:	2b00      	cmp	r3, #0
 800f138:	d00a      	beq.n	800f150 <pvPortMalloc+0xf8>
	__asm volatile
 800f13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f13e:	f383 8811 	msr	BASEPRI, r3
 800f142:	f3bf 8f6f 	isb	sy
 800f146:	f3bf 8f4f 	dsb	sy
 800f14a:	613b      	str	r3, [r7, #16]
}
 800f14c:	bf00      	nop
 800f14e:	e7fe      	b.n	800f14e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f152:	685a      	ldr	r2, [r3, #4]
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	1ad2      	subs	r2, r2, r3
 800f158:	69bb      	ldr	r3, [r7, #24]
 800f15a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f15e:	687a      	ldr	r2, [r7, #4]
 800f160:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f162:	69b8      	ldr	r0, [r7, #24]
 800f164:	f000 f908 	bl	800f378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f168:	4b1d      	ldr	r3, [pc, #116]	; (800f1e0 <pvPortMalloc+0x188>)
 800f16a:	681a      	ldr	r2, [r3, #0]
 800f16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f16e:	685b      	ldr	r3, [r3, #4]
 800f170:	1ad3      	subs	r3, r2, r3
 800f172:	4a1b      	ldr	r2, [pc, #108]	; (800f1e0 <pvPortMalloc+0x188>)
 800f174:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f176:	4b1a      	ldr	r3, [pc, #104]	; (800f1e0 <pvPortMalloc+0x188>)
 800f178:	681a      	ldr	r2, [r3, #0]
 800f17a:	4b1b      	ldr	r3, [pc, #108]	; (800f1e8 <pvPortMalloc+0x190>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	429a      	cmp	r2, r3
 800f180:	d203      	bcs.n	800f18a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f182:	4b17      	ldr	r3, [pc, #92]	; (800f1e0 <pvPortMalloc+0x188>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	4a18      	ldr	r2, [pc, #96]	; (800f1e8 <pvPortMalloc+0x190>)
 800f188:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f18c:	685a      	ldr	r2, [r3, #4]
 800f18e:	4b13      	ldr	r3, [pc, #76]	; (800f1dc <pvPortMalloc+0x184>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	431a      	orrs	r2, r3
 800f194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f196:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19a:	2200      	movs	r2, #0
 800f19c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f19e:	4b13      	ldr	r3, [pc, #76]	; (800f1ec <pvPortMalloc+0x194>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	3301      	adds	r3, #1
 800f1a4:	4a11      	ldr	r2, [pc, #68]	; (800f1ec <pvPortMalloc+0x194>)
 800f1a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f1a8:	f7fe fc08 	bl	800d9bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1ac:	69fb      	ldr	r3, [r7, #28]
 800f1ae:	f003 0307 	and.w	r3, r3, #7
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d00a      	beq.n	800f1cc <pvPortMalloc+0x174>
	__asm volatile
 800f1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ba:	f383 8811 	msr	BASEPRI, r3
 800f1be:	f3bf 8f6f 	isb	sy
 800f1c2:	f3bf 8f4f 	dsb	sy
 800f1c6:	60fb      	str	r3, [r7, #12]
}
 800f1c8:	bf00      	nop
 800f1ca:	e7fe      	b.n	800f1ca <pvPortMalloc+0x172>
	return pvReturn;
 800f1cc:	69fb      	ldr	r3, [r7, #28]
}
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	3728      	adds	r7, #40	; 0x28
 800f1d2:	46bd      	mov	sp, r7
 800f1d4:	bd80      	pop	{r7, pc}
 800f1d6:	bf00      	nop
 800f1d8:	24012c24 	.word	0x24012c24
 800f1dc:	24012c38 	.word	0x24012c38
 800f1e0:	24012c28 	.word	0x24012c28
 800f1e4:	24012c1c 	.word	0x24012c1c
 800f1e8:	24012c2c 	.word	0x24012c2c
 800f1ec:	24012c30 	.word	0x24012c30

0800f1f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b086      	sub	sp, #24
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d04d      	beq.n	800f29e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f202:	2308      	movs	r3, #8
 800f204:	425b      	negs	r3, r3
 800f206:	697a      	ldr	r2, [r7, #20]
 800f208:	4413      	add	r3, r2
 800f20a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	685a      	ldr	r2, [r3, #4]
 800f214:	4b24      	ldr	r3, [pc, #144]	; (800f2a8 <vPortFree+0xb8>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	4013      	ands	r3, r2
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d10a      	bne.n	800f234 <vPortFree+0x44>
	__asm volatile
 800f21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f222:	f383 8811 	msr	BASEPRI, r3
 800f226:	f3bf 8f6f 	isb	sy
 800f22a:	f3bf 8f4f 	dsb	sy
 800f22e:	60fb      	str	r3, [r7, #12]
}
 800f230:	bf00      	nop
 800f232:	e7fe      	b.n	800f232 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f234:	693b      	ldr	r3, [r7, #16]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d00a      	beq.n	800f252 <vPortFree+0x62>
	__asm volatile
 800f23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f240:	f383 8811 	msr	BASEPRI, r3
 800f244:	f3bf 8f6f 	isb	sy
 800f248:	f3bf 8f4f 	dsb	sy
 800f24c:	60bb      	str	r3, [r7, #8]
}
 800f24e:	bf00      	nop
 800f250:	e7fe      	b.n	800f250 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f252:	693b      	ldr	r3, [r7, #16]
 800f254:	685a      	ldr	r2, [r3, #4]
 800f256:	4b14      	ldr	r3, [pc, #80]	; (800f2a8 <vPortFree+0xb8>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	4013      	ands	r3, r2
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d01e      	beq.n	800f29e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d11a      	bne.n	800f29e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f268:	693b      	ldr	r3, [r7, #16]
 800f26a:	685a      	ldr	r2, [r3, #4]
 800f26c:	4b0e      	ldr	r3, [pc, #56]	; (800f2a8 <vPortFree+0xb8>)
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	43db      	mvns	r3, r3
 800f272:	401a      	ands	r2, r3
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f278:	f7fe fb92 	bl	800d9a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f27c:	693b      	ldr	r3, [r7, #16]
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	4b0a      	ldr	r3, [pc, #40]	; (800f2ac <vPortFree+0xbc>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	4413      	add	r3, r2
 800f286:	4a09      	ldr	r2, [pc, #36]	; (800f2ac <vPortFree+0xbc>)
 800f288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f28a:	6938      	ldr	r0, [r7, #16]
 800f28c:	f000 f874 	bl	800f378 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f290:	4b07      	ldr	r3, [pc, #28]	; (800f2b0 <vPortFree+0xc0>)
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	3301      	adds	r3, #1
 800f296:	4a06      	ldr	r2, [pc, #24]	; (800f2b0 <vPortFree+0xc0>)
 800f298:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f29a:	f7fe fb8f 	bl	800d9bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f29e:	bf00      	nop
 800f2a0:	3718      	adds	r7, #24
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
 800f2a6:	bf00      	nop
 800f2a8:	24012c38 	.word	0x24012c38
 800f2ac:	24012c28 	.word	0x24012c28
 800f2b0:	24012c34 	.word	0x24012c34

0800f2b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b085      	sub	sp, #20
 800f2b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f2ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f2be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f2c0:	4b27      	ldr	r3, [pc, #156]	; (800f360 <prvHeapInit+0xac>)
 800f2c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	f003 0307 	and.w	r3, r3, #7
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d00c      	beq.n	800f2e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	3307      	adds	r3, #7
 800f2d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	f023 0307 	bic.w	r3, r3, #7
 800f2da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f2dc:	68ba      	ldr	r2, [r7, #8]
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	1ad3      	subs	r3, r2, r3
 800f2e2:	4a1f      	ldr	r2, [pc, #124]	; (800f360 <prvHeapInit+0xac>)
 800f2e4:	4413      	add	r3, r2
 800f2e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f2ec:	4a1d      	ldr	r2, [pc, #116]	; (800f364 <prvHeapInit+0xb0>)
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f2f2:	4b1c      	ldr	r3, [pc, #112]	; (800f364 <prvHeapInit+0xb0>)
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	68ba      	ldr	r2, [r7, #8]
 800f2fc:	4413      	add	r3, r2
 800f2fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f300:	2208      	movs	r2, #8
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	1a9b      	subs	r3, r3, r2
 800f306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	f023 0307 	bic.w	r3, r3, #7
 800f30e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	4a15      	ldr	r2, [pc, #84]	; (800f368 <prvHeapInit+0xb4>)
 800f314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f316:	4b14      	ldr	r3, [pc, #80]	; (800f368 <prvHeapInit+0xb4>)
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	2200      	movs	r2, #0
 800f31c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f31e:	4b12      	ldr	r3, [pc, #72]	; (800f368 <prvHeapInit+0xb4>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2200      	movs	r2, #0
 800f324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	68fa      	ldr	r2, [r7, #12]
 800f32e:	1ad2      	subs	r2, r2, r3
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f334:	4b0c      	ldr	r3, [pc, #48]	; (800f368 <prvHeapInit+0xb4>)
 800f336:	681a      	ldr	r2, [r3, #0]
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	4a0a      	ldr	r2, [pc, #40]	; (800f36c <prvHeapInit+0xb8>)
 800f342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	4a09      	ldr	r2, [pc, #36]	; (800f370 <prvHeapInit+0xbc>)
 800f34a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f34c:	4b09      	ldr	r3, [pc, #36]	; (800f374 <prvHeapInit+0xc0>)
 800f34e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f352:	601a      	str	r2, [r3, #0]
}
 800f354:	bf00      	nop
 800f356:	3714      	adds	r7, #20
 800f358:	46bd      	mov	sp, r7
 800f35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35e:	4770      	bx	lr
 800f360:	2400f01c 	.word	0x2400f01c
 800f364:	24012c1c 	.word	0x24012c1c
 800f368:	24012c24 	.word	0x24012c24
 800f36c:	24012c2c 	.word	0x24012c2c
 800f370:	24012c28 	.word	0x24012c28
 800f374:	24012c38 	.word	0x24012c38

0800f378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f380:	4b28      	ldr	r3, [pc, #160]	; (800f424 <prvInsertBlockIntoFreeList+0xac>)
 800f382:	60fb      	str	r3, [r7, #12]
 800f384:	e002      	b.n	800f38c <prvInsertBlockIntoFreeList+0x14>
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	60fb      	str	r3, [r7, #12]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	429a      	cmp	r2, r3
 800f394:	d8f7      	bhi.n	800f386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	685b      	ldr	r3, [r3, #4]
 800f39e:	68ba      	ldr	r2, [r7, #8]
 800f3a0:	4413      	add	r3, r2
 800f3a2:	687a      	ldr	r2, [r7, #4]
 800f3a4:	429a      	cmp	r2, r3
 800f3a6:	d108      	bne.n	800f3ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	685a      	ldr	r2, [r3, #4]
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	685b      	ldr	r3, [r3, #4]
 800f3b0:	441a      	add	r2, r3
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	685b      	ldr	r3, [r3, #4]
 800f3c2:	68ba      	ldr	r2, [r7, #8]
 800f3c4:	441a      	add	r2, r3
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d118      	bne.n	800f400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	681a      	ldr	r2, [r3, #0]
 800f3d2:	4b15      	ldr	r3, [pc, #84]	; (800f428 <prvInsertBlockIntoFreeList+0xb0>)
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	429a      	cmp	r2, r3
 800f3d8:	d00d      	beq.n	800f3f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	685a      	ldr	r2, [r3, #4]
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	685b      	ldr	r3, [r3, #4]
 800f3e4:	441a      	add	r2, r3
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	681a      	ldr	r2, [r3, #0]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	601a      	str	r2, [r3, #0]
 800f3f4:	e008      	b.n	800f408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f3f6:	4b0c      	ldr	r3, [pc, #48]	; (800f428 <prvInsertBlockIntoFreeList+0xb0>)
 800f3f8:	681a      	ldr	r2, [r3, #0]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	601a      	str	r2, [r3, #0]
 800f3fe:	e003      	b.n	800f408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	681a      	ldr	r2, [r3, #0]
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f408:	68fa      	ldr	r2, [r7, #12]
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	429a      	cmp	r2, r3
 800f40e:	d002      	beq.n	800f416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	687a      	ldr	r2, [r7, #4]
 800f414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f416:	bf00      	nop
 800f418:	3714      	adds	r7, #20
 800f41a:	46bd      	mov	sp, r7
 800f41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f420:	4770      	bx	lr
 800f422:	bf00      	nop
 800f424:	24012c1c 	.word	0x24012c1c
 800f428:	24012c24 	.word	0x24012c24

0800f42c <arm_max_f32>:
 800f42c:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 800f430:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f432:	4607      	mov	r7, r0
 800f434:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800f438:	ecf7 7a01 	vldmia	r7!, {s15}
 800f43c:	d05c      	beq.n	800f4f8 <arm_max_f32+0xcc>
 800f43e:	2400      	movs	r4, #0
 800f440:	3014      	adds	r0, #20
 800f442:	ea4f 068e 	mov.w	r6, lr, lsl #2
 800f446:	4625      	mov	r5, r4
 800f448:	ed10 7a04 	vldr	s14, [r0, #-16]
 800f44c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f454:	d502      	bpl.n	800f45c <arm_max_f32+0x30>
 800f456:	eef0 7a47 	vmov.f32	s15, s14
 800f45a:	1c65      	adds	r5, r4, #1
 800f45c:	ed10 7a03 	vldr	s14, [r0, #-12]
 800f460:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f468:	d502      	bpl.n	800f470 <arm_max_f32+0x44>
 800f46a:	eef0 7a47 	vmov.f32	s15, s14
 800f46e:	1ca5      	adds	r5, r4, #2
 800f470:	ed10 7a02 	vldr	s14, [r0, #-8]
 800f474:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f47c:	d502      	bpl.n	800f484 <arm_max_f32+0x58>
 800f47e:	eef0 7a47 	vmov.f32	s15, s14
 800f482:	1ce5      	adds	r5, r4, #3
 800f484:	ed10 7a01 	vldr	s14, [r0, #-4]
 800f488:	3404      	adds	r4, #4
 800f48a:	3010      	adds	r0, #16
 800f48c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f494:	d502      	bpl.n	800f49c <arm_max_f32+0x70>
 800f496:	eef0 7a47 	vmov.f32	s15, s14
 800f49a:	4625      	mov	r5, r4
 800f49c:	42a6      	cmp	r6, r4
 800f49e:	d1d3      	bne.n	800f448 <arm_max_f32+0x1c>
 800f4a0:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800f4a4:	f01c 0003 	ands.w	r0, ip, #3
 800f4a8:	d01e      	beq.n	800f4e8 <arm_max_f32+0xbc>
 800f4aa:	ed97 7a00 	vldr	s14, [r7]
 800f4ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4b6:	dc1b      	bgt.n	800f4f0 <arm_max_f32+0xc4>
 800f4b8:	3801      	subs	r0, #1
 800f4ba:	d015      	beq.n	800f4e8 <arm_max_f32+0xbc>
 800f4bc:	ed97 7a01 	vldr	s14, [r7, #4]
 800f4c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4c8:	d502      	bpl.n	800f4d0 <arm_max_f32+0xa4>
 800f4ca:	eef0 7a47 	vmov.f32	s15, s14
 800f4ce:	1a0d      	subs	r5, r1, r0
 800f4d0:	2801      	cmp	r0, #1
 800f4d2:	d009      	beq.n	800f4e8 <arm_max_f32+0xbc>
 800f4d4:	ed97 7a02 	vldr	s14, [r7, #8]
 800f4d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4e0:	dd02      	ble.n	800f4e8 <arm_max_f32+0xbc>
 800f4e2:	eef0 7a47 	vmov.f32	s15, s14
 800f4e6:	4665      	mov	r5, ip
 800f4e8:	edc2 7a00 	vstr	s15, [r2]
 800f4ec:	601d      	str	r5, [r3, #0]
 800f4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4f0:	eef0 7a47 	vmov.f32	s15, s14
 800f4f4:	1a0d      	subs	r5, r1, r0
 800f4f6:	e7df      	b.n	800f4b8 <arm_max_f32+0x8c>
 800f4f8:	4675      	mov	r5, lr
 800f4fa:	e7d3      	b.n	800f4a4 <arm_max_f32+0x78>

0800f4fc <arm_rfft_32_fast_init_f32>:
 800f4fc:	b180      	cbz	r0, 800f520 <arm_rfft_32_fast_init_f32+0x24>
 800f4fe:	4603      	mov	r3, r0
 800f500:	2220      	movs	r2, #32
 800f502:	2010      	movs	r0, #16
 800f504:	4908      	ldr	r1, [pc, #32]	; (800f528 <arm_rfft_32_fast_init_f32+0x2c>)
 800f506:	b430      	push	{r4, r5}
 800f508:	2514      	movs	r5, #20
 800f50a:	4c08      	ldr	r4, [pc, #32]	; (800f52c <arm_rfft_32_fast_init_f32+0x30>)
 800f50c:	821a      	strh	r2, [r3, #16]
 800f50e:	4a08      	ldr	r2, [pc, #32]	; (800f530 <arm_rfft_32_fast_init_f32+0x34>)
 800f510:	8018      	strh	r0, [r3, #0]
 800f512:	2000      	movs	r0, #0
 800f514:	819d      	strh	r5, [r3, #12]
 800f516:	615a      	str	r2, [r3, #20]
 800f518:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f51c:	bc30      	pop	{r4, r5}
 800f51e:	4770      	bx	lr
 800f520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f524:	4770      	bx	lr
 800f526:	bf00      	nop
 800f528:	080161ec 	.word	0x080161ec
 800f52c:	080118b4 	.word	0x080118b4
 800f530:	0801ef6c 	.word	0x0801ef6c

0800f534 <arm_rfft_64_fast_init_f32>:
 800f534:	b180      	cbz	r0, 800f558 <arm_rfft_64_fast_init_f32+0x24>
 800f536:	4603      	mov	r3, r0
 800f538:	2240      	movs	r2, #64	; 0x40
 800f53a:	2020      	movs	r0, #32
 800f53c:	4908      	ldr	r1, [pc, #32]	; (800f560 <arm_rfft_64_fast_init_f32+0x2c>)
 800f53e:	b430      	push	{r4, r5}
 800f540:	2530      	movs	r5, #48	; 0x30
 800f542:	4c08      	ldr	r4, [pc, #32]	; (800f564 <arm_rfft_64_fast_init_f32+0x30>)
 800f544:	821a      	strh	r2, [r3, #16]
 800f546:	4a08      	ldr	r2, [pc, #32]	; (800f568 <arm_rfft_64_fast_init_f32+0x34>)
 800f548:	8018      	strh	r0, [r3, #0]
 800f54a:	2000      	movs	r0, #0
 800f54c:	819d      	strh	r5, [r3, #12]
 800f54e:	615a      	str	r2, [r3, #20]
 800f550:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f554:	bc30      	pop	{r4, r5}
 800f556:	4770      	bx	lr
 800f558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f55c:	4770      	bx	lr
 800f55e:	bf00      	nop
 800f560:	0801aa6c 	.word	0x0801aa6c
 800f564:	08013a0c 	.word	0x08013a0c
 800f568:	080237ec 	.word	0x080237ec

0800f56c <arm_rfft_256_fast_init_f32>:
 800f56c:	b188      	cbz	r0, 800f592 <arm_rfft_256_fast_init_f32+0x26>
 800f56e:	4603      	mov	r3, r0
 800f570:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f574:	2080      	movs	r0, #128	; 0x80
 800f576:	4908      	ldr	r1, [pc, #32]	; (800f598 <arm_rfft_256_fast_init_f32+0x2c>)
 800f578:	b430      	push	{r4, r5}
 800f57a:	25d0      	movs	r5, #208	; 0xd0
 800f57c:	4c07      	ldr	r4, [pc, #28]	; (800f59c <arm_rfft_256_fast_init_f32+0x30>)
 800f57e:	821a      	strh	r2, [r3, #16]
 800f580:	4a07      	ldr	r2, [pc, #28]	; (800f5a0 <arm_rfft_256_fast_init_f32+0x34>)
 800f582:	8018      	strh	r0, [r3, #0]
 800f584:	2000      	movs	r0, #0
 800f586:	819d      	strh	r5, [r3, #12]
 800f588:	615a      	str	r2, [r3, #20]
 800f58a:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f58e:	bc30      	pop	{r4, r5}
 800f590:	4770      	bx	lr
 800f592:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f596:	4770      	bx	lr
 800f598:	08015dec 	.word	0x08015dec
 800f59c:	08011714 	.word	0x08011714
 800f5a0:	0801eb6c 	.word	0x0801eb6c

0800f5a4 <arm_rfft_512_fast_init_f32>:
 800f5a4:	b198      	cbz	r0, 800f5ce <arm_rfft_512_fast_init_f32+0x2a>
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f5ac:	f44f 7080 	mov.w	r0, #256	; 0x100
 800f5b0:	4908      	ldr	r1, [pc, #32]	; (800f5d4 <arm_rfft_512_fast_init_f32+0x30>)
 800f5b2:	b430      	push	{r4, r5}
 800f5b4:	f44f 75dc 	mov.w	r5, #440	; 0x1b8
 800f5b8:	4c07      	ldr	r4, [pc, #28]	; (800f5d8 <arm_rfft_512_fast_init_f32+0x34>)
 800f5ba:	821a      	strh	r2, [r3, #16]
 800f5bc:	4a07      	ldr	r2, [pc, #28]	; (800f5dc <arm_rfft_512_fast_init_f32+0x38>)
 800f5be:	8018      	strh	r0, [r3, #0]
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	819d      	strh	r5, [r3, #12]
 800f5c4:	615a      	str	r2, [r3, #20]
 800f5c6:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f5ca:	bc30      	pop	{r4, r5}
 800f5cc:	4770      	bx	lr
 800f5ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f5d2:	4770      	bx	lr
 800f5d4:	0801a26c 	.word	0x0801a26c
 800f5d8:	0801369c 	.word	0x0801369c
 800f5dc:	08022fec 	.word	0x08022fec

0800f5e0 <arm_rfft_1024_fast_init_f32>:
 800f5e0:	b198      	cbz	r0, 800f60a <arm_rfft_1024_fast_init_f32+0x2a>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f5e8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800f5ec:	4908      	ldr	r1, [pc, #32]	; (800f610 <arm_rfft_1024_fast_init_f32+0x30>)
 800f5ee:	b430      	push	{r4, r5}
 800f5f0:	f44f 75e0 	mov.w	r5, #448	; 0x1c0
 800f5f4:	4c07      	ldr	r4, [pc, #28]	; (800f614 <arm_rfft_1024_fast_init_f32+0x34>)
 800f5f6:	821a      	strh	r2, [r3, #16]
 800f5f8:	4a07      	ldr	r2, [pc, #28]	; (800f618 <arm_rfft_1024_fast_init_f32+0x38>)
 800f5fa:	8018      	strh	r0, [r3, #0]
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	819d      	strh	r5, [r3, #12]
 800f600:	615a      	str	r2, [r3, #20]
 800f602:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f606:	bc30      	pop	{r4, r5}
 800f608:	4770      	bx	lr
 800f60a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f60e:	4770      	bx	lr
 800f610:	0801ab6c 	.word	0x0801ab6c
 800f614:	08013a6c 	.word	0x08013a6c
 800f618:	0801bb6c 	.word	0x0801bb6c

0800f61c <arm_rfft_2048_fast_init_f32>:
 800f61c:	b198      	cbz	r0, 800f646 <arm_rfft_2048_fast_init_f32+0x2a>
 800f61e:	4603      	mov	r3, r0
 800f620:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f624:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800f628:	4908      	ldr	r1, [pc, #32]	; (800f64c <arm_rfft_2048_fast_init_f32+0x30>)
 800f62a:	b430      	push	{r4, r5}
 800f62c:	f44f 65e1 	mov.w	r5, #1800	; 0x708
 800f630:	4c07      	ldr	r4, [pc, #28]	; (800f650 <arm_rfft_2048_fast_init_f32+0x34>)
 800f632:	821a      	strh	r2, [r3, #16]
 800f634:	4a07      	ldr	r2, [pc, #28]	; (800f654 <arm_rfft_2048_fast_init_f32+0x38>)
 800f636:	8018      	strh	r0, [r3, #0]
 800f638:	2000      	movs	r0, #0
 800f63a:	819d      	strh	r5, [r3, #12]
 800f63c:	615a      	str	r2, [r3, #20]
 800f63e:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f642:	bc30      	pop	{r4, r5}
 800f644:	4770      	bx	lr
 800f646:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f64a:	4770      	bx	lr
 800f64c:	08013dec 	.word	0x08013dec
 800f650:	08010904 	.word	0x08010904
 800f654:	0801cb6c 	.word	0x0801cb6c

0800f658 <arm_rfft_4096_fast_init_f32>:
 800f658:	b198      	cbz	r0, 800f682 <arm_rfft_4096_fast_init_f32+0x2a>
 800f65a:	4603      	mov	r3, r0
 800f65c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f660:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800f664:	4908      	ldr	r1, [pc, #32]	; (800f688 <arm_rfft_4096_fast_init_f32+0x30>)
 800f666:	b430      	push	{r4, r5}
 800f668:	f44f 656e 	mov.w	r5, #3808	; 0xee0
 800f66c:	4c07      	ldr	r4, [pc, #28]	; (800f68c <arm_rfft_4096_fast_init_f32+0x34>)
 800f66e:	821a      	strh	r2, [r3, #16]
 800f670:	4a07      	ldr	r2, [pc, #28]	; (800f690 <arm_rfft_4096_fast_init_f32+0x38>)
 800f672:	8018      	strh	r0, [r3, #0]
 800f674:	2000      	movs	r0, #0
 800f676:	819d      	strh	r5, [r3, #12]
 800f678:	615a      	str	r2, [r3, #20]
 800f67a:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800f67e:	bc30      	pop	{r4, r5}
 800f680:	4770      	bx	lr
 800f682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f686:	4770      	bx	lr
 800f688:	0801626c 	.word	0x0801626c
 800f68c:	080118dc 	.word	0x080118dc
 800f690:	0801efec 	.word	0x0801efec

0800f694 <arm_rfft_fast_init_f32>:
 800f694:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f698:	d01f      	beq.n	800f6da <arm_rfft_fast_init_f32+0x46>
 800f69a:	d90b      	bls.n	800f6b4 <arm_rfft_fast_init_f32+0x20>
 800f69c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800f6a0:	d019      	beq.n	800f6d6 <arm_rfft_fast_init_f32+0x42>
 800f6a2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800f6a6:	d012      	beq.n	800f6ce <arm_rfft_fast_init_f32+0x3a>
 800f6a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f6ac:	d00d      	beq.n	800f6ca <arm_rfft_fast_init_f32+0x36>
 800f6ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f6b2:	4770      	bx	lr
 800f6b4:	2940      	cmp	r1, #64	; 0x40
 800f6b6:	d00c      	beq.n	800f6d2 <arm_rfft_fast_init_f32+0x3e>
 800f6b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800f6bc:	d003      	beq.n	800f6c6 <arm_rfft_fast_init_f32+0x32>
 800f6be:	2920      	cmp	r1, #32
 800f6c0:	d1f5      	bne.n	800f6ae <arm_rfft_fast_init_f32+0x1a>
 800f6c2:	4b07      	ldr	r3, [pc, #28]	; (800f6e0 <arm_rfft_fast_init_f32+0x4c>)
 800f6c4:	4718      	bx	r3
 800f6c6:	4b07      	ldr	r3, [pc, #28]	; (800f6e4 <arm_rfft_fast_init_f32+0x50>)
 800f6c8:	4718      	bx	r3
 800f6ca:	4b07      	ldr	r3, [pc, #28]	; (800f6e8 <arm_rfft_fast_init_f32+0x54>)
 800f6cc:	4718      	bx	r3
 800f6ce:	4b07      	ldr	r3, [pc, #28]	; (800f6ec <arm_rfft_fast_init_f32+0x58>)
 800f6d0:	4718      	bx	r3
 800f6d2:	4b07      	ldr	r3, [pc, #28]	; (800f6f0 <arm_rfft_fast_init_f32+0x5c>)
 800f6d4:	e7f6      	b.n	800f6c4 <arm_rfft_fast_init_f32+0x30>
 800f6d6:	4b07      	ldr	r3, [pc, #28]	; (800f6f4 <arm_rfft_fast_init_f32+0x60>)
 800f6d8:	e7f4      	b.n	800f6c4 <arm_rfft_fast_init_f32+0x30>
 800f6da:	4b07      	ldr	r3, [pc, #28]	; (800f6f8 <arm_rfft_fast_init_f32+0x64>)
 800f6dc:	e7f2      	b.n	800f6c4 <arm_rfft_fast_init_f32+0x30>
 800f6de:	bf00      	nop
 800f6e0:	0800f4fd 	.word	0x0800f4fd
 800f6e4:	0800f56d 	.word	0x0800f56d
 800f6e8:	0800f5e1 	.word	0x0800f5e1
 800f6ec:	0800f659 	.word	0x0800f659
 800f6f0:	0800f535 	.word	0x0800f535
 800f6f4:	0800f61d 	.word	0x0800f61d
 800f6f8:	0800f5a5 	.word	0x0800f5a5

0800f6fc <stage_rfft_f32>:
 800f6fc:	b470      	push	{r4, r5, r6}
 800f6fe:	edd1 7a00 	vldr	s15, [r1]
 800f702:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800f706:	ed91 7a01 	vldr	s14, [r1, #4]
 800f70a:	f101 0510 	add.w	r5, r1, #16
 800f70e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f712:	8806      	ldrh	r6, [r0, #0]
 800f714:	ee37 7a07 	vadd.f32	s14, s14, s14
 800f718:	6943      	ldr	r3, [r0, #20]
 800f71a:	1e70      	subs	r0, r6, #1
 800f71c:	eeb0 4a46 	vmov.f32	s8, s12
 800f720:	f102 0410 	add.w	r4, r2, #16
 800f724:	3310      	adds	r3, #16
 800f726:	ee77 6a87 	vadd.f32	s13, s15, s14
 800f72a:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f72e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f732:	3908      	subs	r1, #8
 800f734:	ee26 7a86 	vmul.f32	s14, s13, s12
 800f738:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f73c:	ed82 7a00 	vstr	s14, [r2]
 800f740:	edc2 7a01 	vstr	s15, [r2, #4]
 800f744:	ed15 6a02 	vldr	s12, [r5, #-8]
 800f748:	3801      	subs	r0, #1
 800f74a:	ed91 7a02 	vldr	s14, [r1, #8]
 800f74e:	f105 0508 	add.w	r5, r5, #8
 800f752:	ed53 6a02 	vldr	s13, [r3, #-8]
 800f756:	f1a1 0108 	sub.w	r1, r1, #8
 800f75a:	ee77 5a46 	vsub.f32	s11, s14, s12
 800f75e:	edd1 4a05 	vldr	s9, [r1, #20]
 800f762:	ed55 7a03 	vldr	s15, [r5, #-12]
 800f766:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f76a:	ed13 6a01 	vldr	s12, [r3, #-4]
 800f76e:	f104 0408 	add.w	r4, r4, #8
 800f772:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800f776:	f103 0308 	add.w	r3, r3, #8
 800f77a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800f77e:	ee66 5a25 	vmul.f32	s11, s12, s11
 800f782:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f786:	ee37 7a23 	vadd.f32	s14, s14, s7
 800f78a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800f78e:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f792:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800f796:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f79a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f79e:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f7a2:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f7a6:	ed04 7a04 	vstr	s14, [r4, #-16]
 800f7aa:	ed44 7a03 	vstr	s15, [r4, #-12]
 800f7ae:	d1c9      	bne.n	800f744 <stage_rfft_f32+0x48>
 800f7b0:	bc70      	pop	{r4, r5, r6}
 800f7b2:	4770      	bx	lr

0800f7b4 <merge_rfft_f32>:
 800f7b4:	b410      	push	{r4}
 800f7b6:	edd1 7a00 	vldr	s15, [r1]
 800f7ba:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800f7be:	edd1 6a01 	vldr	s13, [r1, #4]
 800f7c2:	8804      	ldrh	r4, [r0, #0]
 800f7c4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f7c8:	6940      	ldr	r0, [r0, #20]
 800f7ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f7ce:	3c01      	subs	r4, #1
 800f7d0:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f7d4:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f7d8:	ed82 7a00 	vstr	s14, [r2]
 800f7dc:	edc2 7a01 	vstr	s15, [r2, #4]
 800f7e0:	b3dc      	cbz	r4, 800f85a <merge_rfft_f32+0xa6>
 800f7e2:	00e3      	lsls	r3, r4, #3
 800f7e4:	3010      	adds	r0, #16
 800f7e6:	3210      	adds	r2, #16
 800f7e8:	3b08      	subs	r3, #8
 800f7ea:	440b      	add	r3, r1
 800f7ec:	3110      	adds	r1, #16
 800f7ee:	ed11 6a02 	vldr	s12, [r1, #-8]
 800f7f2:	3c01      	subs	r4, #1
 800f7f4:	ed93 7a02 	vldr	s14, [r3, #8]
 800f7f8:	f101 0108 	add.w	r1, r1, #8
 800f7fc:	ed50 6a02 	vldr	s13, [r0, #-8]
 800f800:	f1a3 0308 	sub.w	r3, r3, #8
 800f804:	ee76 5a47 	vsub.f32	s11, s12, s14
 800f808:	edd3 4a05 	vldr	s9, [r3, #20]
 800f80c:	ed51 7a03 	vldr	s15, [r1, #-12]
 800f810:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f814:	ed10 6a01 	vldr	s12, [r0, #-4]
 800f818:	f102 0208 	add.w	r2, r2, #8
 800f81c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800f820:	f100 0008 	add.w	r0, r0, #8
 800f824:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800f828:	ee66 5a25 	vmul.f32	s11, s12, s11
 800f82c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f830:	ee37 7a63 	vsub.f32	s14, s14, s7
 800f834:	ee66 6a85 	vmul.f32	s13, s13, s10
 800f838:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f83c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800f840:	ee37 7a46 	vsub.f32	s14, s14, s12
 800f844:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f848:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f84c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f850:	ed02 7a04 	vstr	s14, [r2, #-16]
 800f854:	ed42 7a03 	vstr	s15, [r2, #-12]
 800f858:	d1c9      	bne.n	800f7ee <merge_rfft_f32+0x3a>
 800f85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <arm_rfft_fast_f32>:
 800f860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f864:	8a05      	ldrh	r5, [r0, #16]
 800f866:	4604      	mov	r4, r0
 800f868:	4617      	mov	r7, r2
 800f86a:	461e      	mov	r6, r3
 800f86c:	086d      	lsrs	r5, r5, #1
 800f86e:	8005      	strh	r5, [r0, #0]
 800f870:	b14b      	cbz	r3, 800f886 <arm_rfft_fast_f32+0x26>
 800f872:	f7ff ff9f 	bl	800f7b4 <merge_rfft_f32>
 800f876:	4632      	mov	r2, r6
 800f878:	4639      	mov	r1, r7
 800f87a:	4620      	mov	r0, r4
 800f87c:	2301      	movs	r3, #1
 800f87e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f882:	f000 bb35 	b.w	800fef0 <arm_cfft_f32>
 800f886:	4688      	mov	r8, r1
 800f888:	461a      	mov	r2, r3
 800f88a:	2301      	movs	r3, #1
 800f88c:	f000 fb30 	bl	800fef0 <arm_cfft_f32>
 800f890:	463a      	mov	r2, r7
 800f892:	4641      	mov	r1, r8
 800f894:	4620      	mov	r0, r4
 800f896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f89a:	f7ff bf2f 	b.w	800f6fc <stage_rfft_f32>
 800f89e:	bf00      	nop

0800f8a0 <arm_cfft_radix8by2_f32>:
 800f8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8a4:	4607      	mov	r7, r0
 800f8a6:	4608      	mov	r0, r1
 800f8a8:	ed2d 8b06 	vpush	{d8-d10}
 800f8ac:	f8b7 c000 	ldrh.w	ip, [r7]
 800f8b0:	687a      	ldr	r2, [r7, #4]
 800f8b2:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800f8b6:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800f8ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800f8be:	f000 80ac 	beq.w	800fa1a <arm_cfft_radix8by2_f32+0x17a>
 800f8c2:	008c      	lsls	r4, r1, #2
 800f8c4:	f100 0310 	add.w	r3, r0, #16
 800f8c8:	3210      	adds	r2, #16
 800f8ca:	f108 0610 	add.w	r6, r8, #16
 800f8ce:	3410      	adds	r4, #16
 800f8d0:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800f8d4:	1905      	adds	r5, r0, r4
 800f8d6:	4444      	add	r4, r8
 800f8d8:	ed16 7a04 	vldr	s14, [r6, #-16]
 800f8dc:	3310      	adds	r3, #16
 800f8de:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800f8e2:	3510      	adds	r5, #16
 800f8e4:	ed56 0a03 	vldr	s1, [r6, #-12]
 800f8e8:	3210      	adds	r2, #16
 800f8ea:	ee74 9a87 	vadd.f32	s19, s9, s14
 800f8ee:	ed56 7a02 	vldr	s15, [r6, #-8]
 800f8f2:	ed56 2a01 	vldr	s5, [r6, #-4]
 800f8f6:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800f8fa:	ed54 5a04 	vldr	s11, [r4, #-16]
 800f8fe:	3610      	adds	r6, #16
 800f900:	ed14 5a03 	vldr	s10, [r4, #-12]
 800f904:	3410      	adds	r4, #16
 800f906:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800f90a:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800f90e:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800f912:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800f916:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800f91a:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800f91e:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800f922:	ee33 8a83 	vadd.f32	s16, s7, s6
 800f926:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800f92a:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800f92e:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800f932:	ee34 0a06 	vadd.f32	s0, s8, s12
 800f936:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800f93a:	ee77 aa20 	vadd.f32	s21, s14, s1
 800f93e:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800f942:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800f946:	ee72 9a22 	vadd.f32	s19, s4, s5
 800f94a:	ee71 8a05 	vadd.f32	s17, s2, s10
 800f94e:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800f952:	ee37 7a60 	vsub.f32	s14, s14, s1
 800f956:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800f95a:	ee35 5a41 	vsub.f32	s10, s10, s2
 800f95e:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800f962:	ee36 6a44 	vsub.f32	s12, s12, s8
 800f966:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800f96a:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800f96e:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800f972:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800f976:	ee72 7a62 	vsub.f32	s15, s4, s5
 800f97a:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800f97e:	ee73 2a63 	vsub.f32	s5, s6, s7
 800f982:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800f986:	4563      	cmp	r3, ip
 800f988:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800f98c:	ee24 3a84 	vmul.f32	s6, s9, s8
 800f990:	ee27 2a26 	vmul.f32	s4, s14, s13
 800f994:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800f998:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800f99c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f9a0:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f9a4:	ee65 6a26 	vmul.f32	s13, s10, s13
 800f9a8:	ee25 5a04 	vmul.f32	s10, s10, s8
 800f9ac:	ee37 7a64 	vsub.f32	s14, s14, s9
 800f9b0:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800f9b4:	ee33 4a02 	vadd.f32	s8, s6, s4
 800f9b8:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800f9bc:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800f9c0:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800f9c4:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800f9c8:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800f9cc:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800f9d0:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800f9d4:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800f9d8:	ee27 4a87 	vmul.f32	s8, s15, s14
 800f9dc:	ee61 5a87 	vmul.f32	s11, s3, s14
 800f9e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f9e4:	ee22 5a87 	vmul.f32	s10, s5, s14
 800f9e8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f9ec:	ee26 6a26 	vmul.f32	s12, s12, s13
 800f9f0:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800f9f4:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f9f8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800f9fc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800fa00:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fa04:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800fa08:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800fa0c:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800fa10:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800fa14:	f47f af60 	bne.w	800f8d8 <arm_cfft_radix8by2_f32+0x38>
 800fa18:	687a      	ldr	r2, [r7, #4]
 800fa1a:	b28c      	uxth	r4, r1
 800fa1c:	2302      	movs	r3, #2
 800fa1e:	4621      	mov	r1, r4
 800fa20:	f000 fb04 	bl	801002c <arm_radix8_butterfly_f32>
 800fa24:	4621      	mov	r1, r4
 800fa26:	687a      	ldr	r2, [r7, #4]
 800fa28:	4640      	mov	r0, r8
 800fa2a:	2302      	movs	r3, #2
 800fa2c:	ecbd 8b06 	vpop	{d8-d10}
 800fa30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa34:	f000 bafa 	b.w	801002c <arm_radix8_butterfly_f32>

0800fa38 <arm_cfft_radix8by4_f32>:
 800fa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa3c:	ed2d 8b04 	vpush	{d8-d9}
 800fa40:	8804      	ldrh	r4, [r0, #0]
 800fa42:	b08d      	sub	sp, #52	; 0x34
 800fa44:	6842      	ldr	r2, [r0, #4]
 800fa46:	460d      	mov	r5, r1
 800fa48:	0864      	lsrs	r4, r4, #1
 800fa4a:	edd1 7a00 	vldr	s15, [r1]
 800fa4e:	edd1 5a01 	vldr	s11, [r1, #4]
 800fa52:	00a3      	lsls	r3, r4, #2
 800fa54:	18ce      	adds	r6, r1, r3
 800fa56:	18f7      	adds	r7, r6, r3
 800fa58:	ed96 7a00 	vldr	s14, [r6]
 800fa5c:	ed96 4a01 	vldr	s8, [r6, #4]
 800fa60:	ed97 6a00 	vldr	s12, [r7]
 800fa64:	edd7 4a01 	vldr	s9, [r7, #4]
 800fa68:	ee77 6a86 	vadd.f32	s13, s15, s12
 800fa6c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fa70:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800fa74:	ee77 2a26 	vadd.f32	s5, s14, s13
 800fa78:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800fa7c:	ee74 3a27 	vadd.f32	s7, s8, s15
 800fa80:	ee76 4a44 	vsub.f32	s9, s12, s8
 800fa84:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800fa88:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800fa8c:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800fa90:	ee37 7a25 	vadd.f32	s14, s14, s11
 800fa94:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800fa98:	0860      	lsrs	r0, r4, #1
 800fa9a:	f102 0408 	add.w	r4, r2, #8
 800fa9e:	9405      	str	r4, [sp, #20]
 800faa0:	f102 0410 	add.w	r4, r2, #16
 800faa4:	9009      	str	r0, [sp, #36]	; 0x24
 800faa6:	f1a0 0902 	sub.w	r9, r0, #2
 800faaa:	9403      	str	r4, [sp, #12]
 800faac:	18fc      	adds	r4, r7, r3
 800faae:	f102 0018 	add.w	r0, r2, #24
 800fab2:	ed94 5a00 	vldr	s10, [r4]
 800fab6:	ed94 3a01 	vldr	s6, [r4, #4]
 800faba:	ee72 2a85 	vadd.f32	s5, s5, s10
 800fabe:	9004      	str	r0, [sp, #16]
 800fac0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800fac4:	4620      	mov	r0, r4
 800fac6:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800faca:	9408      	str	r4, [sp, #32]
 800facc:	ee12 ca90 	vmov	ip, s5
 800fad0:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800fad4:	ee77 7a83 	vadd.f32	s15, s15, s6
 800fad8:	f845 cb08 	str.w	ip, [r5], #8
 800fadc:	ee13 ca90 	vmov	ip, s7
 800fae0:	ed96 2a01 	vldr	s4, [r6, #4]
 800fae4:	ee74 4a05 	vadd.f32	s9, s8, s10
 800fae8:	edd4 2a01 	vldr	s5, [r4, #4]
 800faec:	ee37 7a45 	vsub.f32	s14, s14, s10
 800faf0:	ee36 6a02 	vadd.f32	s12, s12, s4
 800faf4:	9500      	str	r5, [sp, #0]
 800faf6:	460d      	mov	r5, r1
 800faf8:	ee36 6a22 	vadd.f32	s12, s12, s5
 800fafc:	ed81 6a01 	vstr	s12, [r1, #4]
 800fb00:	4631      	mov	r1, r6
 800fb02:	f841 cb08 	str.w	ip, [r1], #8
 800fb06:	ee16 ca90 	vmov	ip, s13
 800fb0a:	9106      	str	r1, [sp, #24]
 800fb0c:	4639      	mov	r1, r7
 800fb0e:	edc6 4a01 	vstr	s9, [r6, #4]
 800fb12:	f841 cb08 	str.w	ip, [r1], #8
 800fb16:	9102      	str	r1, [sp, #8]
 800fb18:	ee17 1a90 	vmov	r1, s15
 800fb1c:	edc7 5a01 	vstr	s11, [r7, #4]
 800fb20:	f840 1b08 	str.w	r1, [r0], #8
 800fb24:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800fb28:	9001      	str	r0, [sp, #4]
 800fb2a:	ed84 7a01 	vstr	s14, [r4, #4]
 800fb2e:	9107      	str	r1, [sp, #28]
 800fb30:	f000 8135 	beq.w	800fd9e <arm_cfft_radix8by4_f32+0x366>
 800fb34:	3b0c      	subs	r3, #12
 800fb36:	f102 0920 	add.w	r9, r2, #32
 800fb3a:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800fb3e:	4622      	mov	r2, r4
 800fb40:	468b      	mov	fp, r1
 800fb42:	f105 0e10 	add.w	lr, r5, #16
 800fb46:	4423      	add	r3, r4
 800fb48:	f1a6 0c0c 	sub.w	ip, r6, #12
 800fb4c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800fb50:	f106 0010 	add.w	r0, r6, #16
 800fb54:	f1a7 010c 	sub.w	r1, r7, #12
 800fb58:	f107 0510 	add.w	r5, r7, #16
 800fb5c:	3c0c      	subs	r4, #12
 800fb5e:	3210      	adds	r2, #16
 800fb60:	ed15 7a02 	vldr	s14, [r5, #-8]
 800fb64:	f1bb 0b01 	subs.w	fp, fp, #1
 800fb68:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800fb6c:	f1ac 0c08 	sub.w	ip, ip, #8
 800fb70:	ed50 6a02 	vldr	s13, [r0, #-8]
 800fb74:	f10e 0e08 	add.w	lr, lr, #8
 800fb78:	ee77 1a87 	vadd.f32	s3, s15, s14
 800fb7c:	ed52 4a02 	vldr	s9, [r2, #-8]
 800fb80:	ed55 5a01 	vldr	s11, [r5, #-4]
 800fb84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb88:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800fb8c:	f10a 0a08 	add.w	sl, sl, #8
 800fb90:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800fb94:	ed10 3a01 	vldr	s6, [r0, #-4]
 800fb98:	ee37 4a25 	vadd.f32	s8, s14, s11
 800fb9c:	ed52 3a01 	vldr	s7, [r2, #-4]
 800fba0:	ee37 7a65 	vsub.f32	s14, s14, s11
 800fba4:	f100 0008 	add.w	r0, r0, #8
 800fba8:	ee36 6a24 	vadd.f32	s12, s12, s9
 800fbac:	f1a1 0108 	sub.w	r1, r1, #8
 800fbb0:	ee73 2a27 	vadd.f32	s5, s6, s15
 800fbb4:	f109 0910 	add.w	r9, r9, #16
 800fbb8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800fbbc:	f105 0508 	add.w	r5, r5, #8
 800fbc0:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800fbc4:	ee37 5a66 	vsub.f32	s10, s14, s13
 800fbc8:	ed50 5a03 	vldr	s11, [r0, #-12]
 800fbcc:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800fbd0:	ed12 6a01 	vldr	s12, [r2, #-4]
 800fbd4:	ee36 7a87 	vadd.f32	s14, s13, s14
 800fbd8:	ee74 5a25 	vadd.f32	s11, s8, s11
 800fbdc:	f1a4 0408 	sub.w	r4, r4, #8
 800fbe0:	ee34 4a43 	vsub.f32	s8, s8, s6
 800fbe4:	f108 0818 	add.w	r8, r8, #24
 800fbe8:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800fbec:	f102 0208 	add.w	r2, r2, #8
 800fbf0:	ee75 5a86 	vadd.f32	s11, s11, s12
 800fbf4:	f1a3 0308 	sub.w	r3, r3, #8
 800fbf8:	ee34 6a63 	vsub.f32	s12, s8, s7
 800fbfc:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800fc00:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800fc04:	ee35 5a24 	vadd.f32	s10, s10, s9
 800fc08:	ed94 4a04 	vldr	s8, [r4, #16]
 800fc0c:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800fc10:	ed9c 3a04 	vldr	s6, [ip, #16]
 800fc14:	ee37 7a64 	vsub.f32	s14, s14, s9
 800fc18:	edd1 7a04 	vldr	s15, [r1, #16]
 800fc1c:	ee73 6a04 	vadd.f32	s13, s6, s8
 800fc20:	ed93 8a04 	vldr	s16, [r3, #16]
 800fc24:	edd4 5a03 	vldr	s11, [r4, #12]
 800fc28:	ee33 3a44 	vsub.f32	s6, s6, s8
 800fc2c:	ed9c 2a03 	vldr	s4, [ip, #12]
 800fc30:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800fc34:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800fc38:	ed91 1a03 	vldr	s2, [r1, #12]
 800fc3c:	ee32 4a25 	vadd.f32	s8, s4, s11
 800fc40:	edd3 2a03 	vldr	s5, [r3, #12]
 800fc44:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800fc48:	ee70 0a88 	vadd.f32	s1, s1, s16
 800fc4c:	ee73 4a41 	vsub.f32	s9, s6, s2
 800fc50:	ee32 2a65 	vsub.f32	s4, s4, s11
 800fc54:	edcc 0a04 	vstr	s1, [ip, #16]
 800fc58:	ee74 0a41 	vsub.f32	s1, s8, s2
 800fc5c:	edd1 6a03 	vldr	s13, [r1, #12]
 800fc60:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800fc64:	ed93 9a03 	vldr	s18, [r3, #12]
 800fc68:	ee78 5a82 	vadd.f32	s11, s17, s4
 800fc6c:	ee34 4a26 	vadd.f32	s8, s8, s13
 800fc70:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800fc74:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800fc78:	ee34 4a09 	vadd.f32	s8, s8, s18
 800fc7c:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800fc80:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800fc84:	ed8c 4a03 	vstr	s8, [ip, #12]
 800fc88:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800fc8c:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800fc90:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800fc94:	ee60 2a01 	vmul.f32	s5, s0, s2
 800fc98:	ee64 6a81 	vmul.f32	s13, s9, s2
 800fc9c:	ee20 8a04 	vmul.f32	s16, s0, s8
 800fca0:	ee64 4a84 	vmul.f32	s9, s9, s8
 800fca4:	ee25 0a01 	vmul.f32	s0, s10, s2
 800fca8:	ee25 5a04 	vmul.f32	s10, s10, s8
 800fcac:	ee25 4a84 	vmul.f32	s8, s11, s8
 800fcb0:	ee65 5a81 	vmul.f32	s11, s11, s2
 800fcb4:	ee35 5a62 	vsub.f32	s10, s10, s5
 800fcb8:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800fcbc:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800fcc0:	ee38 1a00 	vadd.f32	s2, s16, s0
 800fcc4:	ed00 5a03 	vstr	s10, [r0, #-12]
 800fcc8:	ed00 1a04 	vstr	s2, [r0, #-16]
 800fccc:	ed81 4a04 	vstr	s8, [r1, #16]
 800fcd0:	edc1 5a03 	vstr	s11, [r1, #12]
 800fcd4:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800fcd8:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800fcdc:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800fce0:	ee66 2a25 	vmul.f32	s5, s12, s11
 800fce4:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800fce8:	ee21 4a85 	vmul.f32	s8, s3, s10
 800fcec:	ee60 7a85 	vmul.f32	s15, s1, s10
 800fcf0:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800fcf4:	ee26 6a05 	vmul.f32	s12, s12, s10
 800fcf8:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800fcfc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800fd00:	ee34 5a22 	vadd.f32	s10, s8, s5
 800fd04:	ee36 6a61 	vsub.f32	s12, s12, s3
 800fd08:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800fd0c:	ed05 5a04 	vstr	s10, [r5, #-16]
 800fd10:	ed05 6a03 	vstr	s12, [r5, #-12]
 800fd14:	edc4 5a04 	vstr	s11, [r4, #16]
 800fd18:	edc4 6a03 	vstr	s13, [r4, #12]
 800fd1c:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800fd20:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800fd24:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800fd28:	ee67 5a27 	vmul.f32	s11, s14, s15
 800fd2c:	ee63 6a27 	vmul.f32	s13, s6, s15
 800fd30:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800fd34:	ee27 7a22 	vmul.f32	s14, s14, s5
 800fd38:	ee62 7a27 	vmul.f32	s15, s4, s15
 800fd3c:	ee23 3a22 	vmul.f32	s6, s6, s5
 800fd40:	ee22 2a22 	vmul.f32	s4, s4, s5
 800fd44:	ee36 6a25 	vadd.f32	s12, s12, s11
 800fd48:	ee37 7a63 	vsub.f32	s14, s14, s7
 800fd4c:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800fd50:	ee77 7a83 	vadd.f32	s15, s15, s6
 800fd54:	ed02 6a04 	vstr	s12, [r2, #-16]
 800fd58:	ed02 7a03 	vstr	s14, [r2, #-12]
 800fd5c:	ed83 2a04 	vstr	s4, [r3, #16]
 800fd60:	edc3 7a03 	vstr	s15, [r3, #12]
 800fd64:	f47f aefc 	bne.w	800fb60 <arm_cfft_radix8by4_f32+0x128>
 800fd68:	9907      	ldr	r1, [sp, #28]
 800fd6a:	9803      	ldr	r0, [sp, #12]
 800fd6c:	00cb      	lsls	r3, r1, #3
 800fd6e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800fd72:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800fd76:	9103      	str	r1, [sp, #12]
 800fd78:	9900      	ldr	r1, [sp, #0]
 800fd7a:	4419      	add	r1, r3
 800fd7c:	9100      	str	r1, [sp, #0]
 800fd7e:	9905      	ldr	r1, [sp, #20]
 800fd80:	4419      	add	r1, r3
 800fd82:	9105      	str	r1, [sp, #20]
 800fd84:	9906      	ldr	r1, [sp, #24]
 800fd86:	4419      	add	r1, r3
 800fd88:	9106      	str	r1, [sp, #24]
 800fd8a:	9902      	ldr	r1, [sp, #8]
 800fd8c:	4419      	add	r1, r3
 800fd8e:	9102      	str	r1, [sp, #8]
 800fd90:	9901      	ldr	r1, [sp, #4]
 800fd92:	4419      	add	r1, r3
 800fd94:	9b04      	ldr	r3, [sp, #16]
 800fd96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd9a:	9101      	str	r1, [sp, #4]
 800fd9c:	9304      	str	r3, [sp, #16]
 800fd9e:	9b00      	ldr	r3, [sp, #0]
 800fda0:	9902      	ldr	r1, [sp, #8]
 800fda2:	ed93 7a00 	vldr	s14, [r3]
 800fda6:	edd1 7a00 	vldr	s15, [r1]
 800fdaa:	9a06      	ldr	r2, [sp, #24]
 800fdac:	ee37 6a27 	vadd.f32	s12, s14, s15
 800fdb0:	9d01      	ldr	r5, [sp, #4]
 800fdb2:	edd2 6a00 	vldr	s13, [r2]
 800fdb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fdba:	9b02      	ldr	r3, [sp, #8]
 800fdbc:	ee76 3a86 	vadd.f32	s7, s13, s12
 800fdc0:	ed95 3a00 	vldr	s6, [r5]
 800fdc4:	ed93 5a01 	vldr	s10, [r3, #4]
 800fdc8:	ee36 6a66 	vsub.f32	s12, s12, s13
 800fdcc:	9b00      	ldr	r3, [sp, #0]
 800fdce:	ee73 3a83 	vadd.f32	s7, s7, s6
 800fdd2:	edd5 2a01 	vldr	s5, [r5, #4]
 800fdd6:	ed93 4a01 	vldr	s8, [r3, #4]
 800fdda:	ee36 6a43 	vsub.f32	s12, s12, s6
 800fdde:	9b00      	ldr	r3, [sp, #0]
 800fde0:	ee74 5a05 	vadd.f32	s11, s8, s10
 800fde4:	edd2 7a01 	vldr	s15, [r2, #4]
 800fde8:	edc3 3a00 	vstr	s7, [r3]
 800fdec:	ee34 4a45 	vsub.f32	s8, s8, s10
 800fdf0:	edd2 3a01 	vldr	s7, [r2, #4]
 800fdf4:	ee77 4a87 	vadd.f32	s9, s15, s14
 800fdf8:	ed95 2a01 	vldr	s4, [r5, #4]
 800fdfc:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800fe00:	9d05      	ldr	r5, [sp, #20]
 800fe02:	ee34 5a66 	vsub.f32	s10, s8, s13
 800fe06:	9b00      	ldr	r3, [sp, #0]
 800fe08:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800fe0c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800fe10:	ee73 3a82 	vadd.f32	s7, s7, s4
 800fe14:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800fe16:	ee35 5a03 	vadd.f32	s10, s10, s6
 800fe1a:	4621      	mov	r1, r4
 800fe1c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800fe20:	edc3 3a01 	vstr	s7, [r3, #4]
 800fe24:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe28:	edd5 3a00 	vldr	s7, [r5]
 800fe2c:	ee76 6a84 	vadd.f32	s13, s13, s8
 800fe30:	ed95 7a01 	vldr	s14, [r5, #4]
 800fe34:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800fe38:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800fe3c:	2304      	movs	r3, #4
 800fe3e:	ee64 4a87 	vmul.f32	s9, s9, s14
 800fe42:	ee25 7a07 	vmul.f32	s14, s10, s14
 800fe46:	ee25 5a23 	vmul.f32	s10, s10, s7
 800fe4a:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800fe4e:	ee34 7a07 	vadd.f32	s14, s8, s14
 800fe52:	ee35 5a64 	vsub.f32	s10, s10, s9
 800fe56:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800fe5a:	ed82 7a00 	vstr	s14, [r2]
 800fe5e:	ed82 5a01 	vstr	s10, [r2, #4]
 800fe62:	9a03      	ldr	r2, [sp, #12]
 800fe64:	edd2 4a01 	vldr	s9, [r2, #4]
 800fe68:	ed92 7a00 	vldr	s14, [r2]
 800fe6c:	9a02      	ldr	r2, [sp, #8]
 800fe6e:	ee26 5a07 	vmul.f32	s10, s12, s14
 800fe72:	ee26 6a24 	vmul.f32	s12, s12, s9
 800fe76:	ee25 7a87 	vmul.f32	s14, s11, s14
 800fe7a:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800fe7e:	ee37 6a46 	vsub.f32	s12, s14, s12
 800fe82:	ee75 5a25 	vadd.f32	s11, s10, s11
 800fe86:	edc2 5a00 	vstr	s11, [r2]
 800fe8a:	ed82 6a01 	vstr	s12, [r2, #4]
 800fe8e:	9a04      	ldr	r2, [sp, #16]
 800fe90:	9d01      	ldr	r5, [sp, #4]
 800fe92:	edd2 5a01 	vldr	s11, [r2, #4]
 800fe96:	ed92 7a00 	vldr	s14, [r2]
 800fe9a:	ee27 6a87 	vmul.f32	s12, s15, s14
 800fe9e:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fea2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800fea6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800feaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800feae:	ee76 6a26 	vadd.f32	s13, s12, s13
 800feb2:	edc5 7a01 	vstr	s15, [r5, #4]
 800feb6:	edc5 6a00 	vstr	s13, [r5]
 800feba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800febc:	686a      	ldr	r2, [r5, #4]
 800febe:	f000 f8b5 	bl	801002c <arm_radix8_butterfly_f32>
 800fec2:	4630      	mov	r0, r6
 800fec4:	4621      	mov	r1, r4
 800fec6:	686a      	ldr	r2, [r5, #4]
 800fec8:	2304      	movs	r3, #4
 800feca:	f000 f8af 	bl	801002c <arm_radix8_butterfly_f32>
 800fece:	4638      	mov	r0, r7
 800fed0:	4621      	mov	r1, r4
 800fed2:	686a      	ldr	r2, [r5, #4]
 800fed4:	2304      	movs	r3, #4
 800fed6:	f000 f8a9 	bl	801002c <arm_radix8_butterfly_f32>
 800feda:	4621      	mov	r1, r4
 800fedc:	686a      	ldr	r2, [r5, #4]
 800fede:	2304      	movs	r3, #4
 800fee0:	9808      	ldr	r0, [sp, #32]
 800fee2:	b00d      	add	sp, #52	; 0x34
 800fee4:	ecbd 8b04 	vpop	{d8-d9}
 800fee8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feec:	f000 b89e 	b.w	801002c <arm_radix8_butterfly_f32>

0800fef0 <arm_cfft_f32>:
 800fef0:	2a01      	cmp	r2, #1
 800fef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef6:	4606      	mov	r6, r0
 800fef8:	4617      	mov	r7, r2
 800fefa:	460c      	mov	r4, r1
 800fefc:	4698      	mov	r8, r3
 800fefe:	8805      	ldrh	r5, [r0, #0]
 800ff00:	d055      	beq.n	800ffae <arm_cfft_f32+0xbe>
 800ff02:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800ff06:	d061      	beq.n	800ffcc <arm_cfft_f32+0xdc>
 800ff08:	d916      	bls.n	800ff38 <arm_cfft_f32+0x48>
 800ff0a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800ff0e:	d01a      	beq.n	800ff46 <arm_cfft_f32+0x56>
 800ff10:	d946      	bls.n	800ffa0 <arm_cfft_f32+0xb0>
 800ff12:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800ff16:	d059      	beq.n	800ffcc <arm_cfft_f32+0xdc>
 800ff18:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800ff1c:	d105      	bne.n	800ff2a <arm_cfft_f32+0x3a>
 800ff1e:	2301      	movs	r3, #1
 800ff20:	6872      	ldr	r2, [r6, #4]
 800ff22:	4629      	mov	r1, r5
 800ff24:	4620      	mov	r0, r4
 800ff26:	f000 f881 	bl	801002c <arm_radix8_butterfly_f32>
 800ff2a:	f1b8 0f00 	cmp.w	r8, #0
 800ff2e:	d111      	bne.n	800ff54 <arm_cfft_f32+0x64>
 800ff30:	2f01      	cmp	r7, #1
 800ff32:	d016      	beq.n	800ff62 <arm_cfft_f32+0x72>
 800ff34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff38:	2d20      	cmp	r5, #32
 800ff3a:	d047      	beq.n	800ffcc <arm_cfft_f32+0xdc>
 800ff3c:	d934      	bls.n	800ffa8 <arm_cfft_f32+0xb8>
 800ff3e:	2d40      	cmp	r5, #64	; 0x40
 800ff40:	d0ed      	beq.n	800ff1e <arm_cfft_f32+0x2e>
 800ff42:	2d80      	cmp	r5, #128	; 0x80
 800ff44:	d1f1      	bne.n	800ff2a <arm_cfft_f32+0x3a>
 800ff46:	4621      	mov	r1, r4
 800ff48:	4630      	mov	r0, r6
 800ff4a:	f7ff fca9 	bl	800f8a0 <arm_cfft_radix8by2_f32>
 800ff4e:	f1b8 0f00 	cmp.w	r8, #0
 800ff52:	d0ed      	beq.n	800ff30 <arm_cfft_f32+0x40>
 800ff54:	68b2      	ldr	r2, [r6, #8]
 800ff56:	4620      	mov	r0, r4
 800ff58:	89b1      	ldrh	r1, [r6, #12]
 800ff5a:	f000 f83f 	bl	800ffdc <arm_bitreversal_32>
 800ff5e:	2f01      	cmp	r7, #1
 800ff60:	d1e8      	bne.n	800ff34 <arm_cfft_f32+0x44>
 800ff62:	ee07 5a90 	vmov	s15, r5
 800ff66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ff6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff6e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ff72:	2d00      	cmp	r5, #0
 800ff74:	d0de      	beq.n	800ff34 <arm_cfft_f32+0x44>
 800ff76:	f104 0108 	add.w	r1, r4, #8
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	ed11 7a02 	vldr	s14, [r1, #-8]
 800ff80:	3301      	adds	r3, #1
 800ff82:	ed51 7a01 	vldr	s15, [r1, #-4]
 800ff86:	3108      	adds	r1, #8
 800ff88:	429d      	cmp	r5, r3
 800ff8a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ff8e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ff92:	ed01 7a04 	vstr	s14, [r1, #-16]
 800ff96:	ed41 7a03 	vstr	s15, [r1, #-12]
 800ff9a:	d1ef      	bne.n	800ff7c <arm_cfft_f32+0x8c>
 800ff9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffa0:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800ffa4:	d0bb      	beq.n	800ff1e <arm_cfft_f32+0x2e>
 800ffa6:	e7c0      	b.n	800ff2a <arm_cfft_f32+0x3a>
 800ffa8:	2d10      	cmp	r5, #16
 800ffaa:	d0cc      	beq.n	800ff46 <arm_cfft_f32+0x56>
 800ffac:	e7bd      	b.n	800ff2a <arm_cfft_f32+0x3a>
 800ffae:	b195      	cbz	r5, 800ffd6 <arm_cfft_f32+0xe6>
 800ffb0:	f101 030c 	add.w	r3, r1, #12
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	ed53 7a02 	vldr	s15, [r3, #-8]
 800ffba:	3201      	adds	r2, #1
 800ffbc:	3308      	adds	r3, #8
 800ffbe:	eef1 7a67 	vneg.f32	s15, s15
 800ffc2:	4295      	cmp	r5, r2
 800ffc4:	ed43 7a04 	vstr	s15, [r3, #-16]
 800ffc8:	d1f5      	bne.n	800ffb6 <arm_cfft_f32+0xc6>
 800ffca:	e79a      	b.n	800ff02 <arm_cfft_f32+0x12>
 800ffcc:	4621      	mov	r1, r4
 800ffce:	4630      	mov	r0, r6
 800ffd0:	f7ff fd32 	bl	800fa38 <arm_cfft_radix8by4_f32>
 800ffd4:	e7a9      	b.n	800ff2a <arm_cfft_f32+0x3a>
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d0ac      	beq.n	800ff34 <arm_cfft_f32+0x44>
 800ffda:	e7bb      	b.n	800ff54 <arm_cfft_f32+0x64>

0800ffdc <arm_bitreversal_32>:
 800ffdc:	b321      	cbz	r1, 8010028 <arm_bitreversal_32+0x4c>
 800ffde:	f102 0c02 	add.w	ip, r2, #2
 800ffe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffe6:	4690      	mov	r8, r2
 800ffe8:	2500      	movs	r5, #0
 800ffea:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800ffee:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800fff2:	3502      	adds	r5, #2
 800fff4:	08a4      	lsrs	r4, r4, #2
 800fff6:	089b      	lsrs	r3, r3, #2
 800fff8:	428d      	cmp	r5, r1
 800fffa:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800fffe:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 8010002:	ea4f 0683 	mov.w	r6, r3, lsl #2
 8010006:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 801000a:	f107 0704 	add.w	r7, r7, #4
 801000e:	f106 0604 	add.w	r6, r6, #4
 8010012:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8010016:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 801001a:	59c4      	ldr	r4, [r0, r7]
 801001c:	5983      	ldr	r3, [r0, r6]
 801001e:	51c3      	str	r3, [r0, r7]
 8010020:	5184      	str	r4, [r0, r6]
 8010022:	d3e2      	bcc.n	800ffea <arm_bitreversal_32+0xe>
 8010024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010028:	4770      	bx	lr
 801002a:	bf00      	nop

0801002c <arm_radix8_butterfly_f32>:
 801002c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010030:	ed2d 8b10 	vpush	{d8-d15}
 8010034:	b095      	sub	sp, #84	; 0x54
 8010036:	468a      	mov	sl, r1
 8010038:	468b      	mov	fp, r1
 801003a:	eddf 8abb 	vldr	s17, [pc, #748]	; 8010328 <arm_radix8_butterfly_f32+0x2fc>
 801003e:	9012      	str	r0, [sp, #72]	; 0x48
 8010040:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8010044:	4603      	mov	r3, r0
 8010046:	3304      	adds	r3, #4
 8010048:	9313      	str	r3, [sp, #76]	; 0x4c
 801004a:	ea4f 02db 	mov.w	r2, fp, lsr #3
 801004e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8010050:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010054:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 8010058:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 801005c:	920f      	str	r2, [sp, #60]	; 0x3c
 801005e:	9303      	str	r3, [sp, #12]
 8010060:	0153      	lsls	r3, r2, #5
 8010062:	0114      	lsls	r4, r2, #4
 8010064:	eba9 0002 	sub.w	r0, r9, r2
 8010068:	18ce      	adds	r6, r1, r3
 801006a:	9302      	str	r3, [sp, #8]
 801006c:	0097      	lsls	r7, r2, #2
 801006e:	4613      	mov	r3, r2
 8010070:	eb06 0509 	add.w	r5, r6, r9
 8010074:	9004      	str	r0, [sp, #16]
 8010076:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 801007a:	1bd2      	subs	r2, r2, r7
 801007c:	eb05 0109 	add.w	r1, r5, r9
 8010080:	441f      	add	r7, r3
 8010082:	9405      	str	r4, [sp, #20]
 8010084:	f109 0004 	add.w	r0, r9, #4
 8010088:	9101      	str	r1, [sp, #4]
 801008a:	1d21      	adds	r1, r4, #4
 801008c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801008e:	f04f 0e00 	mov.w	lr, #0
 8010092:	9c01      	ldr	r4, [sp, #4]
 8010094:	4418      	add	r0, r3
 8010096:	4419      	add	r1, r3
 8010098:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 801009c:	9b02      	ldr	r3, [sp, #8]
 801009e:	00fc      	lsls	r4, r7, #3
 80100a0:	18d7      	adds	r7, r2, r3
 80100a2:	9b04      	ldr	r3, [sp, #16]
 80100a4:	9406      	str	r4, [sp, #24]
 80100a6:	00db      	lsls	r3, r3, #3
 80100a8:	9c01      	ldr	r4, [sp, #4]
 80100aa:	9307      	str	r3, [sp, #28]
 80100ac:	ea4f 1308 	mov.w	r3, r8, lsl #4
 80100b0:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80100b4:	9304      	str	r3, [sp, #16]
 80100b6:	9b03      	ldr	r3, [sp, #12]
 80100b8:	edd6 6a00 	vldr	s13, [r6]
 80100bc:	44de      	add	lr, fp
 80100be:	ed5c 7a01 	vldr	s15, [ip, #-4]
 80100c2:	ed94 7a00 	vldr	s14, [r4]
 80100c6:	45f2      	cmp	sl, lr
 80100c8:	ed10 6a01 	vldr	s12, [r0, #-4]
 80100cc:	ee37 2aa6 	vadd.f32	s4, s15, s13
 80100d0:	edd5 2a00 	vldr	s5, [r5]
 80100d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80100d8:	edd7 3a00 	vldr	s7, [r7]
 80100dc:	ed11 5a01 	vldr	s10, [r1, #-4]
 80100e0:	ee36 3a22 	vadd.f32	s6, s12, s5
 80100e4:	edd2 6a00 	vldr	s13, [r2]
 80100e8:	ee75 5a07 	vadd.f32	s11, s10, s14
 80100ec:	ee36 4aa3 	vadd.f32	s8, s13, s7
 80100f0:	ee76 6ae3 	vsub.f32	s13, s13, s7
 80100f4:	ee72 4a25 	vadd.f32	s9, s4, s11
 80100f8:	ee73 3a04 	vadd.f32	s7, s6, s8
 80100fc:	ee35 5a47 	vsub.f32	s10, s10, s14
 8010100:	ee36 7a62 	vsub.f32	s14, s12, s5
 8010104:	ee32 2a65 	vsub.f32	s4, s4, s11
 8010108:	ee74 5aa3 	vadd.f32	s11, s9, s7
 801010c:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8010110:	ee37 6a66 	vsub.f32	s12, s14, s13
 8010114:	ed4c 5a01 	vstr	s11, [ip, #-4]
 8010118:	ee33 3a44 	vsub.f32	s6, s6, s8
 801011c:	edc6 4a00 	vstr	s9, [r6]
 8010120:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010124:	ed97 4a01 	vldr	s8, [r7, #4]
 8010128:	ee66 6a28 	vmul.f32	s13, s12, s17
 801012c:	edd0 5a00 	vldr	s11, [r0]
 8010130:	ed95 6a01 	vldr	s12, [r5, #4]
 8010134:	ee27 7a28 	vmul.f32	s14, s14, s17
 8010138:	edd2 3a01 	vldr	s7, [r2, #4]
 801013c:	ee77 2aa6 	vadd.f32	s5, s15, s13
 8010140:	ee75 4ac6 	vsub.f32	s9, s11, s12
 8010144:	ed96 1a01 	vldr	s2, [r6, #4]
 8010148:	ee33 0ac4 	vsub.f32	s0, s7, s8
 801014c:	edd4 0a01 	vldr	s1, [r4, #4]
 8010150:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010154:	eddc 6a00 	vldr	s13, [ip]
 8010158:	ee75 5a86 	vadd.f32	s11, s11, s12
 801015c:	ed91 6a00 	vldr	s12, [r1]
 8010160:	ee73 3a84 	vadd.f32	s7, s7, s8
 8010164:	ee74 1a80 	vadd.f32	s3, s9, s0
 8010168:	ee36 4a81 	vadd.f32	s8, s13, s2
 801016c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8010170:	ee76 6ac1 	vsub.f32	s13, s13, s2
 8010174:	ee36 1a20 	vadd.f32	s2, s12, s1
 8010178:	ee61 1aa8 	vmul.f32	s3, s3, s17
 801017c:	ee36 6a60 	vsub.f32	s12, s12, s1
 8010180:	ee64 4aa8 	vmul.f32	s9, s9, s17
 8010184:	ee75 0aa3 	vadd.f32	s1, s11, s7
 8010188:	ee75 5ae3 	vsub.f32	s11, s11, s7
 801018c:	ee74 3a01 	vadd.f32	s7, s8, s2
 8010190:	ee34 4a41 	vsub.f32	s8, s8, s2
 8010194:	ee36 1a21 	vadd.f32	s2, s12, s3
 8010198:	ee33 0aa0 	vadd.f32	s0, s7, s1
 801019c:	ee36 6a61 	vsub.f32	s12, s12, s3
 80101a0:	ee73 3ae0 	vsub.f32	s7, s7, s1
 80101a4:	ee76 1aa4 	vadd.f32	s3, s13, s9
 80101a8:	ed8c 0a00 	vstr	s0, [ip]
 80101ac:	ee76 6ae4 	vsub.f32	s13, s13, s9
 80101b0:	449c      	add	ip, r3
 80101b2:	ee75 4a07 	vadd.f32	s9, s10, s14
 80101b6:	edc6 3a01 	vstr	s7, [r6, #4]
 80101ba:	ee35 7a47 	vsub.f32	s14, s10, s14
 80101be:	441e      	add	r6, r3
 80101c0:	ee32 5a25 	vadd.f32	s10, s4, s11
 80101c4:	ee72 5a65 	vsub.f32	s11, s4, s11
 80101c8:	ee72 3a81 	vadd.f32	s7, s5, s2
 80101cc:	ed01 5a01 	vstr	s10, [r1, #-4]
 80101d0:	ee34 2a43 	vsub.f32	s4, s8, s6
 80101d4:	edc4 5a00 	vstr	s11, [r4]
 80101d8:	ee37 5a86 	vadd.f32	s10, s15, s12
 80101dc:	ee71 5ae4 	vsub.f32	s11, s3, s9
 80101e0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80101e4:	ed81 2a00 	vstr	s4, [r1]
 80101e8:	ee36 6ac7 	vsub.f32	s12, s13, s14
 80101ec:	4419      	add	r1, r3
 80101ee:	ee33 4a04 	vadd.f32	s8, s6, s8
 80101f2:	ee72 2ac1 	vsub.f32	s5, s5, s2
 80101f6:	ee74 4aa1 	vadd.f32	s9, s9, s3
 80101fa:	ee37 7a26 	vadd.f32	s14, s14, s13
 80101fe:	ed84 4a01 	vstr	s8, [r4, #4]
 8010202:	ed40 3a01 	vstr	s7, [r0, #-4]
 8010206:	441c      	add	r4, r3
 8010208:	edc7 2a00 	vstr	s5, [r7]
 801020c:	ed85 5a00 	vstr	s10, [r5]
 8010210:	edc2 7a00 	vstr	s15, [r2]
 8010214:	edc0 5a00 	vstr	s11, [r0]
 8010218:	4418      	add	r0, r3
 801021a:	edc7 4a01 	vstr	s9, [r7, #4]
 801021e:	441f      	add	r7, r3
 8010220:	ed85 6a01 	vstr	s12, [r5, #4]
 8010224:	441d      	add	r5, r3
 8010226:	ed82 7a01 	vstr	s14, [r2, #4]
 801022a:	441a      	add	r2, r3
 801022c:	f63f af44 	bhi.w	80100b8 <arm_radix8_butterfly_f32+0x8c>
 8010230:	469c      	mov	ip, r3
 8010232:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010234:	2b07      	cmp	r3, #7
 8010236:	f240 81b6 	bls.w	80105a6 <arm_radix8_butterfly_f32+0x57a>
 801023a:	9a02      	ldr	r2, [sp, #8]
 801023c:	f109 0608 	add.w	r6, r9, #8
 8010240:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010242:	f108 0408 	add.w	r4, r8, #8
 8010246:	3208      	adds	r2, #8
 8010248:	9f06      	ldr	r7, [sp, #24]
 801024a:	9d04      	ldr	r5, [sp, #16]
 801024c:	189a      	adds	r2, r3, r2
 801024e:	3708      	adds	r7, #8
 8010250:	3508      	adds	r5, #8
 8010252:	9807      	ldr	r0, [sp, #28]
 8010254:	920c      	str	r2, [sp, #48]	; 0x30
 8010256:	199a      	adds	r2, r3, r6
 8010258:	9905      	ldr	r1, [sp, #20]
 801025a:	3008      	adds	r0, #8
 801025c:	920b      	str	r2, [sp, #44]	; 0x2c
 801025e:	19da      	adds	r2, r3, r7
 8010260:	310c      	adds	r1, #12
 8010262:	920a      	str	r2, [sp, #40]	; 0x28
 8010264:	195a      	adds	r2, r3, r5
 8010266:	9209      	str	r2, [sp, #36]	; 0x24
 8010268:	191a      	adds	r2, r3, r4
 801026a:	9208      	str	r2, [sp, #32]
 801026c:	181a      	adds	r2, r3, r0
 801026e:	9207      	str	r2, [sp, #28]
 8010270:	185a      	adds	r2, r3, r1
 8010272:	330c      	adds	r3, #12
 8010274:	9205      	str	r2, [sp, #20]
 8010276:	9306      	str	r3, [sp, #24]
 8010278:	2301      	movs	r3, #1
 801027a:	9304      	str	r3, [sp, #16]
 801027c:	2300      	movs	r3, #0
 801027e:	930d      	str	r3, [sp, #52]	; 0x34
 8010280:	4663      	mov	r3, ip
 8010282:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010284:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010286:	f8dd c014 	ldr.w	ip, [sp, #20]
 801028a:	440a      	add	r2, r1
 801028c:	9f06      	ldr	r7, [sp, #24]
 801028e:	9e07      	ldr	r6, [sp, #28]
 8010290:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8010294:	920d      	str	r2, [sp, #52]	; 0x34
 8010296:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 801029a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801029c:	9d08      	ldr	r5, [sp, #32]
 801029e:	4442      	add	r2, r8
 80102a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80102a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80102a4:	eb02 0108 	add.w	r1, r2, r8
 80102a8:	ed92 ea00 	vldr	s28, [r2]
 80102ac:	eb01 0208 	add.w	r2, r1, r8
 80102b0:	edd1 da00 	vldr	s27, [r1]
 80102b4:	eb02 0108 	add.w	r1, r2, r8
 80102b8:	ed92 da00 	vldr	s26, [r2]
 80102bc:	eb01 0208 	add.w	r2, r1, r8
 80102c0:	edd1 ca00 	vldr	s25, [r1]
 80102c4:	eb02 0108 	add.w	r1, r2, r8
 80102c8:	ed92 ca00 	vldr	s24, [r2]
 80102cc:	eb01 0208 	add.w	r2, r1, r8
 80102d0:	edd1 ba00 	vldr	s23, [r1]
 80102d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80102d6:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 80102da:	ed92 ba00 	vldr	s22, [r2]
 80102de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80102e0:	eb0e 0908 	add.w	r9, lr, r8
 80102e4:	910e      	str	r1, [sp, #56]	; 0x38
 80102e6:	9201      	str	r2, [sp, #4]
 80102e8:	eb09 0208 	add.w	r2, r9, r8
 80102ec:	ed99 aa01 	vldr	s20, [r9, #4]
 80102f0:	edde aa01 	vldr	s21, [lr, #4]
 80102f4:	eb02 0908 	add.w	r9, r2, r8
 80102f8:	edd2 9a01 	vldr	s19, [r2, #4]
 80102fc:	f8dd e010 	ldr.w	lr, [sp, #16]
 8010300:	eb09 0208 	add.w	r2, r9, r8
 8010304:	ed99 9a01 	vldr	s18, [r9, #4]
 8010308:	eb02 0908 	add.w	r9, r2, r8
 801030c:	ed92 8a01 	vldr	s16, [r2, #4]
 8010310:	9a01      	ldr	r2, [sp, #4]
 8010312:	edd9 7a01 	vldr	s15, [r9, #4]
 8010316:	44c8      	add	r8, r9
 8010318:	edcd 7a02 	vstr	s15, [sp, #8]
 801031c:	edd8 7a01 	vldr	s15, [r8, #4]
 8010320:	edcd 7a03 	vstr	s15, [sp, #12]
 8010324:	990e      	ldr	r1, [sp, #56]	; 0x38
 8010326:	e001      	b.n	801032c <arm_radix8_butterfly_f32+0x300>
 8010328:	3f3504f3 	.word	0x3f3504f3
 801032c:	ed92 7a00 	vldr	s14, [r2]
 8010330:	44de      	add	lr, fp
 8010332:	ed17 1a01 	vldr	s2, [r7, #-4]
 8010336:	ed90 5a00 	vldr	s10, [r0]
 801033a:	45f2      	cmp	sl, lr
 801033c:	ed1c fa01 	vldr	s30, [ip, #-4]
 8010340:	ee31 3a07 	vadd.f32	s6, s2, s14
 8010344:	edd6 5a00 	vldr	s11, [r6]
 8010348:	ee31 1a47 	vsub.f32	s2, s2, s14
 801034c:	edd4 7a00 	vldr	s15, [r4]
 8010350:	ed95 7a00 	vldr	s14, [r5]
 8010354:	ed91 4a00 	vldr	s8, [r1]
 8010358:	ee3f 6a27 	vadd.f32	s12, s30, s15
 801035c:	ee77 6a25 	vadd.f32	s13, s14, s11
 8010360:	edd7 ea00 	vldr	s29, [r7]
 8010364:	ee74 fa05 	vadd.f32	s31, s8, s10
 8010368:	ee73 1a06 	vadd.f32	s3, s6, s12
 801036c:	ee34 4a45 	vsub.f32	s8, s8, s10
 8010370:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 8010374:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010378:	ee33 3a46 	vsub.f32	s6, s6, s12
 801037c:	ee31 6a85 	vadd.f32	s12, s3, s10
 8010380:	ee7f 7a67 	vsub.f32	s15, s30, s15
 8010384:	ee34 fa07 	vadd.f32	s30, s8, s14
 8010388:	ed07 6a01 	vstr	s12, [r7, #-4]
 801038c:	ee34 4a47 	vsub.f32	s8, s8, s14
 8010390:	edd5 3a01 	vldr	s7, [r5, #4]
 8010394:	ee7f fae6 	vsub.f32	s31, s31, s13
 8010398:	ed90 7a01 	vldr	s14, [r0, #4]
 801039c:	ee2f fa28 	vmul.f32	s30, s30, s17
 80103a0:	edd1 5a01 	vldr	s11, [r1, #4]
 80103a4:	ee24 4a28 	vmul.f32	s8, s8, s17
 80103a8:	ed96 6a01 	vldr	s12, [r6, #4]
 80103ac:	ee31 5ac5 	vsub.f32	s10, s3, s10
 80103b0:	ee75 0ac7 	vsub.f32	s1, s11, s14
 80103b4:	edd2 6a01 	vldr	s13, [r2, #4]
 80103b8:	ee73 2ac6 	vsub.f32	s5, s7, s12
 80103bc:	edd4 4a01 	vldr	s9, [r4, #4]
 80103c0:	ee75 5a87 	vadd.f32	s11, s11, s14
 80103c4:	ed9c 7a00 	vldr	s14, [ip]
 80103c8:	ee37 2a8f 	vadd.f32	s4, s15, s30
 80103cc:	ee33 6a86 	vadd.f32	s12, s7, s12
 80103d0:	ee37 facf 	vsub.f32	s30, s15, s30
 80103d4:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 80103d8:	ee70 7ae2 	vsub.f32	s15, s1, s5
 80103dc:	ee7e eae6 	vsub.f32	s29, s29, s13
 80103e0:	ee70 2aa2 	vadd.f32	s5, s1, s5
 80103e4:	ee77 6a24 	vadd.f32	s13, s14, s9
 80103e8:	ee75 0a86 	vadd.f32	s1, s11, s12
 80103ec:	ee37 7a64 	vsub.f32	s14, s14, s9
 80103f0:	ee33 0aa6 	vadd.f32	s0, s7, s13
 80103f4:	ee67 7aa8 	vmul.f32	s15, s15, s17
 80103f8:	ee62 2aa8 	vmul.f32	s5, s5, s17
 80103fc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010400:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8010404:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 8010408:	ee77 4a22 	vadd.f32	s9, s14, s5
 801040c:	ee7e eae7 	vsub.f32	s29, s29, s15
 8010410:	ee77 7a62 	vsub.f32	s15, s14, s5
 8010414:	ee71 2a04 	vadd.f32	s5, s2, s8
 8010418:	ee31 7a44 	vsub.f32	s14, s2, s8
 801041c:	ee30 1a60 	vsub.f32	s2, s0, s1
 8010420:	ee73 1a06 	vadd.f32	s3, s6, s12
 8010424:	ee33 6a46 	vsub.f32	s12, s6, s12
 8010428:	ee33 3aef 	vsub.f32	s6, s7, s31
 801042c:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 8010430:	ee3e 4acf 	vsub.f32	s8, s29, s30
 8010434:	ee75 3ac2 	vsub.f32	s7, s11, s4
 8010438:	ee72 5a25 	vadd.f32	s11, s4, s11
 801043c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8010440:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8010444:	ee77 2a27 	vadd.f32	s5, s14, s15
 8010448:	ee37 7a67 	vsub.f32	s14, s14, s15
 801044c:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 8010450:	ee2c fa85 	vmul.f32	s30, s25, s10
 8010454:	ee69 ea01 	vmul.f32	s29, s18, s2
 8010458:	ee29 5a05 	vmul.f32	s10, s18, s10
 801045c:	ee2c 1a81 	vmul.f32	s2, s25, s2
 8010460:	ee6d faa1 	vmul.f32	s31, s27, s3
 8010464:	ee70 0a20 	vadd.f32	s1, s0, s1
 8010468:	ee6a 1a21 	vmul.f32	s3, s20, s3
 801046c:	ee2a 0a03 	vmul.f32	s0, s20, s6
 8010470:	ee2d 3a83 	vmul.f32	s6, s27, s6
 8010474:	edc7 0a00 	vstr	s1, [r7]
 8010478:	ee7f ea2e 	vadd.f32	s29, s30, s29
 801047c:	441f      	add	r7, r3
 801047e:	ee2a faa3 	vmul.f32	s30, s21, s7
 8010482:	ee31 5a45 	vsub.f32	s10, s2, s10
 8010486:	ee6e 3a23 	vmul.f32	s7, s28, s7
 801048a:	edc2 ea00 	vstr	s29, [r2]
 801048e:	ee3f 0a80 	vadd.f32	s0, s31, s0
 8010492:	ee33 3a61 	vsub.f32	s6, s6, s3
 8010496:	ed82 5a01 	vstr	s10, [r2, #4]
 801049a:	ee6e 0a02 	vmul.f32	s1, s28, s4
 801049e:	edcd 3a01 	vstr	s7, [sp, #4]
 80104a2:	ed9d 5a03 	vldr	s10, [sp, #12]
 80104a6:	ee6b ea86 	vmul.f32	s29, s23, s12
 80104aa:	eddd 3a02 	vldr	s7, [sp, #8]
 80104ae:	ee6b fa24 	vmul.f32	s31, s22, s9
 80104b2:	ed0c 0a01 	vstr	s0, [ip, #-4]
 80104b6:	ee65 4a24 	vmul.f32	s9, s10, s9
 80104ba:	ed8c 3a00 	vstr	s6, [ip]
 80104be:	ee23 1aa6 	vmul.f32	s2, s7, s13
 80104c2:	ee23 6a86 	vmul.f32	s12, s7, s12
 80104c6:	eddd 3a01 	vldr	s7, [sp, #4]
 80104ca:	ee25 5a25 	vmul.f32	s10, s10, s11
 80104ce:	441a      	add	r2, r3
 80104d0:	ee2c 0a22 	vmul.f32	s0, s24, s5
 80104d4:	449c      	add	ip, r3
 80104d6:	ee68 1a04 	vmul.f32	s3, s16, s8
 80104da:	ee70 0a8f 	vadd.f32	s1, s1, s30
 80104de:	ee2d 3a07 	vmul.f32	s6, s26, s14
 80104e2:	ee29 faa7 	vmul.f32	s30, s19, s15
 80104e6:	ee2a 2a82 	vmul.f32	s4, s21, s4
 80104ea:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 80104ee:	ee6b 5a25 	vmul.f32	s11, s22, s11
 80104f2:	ee68 2a22 	vmul.f32	s5, s16, s5
 80104f6:	ee2c 4a04 	vmul.f32	s8, s24, s8
 80104fa:	ee29 7a87 	vmul.f32	s14, s19, s14
 80104fe:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8010502:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8010506:	ee7e ea81 	vadd.f32	s29, s29, s2
 801050a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801050e:	ee3f 5a85 	vadd.f32	s10, s31, s10
 8010512:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8010516:	edc4 ea00 	vstr	s29, [r4]
 801051a:	ee30 0a21 	vadd.f32	s0, s0, s3
 801051e:	ed84 6a01 	vstr	s12, [r4, #4]
 8010522:	ee74 2a62 	vsub.f32	s5, s8, s5
 8010526:	edc1 0a00 	vstr	s1, [r1]
 801052a:	ee33 3a0f 	vadd.f32	s6, s6, s30
 801052e:	edc1 3a01 	vstr	s7, [r1, #4]
 8010532:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010536:	ed86 5a00 	vstr	s10, [r6]
 801053a:	edc6 4a01 	vstr	s9, [r6, #4]
 801053e:	4419      	add	r1, r3
 8010540:	ed80 0a00 	vstr	s0, [r0]
 8010544:	441c      	add	r4, r3
 8010546:	edc0 2a01 	vstr	s5, [r0, #4]
 801054a:	441e      	add	r6, r3
 801054c:	ed85 3a00 	vstr	s6, [r5]
 8010550:	4418      	add	r0, r3
 8010552:	ed85 7a01 	vstr	s14, [r5, #4]
 8010556:	441d      	add	r5, r3
 8010558:	f63f aee8 	bhi.w	801032c <arm_radix8_butterfly_f32+0x300>
 801055c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801055e:	9a04      	ldr	r2, [sp, #16]
 8010560:	3108      	adds	r1, #8
 8010562:	3201      	adds	r2, #1
 8010564:	910c      	str	r1, [sp, #48]	; 0x30
 8010566:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010568:	9204      	str	r2, [sp, #16]
 801056a:	3108      	adds	r1, #8
 801056c:	910b      	str	r1, [sp, #44]	; 0x2c
 801056e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010570:	3108      	adds	r1, #8
 8010572:	910a      	str	r1, [sp, #40]	; 0x28
 8010574:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010576:	3108      	adds	r1, #8
 8010578:	9109      	str	r1, [sp, #36]	; 0x24
 801057a:	9908      	ldr	r1, [sp, #32]
 801057c:	3108      	adds	r1, #8
 801057e:	9108      	str	r1, [sp, #32]
 8010580:	9907      	ldr	r1, [sp, #28]
 8010582:	3108      	adds	r1, #8
 8010584:	9107      	str	r1, [sp, #28]
 8010586:	9906      	ldr	r1, [sp, #24]
 8010588:	3108      	adds	r1, #8
 801058a:	9106      	str	r1, [sp, #24]
 801058c:	9905      	ldr	r1, [sp, #20]
 801058e:	3108      	adds	r1, #8
 8010590:	9105      	str	r1, [sp, #20]
 8010592:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010594:	4291      	cmp	r1, r2
 8010596:	f47f ae74 	bne.w	8010282 <arm_radix8_butterfly_f32+0x256>
 801059a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801059c:	468b      	mov	fp, r1
 801059e:	00db      	lsls	r3, r3, #3
 80105a0:	b29b      	uxth	r3, r3
 80105a2:	9310      	str	r3, [sp, #64]	; 0x40
 80105a4:	e551      	b.n	801004a <arm_radix8_butterfly_f32+0x1e>
 80105a6:	b015      	add	sp, #84	; 0x54
 80105a8:	ecbd 8b10 	vpop	{d8-d15}
 80105ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080105b0 <__errno>:
 80105b0:	4b01      	ldr	r3, [pc, #4]	; (80105b8 <__errno+0x8>)
 80105b2:	6818      	ldr	r0, [r3, #0]
 80105b4:	4770      	bx	lr
 80105b6:	bf00      	nop
 80105b8:	24000018 	.word	0x24000018

080105bc <__libc_init_array>:
 80105bc:	b570      	push	{r4, r5, r6, lr}
 80105be:	4d0d      	ldr	r5, [pc, #52]	; (80105f4 <__libc_init_array+0x38>)
 80105c0:	4c0d      	ldr	r4, [pc, #52]	; (80105f8 <__libc_init_array+0x3c>)
 80105c2:	1b64      	subs	r4, r4, r5
 80105c4:	10a4      	asrs	r4, r4, #2
 80105c6:	2600      	movs	r6, #0
 80105c8:	42a6      	cmp	r6, r4
 80105ca:	d109      	bne.n	80105e0 <__libc_init_array+0x24>
 80105cc:	4d0b      	ldr	r5, [pc, #44]	; (80105fc <__libc_init_array+0x40>)
 80105ce:	4c0c      	ldr	r4, [pc, #48]	; (8010600 <__libc_init_array+0x44>)
 80105d0:	f000 f8e0 	bl	8010794 <_init>
 80105d4:	1b64      	subs	r4, r4, r5
 80105d6:	10a4      	asrs	r4, r4, #2
 80105d8:	2600      	movs	r6, #0
 80105da:	42a6      	cmp	r6, r4
 80105dc:	d105      	bne.n	80105ea <__libc_init_array+0x2e>
 80105de:	bd70      	pop	{r4, r5, r6, pc}
 80105e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80105e4:	4798      	blx	r3
 80105e6:	3601      	adds	r6, #1
 80105e8:	e7ee      	b.n	80105c8 <__libc_init_array+0xc>
 80105ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80105ee:	4798      	blx	r3
 80105f0:	3601      	adds	r6, #1
 80105f2:	e7f2      	b.n	80105da <__libc_init_array+0x1e>
 80105f4:	08023a18 	.word	0x08023a18
 80105f8:	08023a18 	.word	0x08023a18
 80105fc:	08023a18 	.word	0x08023a18
 8010600:	08023a1c 	.word	0x08023a1c

08010604 <memcpy>:
 8010604:	440a      	add	r2, r1
 8010606:	4291      	cmp	r1, r2
 8010608:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801060c:	d100      	bne.n	8010610 <memcpy+0xc>
 801060e:	4770      	bx	lr
 8010610:	b510      	push	{r4, lr}
 8010612:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010616:	f803 4f01 	strb.w	r4, [r3, #1]!
 801061a:	4291      	cmp	r1, r2
 801061c:	d1f9      	bne.n	8010612 <memcpy+0xe>
 801061e:	bd10      	pop	{r4, pc}

08010620 <memset>:
 8010620:	4402      	add	r2, r0
 8010622:	4603      	mov	r3, r0
 8010624:	4293      	cmp	r3, r2
 8010626:	d100      	bne.n	801062a <memset+0xa>
 8010628:	4770      	bx	lr
 801062a:	f803 1b01 	strb.w	r1, [r3], #1
 801062e:	e7f9      	b.n	8010624 <memset+0x4>

08010630 <logf>:
 8010630:	ee10 3a10 	vmov	r3, s0
 8010634:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8010638:	b410      	push	{r4}
 801063a:	d055      	beq.n	80106e8 <logf+0xb8>
 801063c:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 8010640:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8010644:	d31a      	bcc.n	801067c <logf+0x4c>
 8010646:	005a      	lsls	r2, r3, #1
 8010648:	d104      	bne.n	8010654 <logf+0x24>
 801064a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801064e:	2001      	movs	r0, #1
 8010650:	f000 b880 	b.w	8010754 <__math_divzerof>
 8010654:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010658:	d043      	beq.n	80106e2 <logf+0xb2>
 801065a:	2b00      	cmp	r3, #0
 801065c:	db02      	blt.n	8010664 <logf+0x34>
 801065e:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8010662:	d303      	bcc.n	801066c <logf+0x3c>
 8010664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010668:	f000 b884 	b.w	8010774 <__math_invalidf>
 801066c:	eddf 7a20 	vldr	s15, [pc, #128]	; 80106f0 <logf+0xc0>
 8010670:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010674:	ee10 3a10 	vmov	r3, s0
 8010678:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 801067c:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 8010680:	491c      	ldr	r1, [pc, #112]	; (80106f4 <logf+0xc4>)
 8010682:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 8010686:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 801068a:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 801068e:	0dd4      	lsrs	r4, r2, #23
 8010690:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8010694:	05e4      	lsls	r4, r4, #23
 8010696:	ed90 6b00 	vldr	d6, [r0]
 801069a:	1b1b      	subs	r3, r3, r4
 801069c:	ee07 3a90 	vmov	s15, r3
 80106a0:	ed91 5b40 	vldr	d5, [r1, #256]	; 0x100
 80106a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80106a8:	15d2      	asrs	r2, r2, #23
 80106aa:	eea6 0b07 	vfma.f64	d0, d6, d7
 80106ae:	ed90 6b02 	vldr	d6, [r0, #8]
 80106b2:	ee20 4b00 	vmul.f64	d4, d0, d0
 80106b6:	ee07 2a90 	vmov	s15, r2
 80106ba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80106be:	eea7 6b05 	vfma.f64	d6, d7, d5
 80106c2:	ed91 5b44 	vldr	d5, [r1, #272]	; 0x110
 80106c6:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 80106ca:	eea5 7b00 	vfma.f64	d7, d5, d0
 80106ce:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 80106d2:	ee30 0b06 	vadd.f64	d0, d0, d6
 80106d6:	eea5 7b04 	vfma.f64	d7, d5, d4
 80106da:	eea4 0b07 	vfma.f64	d0, d4, d7
 80106de:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80106e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80106e6:	4770      	bx	lr
 80106e8:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80106f8 <logf+0xc8>
 80106ec:	e7f9      	b.n	80106e2 <logf+0xb2>
 80106ee:	bf00      	nop
 80106f0:	4b000000 	.word	0x4b000000
 80106f4:	080238f0 	.word	0x080238f0
 80106f8:	00000000 	.word	0x00000000

080106fc <sqrtf>:
 80106fc:	b508      	push	{r3, lr}
 80106fe:	ed2d 8b02 	vpush	{d8}
 8010702:	eeb0 8a40 	vmov.f32	s16, s0
 8010706:	f000 f817 	bl	8010738 <__ieee754_sqrtf>
 801070a:	eeb4 8a48 	vcmp.f32	s16, s16
 801070e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010712:	d60c      	bvs.n	801072e <sqrtf+0x32>
 8010714:	eddf 8a07 	vldr	s17, [pc, #28]	; 8010734 <sqrtf+0x38>
 8010718:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801071c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010720:	d505      	bpl.n	801072e <sqrtf+0x32>
 8010722:	f7ff ff45 	bl	80105b0 <__errno>
 8010726:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801072a:	2321      	movs	r3, #33	; 0x21
 801072c:	6003      	str	r3, [r0, #0]
 801072e:	ecbd 8b02 	vpop	{d8}
 8010732:	bd08      	pop	{r3, pc}
 8010734:	00000000 	.word	0x00000000

08010738 <__ieee754_sqrtf>:
 8010738:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801073c:	4770      	bx	lr

0801073e <with_errnof>:
 801073e:	b513      	push	{r0, r1, r4, lr}
 8010740:	4604      	mov	r4, r0
 8010742:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010746:	f7ff ff33 	bl	80105b0 <__errno>
 801074a:	ed9d 0a01 	vldr	s0, [sp, #4]
 801074e:	6004      	str	r4, [r0, #0]
 8010750:	b002      	add	sp, #8
 8010752:	bd10      	pop	{r4, pc}

08010754 <__math_divzerof>:
 8010754:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010758:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801075c:	2800      	cmp	r0, #0
 801075e:	fe40 7a27 	vseleq.f32	s15, s0, s15
 8010762:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8010770 <__math_divzerof+0x1c>
 8010766:	2022      	movs	r0, #34	; 0x22
 8010768:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801076c:	f7ff bfe7 	b.w	801073e <with_errnof>
 8010770:	00000000 	.word	0x00000000

08010774 <__math_invalidf>:
 8010774:	eef0 7a40 	vmov.f32	s15, s0
 8010778:	ee30 7a40 	vsub.f32	s14, s0, s0
 801077c:	eef4 7a67 	vcmp.f32	s15, s15
 8010780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010784:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8010788:	d602      	bvs.n	8010790 <__math_invalidf+0x1c>
 801078a:	2021      	movs	r0, #33	; 0x21
 801078c:	f7ff bfd7 	b.w	801073e <with_errnof>
 8010790:	4770      	bx	lr
	...

08010794 <_init>:
 8010794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010796:	bf00      	nop
 8010798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801079a:	bc08      	pop	{r3}
 801079c:	469e      	mov	lr, r3
 801079e:	4770      	bx	lr

080107a0 <_fini>:
 80107a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107a2:	bf00      	nop
 80107a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107a6:	bc08      	pop	{r3}
 80107a8:	469e      	mov	lr, r3
 80107aa:	4770      	bx	lr
