// Seed: 658821849
`default_nettype id_0
module module_0 (
    output logic id_0,
    output id_1,
    output id_2
);
  reg id_4, id_5;
  always @(1 | id_4 - 1 or posedge 1) id_1 <= !1;
  reg id_6;
  type_12(
      id_4, id_1
  );
  logic id_7 = 1'h0;
  assign id_2 = 1;
  type_14(
      id_5, id_3[1&&1], id_6
  );
  supply0 id_8 = id_3;
endmodule
