//! Physical signless step versus independent scalar transition records.
use crate::point_add::trailmix_port::circuit::Circuit;
use crate::circuit::OperationType;
use crate::sim::Simulator;
use sha3::digest::XofReader;
struct Fixed;impl XofReader for Fixed {fn read(&mut self,b:&mut[u8]){b.fill(0x69)}}
fn rnd(s:&mut u64)->u64{*s^=*s<<13;*s^=*s>>7;*s^=*s<<17;*s}
fn put(w:&mut[u64],i:usize,lane:usize,v:bool){let bit=1u64<<lane;w[i]=(w[i]&!bit)|if v{bit}else{0};}
pub fn run() {
    let supported=true;
    let path=std::env::var("LOWQ_METADATA_FULL_STEP_CAPSULE").expect("explicit scalar entry capsule");
    let data=std::fs::read(path).expect("read entry capsule");assert_eq!(&data[..8],if supported{b"R5FSTEP1"}else{b"R5ENTRY1"});
    let rowlen=if supported{138}else{137};let offset=if supported{2}else{1};
    let count=u32::from_le_bytes(data[8..12].try_into().unwrap()) as usize;
    assert_eq!(data.len(),12+count*rowlen);assert!(count>0&&count<=1_000_000);
    let mut total=0;
    for block in 0..if supported{26}else{1} {for j in 0..4 {
        let (lo,hi)=if supported{super::metadata_entry_head5::A_SUPPORTS[block]}else{(0,256)};
        let rows:Vec<_>=data[12..].chunks_exact(rowlen).filter(|r|{
            if supported {let t=u16::from_le_bytes(r[..2].try_into().unwrap())as usize;(t-1)/64==block&&t%4==j}
            else {r[0]as usize==j}
        }).collect();

        let mut circ=Circuit::new();let rank=circ.alloc_qreg_bits("rank",5);let a=circ.alloc_qreg_bits("a",6);let c=circ.alloc_qreg_bits("c",6);let sm=circ.alloc_qreg_bits("sm",4);
        let p1=circ.alloc_qreg("p1");let p2=circ.alloc_qreg("p2");let iter=circ.alloc_qreg("iter");let w1=circ.alloc_qreg_bits("w1",259);let w2=circ.alloc_qreg_bits("w2",259);assert_eq!(circ.b.next_qubit,542);
        let helpers=circ.alloc_qreg_bits("borrowed",24);let owned=circ.b.next_qubit;
        super::q798_step::step(&mut circ,&rank,&a,&c,&sm,&p1,&p2,&iter,&w1,&w2,&helpers,j,block);assert_eq!(circ.b.next_qubit,owned);
        let b=circ.into_builder();for op in &b.ops{op.validate();assert!(matches!(op.kind,OperationType::X|OperationType::CX|OperationType::CCX));}
        eprintln!("Q798_SIGNLESS_STEP_BUILT j={j} T={} ops={} owned_inversion_wires=542 borrowed=24 block={block} lo={lo} hi={hi}",b.ops.iter().filter(|o|o.kind==OperationType::CCX).count(),b.ops.len());
        for pattern in 0..2 {for batch in 0..rows.len().div_ceil(64) {
            let mut seed=0x79eb650f12a4dc38u64^batch as u64^((pattern as u64)<<32);let mut before:Vec<_>=(0..owned).map(|_|rnd(&mut seed)).collect();let mut after=before.clone();
            for lane in 0..64 {
                let row=rows[(batch*64+lane)%rows.len()];
                for (w,record) in [(&mut before,&row[offset..offset+68]),(&mut after,&row[offset+68..offset+136])] {
                    let tag=record[2]&0xe0==0xe0 && (0..21).filter(|&i|i!=11).all(|i|record[i/8]>>(i%8)&1==0);
                    if tag{assert!(record[1]&8!=0,"true256 tag C must be1");}
                    for i in 0..542 {let old=if i<23{i}else{i+1};let v=record[old/8]>>(old%8)&1!=0;put(w,i,lane,v^(tag&&i==11));}
                }
            }
            let mut f=Fixed;let mut sim=Simulator::new(owned as usize,0,&mut f);sim.qubits.copy_from_slice(&before);sim.apply_iter(b.ops.iter());
            if sim.qubits!=after {let diffs:Vec<_>=sim.qubits.iter().zip(&after).enumerate().filter(|(_, (x,y))|x!=y).map(|(i,(x,y))|(i,format!("{:016x}",x^y))).collect();panic!("full step j={j} pattern={pattern} batch={batch} diffs={diffs:?}");}
            assert_eq!(sim.phase,0);sim.apply_iter(b.ops.iter().rev());assert_eq!(sim.qubits,before);assert_eq!(sim.phase,0);total+=64;
        }}
        // Already-terminal phase00/Sign0 is identity for arbitrary history,
        // work data, and dirty helpers. The full terminal lifecycle is separate.
        for batch in 0..8 {
            let mut seed=0x8a145de782039b6fu64^batch;let mut before:Vec<_>=(0..owned).map(|_|rnd(&mut seed)).collect();
            for lane in 0..64 {
                for i in 0..5 {put(&mut before,rank[i].id()as usize,lane,29>>i&1!=0);}
                for q in &a {put(&mut before,q.id()as usize,lane,true);}
                let history=if j==0 {(batch as usize*64+lane)%255}else{(batch as usize*64+lane)%256};
                for i in 0..6 {put(&mut before,c[i].id()as usize,lane,history>>i&1!=0);}
                for i in 0..4 {put(&mut before,sm[i].id()as usize,lane,history>>(i+6)&1!=0);}
                put(&mut before,w1[256].id()as usize,lane,false);
                for q in [&p1,&p2] {put(&mut before,q.id()as usize,lane,false);}
            }
            let mut after=before.clone();
            if j==0 {for lane in 0..64 {let history=1+(batch as usize*64+lane)%255;
                for i in 0..6 {put(&mut after,c[i].id()as usize,lane,history>>i&1!=0);}
                for i in 0..4 {put(&mut after,sm[i].id()as usize,lane,history>>(i+6)&1!=0);}
            }}
            let mut f=Fixed;let mut sim=Simulator::new(owned as usize,0,&mut f);sim.qubits.copy_from_slice(&before);sim.apply_iter(b.ops.iter());assert_eq!(sim.qubits,after);assert_eq!(sim.phase,0);sim.apply_iter(b.ops.iter().rev());assert_eq!(sim.qubits,before);assert_eq!(sim.phase,0);total+=64;
        }
        eprintln!("Q798_SIGNLESS_STEP_CASE j={j} scalar_records={} PASS",rows.len());
    }}
    eprintln!("Q798_SIGNLESS_STEP_PASS lanes={total} scalar_records={count}; actual counter guards, terminal history increment, complete phase boundary, wrap exceptions, dirty restoration and literal inverse; full native signless scheduled step; inversion lifecycle and whole Q798 still unverified");
}
