0.6
2018.3
Dec  7 2018
00:33:28
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sim_1/new/testbench.v,1734609582,verilog,,,,test_bench,,,,,,,,
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/e2prom.v,1733410870,verilog,,D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/i2c.v,,e2prom,,,,,,,,
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/i2c.v,1733410806,verilog,,D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/smg.v,,i2c,,,,,,,,
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/smg.v,1733466038,verilog,,D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/top.v,,smg,,,,,,,,
D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sources_1/new/top.v,1734608602,verilog,,D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.srcs/sim_1/new/testbench.v,,top,,,,,,,,
