#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ed96d1a630 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 2;
 .timescale 0 0;
P_000001ed96d24f80 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001ed96d24fb8 .param/l "IWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_000001ed96d24ff0 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001ed96d9c8f0_0 .var "f_alu_pc_value", 31 0;
v000001ed96d9e330_0 .var "f_change_pc", 0 0;
v000001ed96d9c990_0 .var "f_clk", 0 0;
v000001ed96d9d610_0 .var "f_i_ack", 0 0;
v000001ed96d9e6f0_0 .var "f_i_ce", 0 0;
v000001ed96d9e3d0_0 .var "f_i_flush", 0 0;
v000001ed96d9ca30_0 .var "f_i_instr", 31 0;
v000001ed96d9d750_0 .var "f_i_stall", 0 0;
v000001ed96d9cdf0_0 .net "f_o_addr_instr", 31 0, v000001ed96d430f0_0;  1 drivers
v000001ed96d9d9d0_0 .net "f_o_ce", 0 0, v000001ed96d43190_0;  1 drivers
v000001ed96d9dc50_0 .net "f_o_flush", 0 0, v000001ed96d432d0_0;  1 drivers
v000001ed96d9e470_0 .net "f_o_instr", 31 0, v000001ed96d43410_0;  1 drivers
v000001ed96d9ce90_0 .net "f_o_stall", 0 0, v000001ed96d434b0_0;  1 drivers
v000001ed96d9cf30_0 .net "f_o_syn", 0 0, v000001ed96d439b0_0;  1 drivers
v000001ed96d9d070_0 .net "f_pc", 31 0, v000001ed96d9cc10_0;  1 drivers
v000001ed96d9cad0_0 .var "f_rst", 0 0;
S_000001ed96d44890 .scope task, "do_flush" "do_flush" 2 122, 2 122 0, S_000001ed96d1a630;
 .timescale 0 0;
v000001ed96d43550_0 .var/i "cycles", 31 0;
E_000001ed96d1ad50 .event posedge, v000001ed96d43af0_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e6f0_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %load/vec4 v000001ed96d43550_0;
    %subi 1, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ed96d1ad50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e3d0_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %end;
S_000001ed96cf2d20 .scope task, "do_jump" "do_jump" 2 106, 2 106 0, S_000001ed96d1a630;
 .timescale 0 0;
v000001ed96d43730_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v000001ed96d43730_0;
    %store/vec4 v000001ed96d9c8f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9e330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e6f0_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %end;
S_000001ed96cf2eb0 .scope task, "do_reset" "do_reset" 2 71, 2 71 0, S_000001ed96d1a630;
 .timescale 0 0;
v000001ed96d437d0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9cad0_0, 0, 1;
    %load/vec4 v000001ed96d437d0_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ed96d1ad50;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9cad0_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %end;
S_000001ed96cf3040 .scope module, "dut" "instruction_fetch" 2 39, 3 4 0, S_000001ed96d1a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_000001ed96cf32d0 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001ed96cf3308 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001ed96cf3340 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000001ed96d24a40 .functor OR 1, v000001ed96d434b0_0, v000001ed96d9d750_0, C4<0>, C4<0>;
L_000001ed96d24420 .functor AND 1, v000001ed96d439b0_0, L_000001ed96d9de30, C4<1>, C4<1>;
L_000001ed96d24260 .functor OR 1, L_000001ed96d24a40, L_000001ed96d24420, C4<0>, C4<0>;
L_000001ed96d24ab0 .functor OR 1, L_000001ed96d24260, L_000001ed96d9d890, C4<0>, C4<0>;
v000001ed96d43870_0 .net *"_ivl_11", 0 0, L_000001ed96d9d890;  1 drivers
v000001ed96d43cd0_0 .net *"_ivl_3", 0 0, L_000001ed96d24a40;  1 drivers
v000001ed96d43910_0 .net *"_ivl_5", 0 0, L_000001ed96d9de30;  1 drivers
v000001ed96d43230_0 .net *"_ivl_7", 0 0, L_000001ed96d24420;  1 drivers
v000001ed96d43d70_0 .net *"_ivl_9", 0 0, L_000001ed96d24260;  1 drivers
v000001ed96d439b0_0 .var "ce", 0 0;
v000001ed96d43370_0 .var "ce_d", 0 0;
v000001ed96d43a50_0 .net "f_alu_pc_value", 31 0, v000001ed96d9c8f0_0;  1 drivers
v000001ed96d43e10_0 .net "f_change_pc", 0 0, v000001ed96d9e330_0;  1 drivers
v000001ed96d43af0_0 .net "f_clk", 0 0, v000001ed96d9c990_0;  1 drivers
v000001ed96d43c30_0 .net "f_i_ack", 0 0, v000001ed96d9d610_0;  1 drivers
v000001ed96d43b90_0 .net "f_i_ce", 0 0, v000001ed96d9e6f0_0;  1 drivers
v000001ed96d42fb0_0 .net "f_i_flush", 0 0, v000001ed96d9e3d0_0;  1 drivers
v000001ed96d43eb0_0 .net "f_i_instr", 31 0, v000001ed96d9ca30_0;  1 drivers
v000001ed96d43050_0 .net "f_i_stall", 0 0, v000001ed96d9d750_0;  1 drivers
v000001ed96d430f0_0 .var "f_o_addr_instr", 31 0;
v000001ed96d43190_0 .var "f_o_ce", 0 0;
v000001ed96d432d0_0 .var "f_o_flush", 0 0;
v000001ed96d43410_0 .var "f_o_instr", 31 0;
v000001ed96d434b0_0 .var "f_o_stall", 0 0;
v000001ed96d9dbb0_0 .net "f_o_syn", 0 0, v000001ed96d439b0_0;  alias, 1 drivers
v000001ed96d9cc10_0 .var "f_pc", 31 0;
v000001ed96d9ded0_0 .net "f_rst", 0 0, v000001ed96d9cad0_0;  1 drivers
v000001ed96d9cfd0_0 .var "i_addr_instr", 31 0;
v000001ed96d9ccb0_0 .var "prev_pc", 31 0;
v000001ed96d9d430_0 .net "stall", 0 0, L_000001ed96d24ab0;  1 drivers
E_000001ed96d1b1d0/0 .event negedge, v000001ed96d9ded0_0;
E_000001ed96d1b1d0/1 .event posedge, v000001ed96d43af0_0;
E_000001ed96d1b1d0 .event/or E_000001ed96d1b1d0/0, E_000001ed96d1b1d0/1;
L_000001ed96d9de30 .reduce/nor v000001ed96d9d610_0;
L_000001ed96d9d890 .reduce/nor v000001ed96d439b0_0;
S_000001ed96d455c0 .scope task, "introduce_stall" "introduce_stall" 2 96, 2 96 0, S_000001ed96d1a630;
 .timescale 0 0;
v000001ed96d9da70_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %load/vec4 v000001ed96d9da70_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ed96d1ad50;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %end;
S_000001ed96d45750 .scope task, "send_instruction" "send_instruction" 2 81, 2 81 0, S_000001ed96d1a630;
 .timescale 0 0;
v000001ed96d9cd50_0 .var "instr", 31 0;
TD_tb_instruction_fetch.send_instruction ;
    %load/vec4 v000001ed96d9cd50_0;
    %store/vec4 v000001ed96d9ca30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed96d9e6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e3d0_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %wait E_000001ed96d1ad50;
    %end;
    .scope S_000001ed96cf3040;
T_5 ;
    %wait E_000001ed96d1b1d0;
    %load/vec4 v000001ed96d9ded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d434b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d439b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ed96d42fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d439b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed96d434b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001ed96d43e10_0;
    %flag_set/vec4 9;
    %jmp/1 T_5.7, 9;
    %load/vec4 v000001ed96d43c30_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.7;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001ed96d43050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_5.8, 9;
    %load/vec4 v000001ed96d434b0_0;
    %or;
T_5.8;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d439b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d434b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001ed96d43b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed96d439b0_0, 0;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ed96cf3040;
T_6 ;
    %wait E_000001ed96d1b1d0;
    %load/vec4 v000001ed96d9ded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d434b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d432d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d43410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d9cc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d9cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d430f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d9ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d43370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ed96d42fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed96d432d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed96d43410_0, 0;
T_6.2 ;
    %load/vec4 v000001ed96d439b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v000001ed96d43c30_0;
    %and;
T_6.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v000001ed96d9d430_0;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/1 T_6.6, 8;
    %load/vec4 v000001ed96d9d430_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.10, 11;
    %load/vec4 v000001ed96d43190_0;
    %nor/r;
    %and;
T_6.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.9, 10;
    %load/vec4 v000001ed96d439b0_0;
    %and;
T_6.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001ed96d9ccb0_0;
    %assign/vec4 v000001ed96d9cfd0_0, 0;
    %load/vec4 v000001ed96d9cfd0_0;
    %assign/vec4 v000001ed96d430f0_0, 0;
    %load/vec4 v000001ed96d43eb0_0;
    %assign/vec4 v000001ed96d43410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d432d0_0, 0;
T_6.4 ;
    %load/vec4 v000001ed96d9d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed96d43190_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v000001ed96d43370_0;
    %assign/vec4 v000001ed96d43190_0, 0;
T_6.12 ;
    %load/vec4 v000001ed96d43c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v000001ed96d9cc10_0;
    %assign/vec4 v000001ed96d9ccb0_0, 0;
    %load/vec4 v000001ed96d43e10_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.17, 8;
    %load/vec4 v000001ed96d42fb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.17;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v000001ed96d43a50_0;
    %assign/vec4 v000001ed96d9cc10_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v000001ed96d9cc10_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ed96d9cc10_0, 0;
    %load/vec4 v000001ed96d439b0_0;
    %assign/vec4 v000001ed96d43370_0, 0;
T_6.16 ;
T_6.13 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ed96d1a630;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9c990_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001ed96d9c990_0;
    %inv;
    %store/vec4 v000001ed96d9c990_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001ed96d1a630;
T_8 ;
    %vpi_call 2 66 "$dumpfile", "./waveform/fetch.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ed96d1a630 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001ed96d1a630;
T_9 ;
    %vpi_call 2 137 "$display", "Time | rst | addr_req | instr_in | ack | stall_i | stall_o | syn | ce | flush_i | flush_o | pc | fetched" {0 0 0};
    %vpi_call 2 138 "$monitor", "%4t |  %b  |    %h    |   %h   |  %b |    %b    |    %b    |  %b  | %b  |    %b    |    %b    | %h | %h", $time, v000001ed96d9cad0_0, v000001ed96d9cdf0_0, v000001ed96d9ca30_0, v000001ed96d9d610_0, v000001ed96d9d750_0, v000001ed96d9ce90_0, v000001ed96d9cf30_0, v000001ed96d9d9d0_0, v000001ed96d9e3d0_0, v000001ed96d9dc50_0, v000001ed96d9d070_0, v000001ed96d9e470_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001ed96d1a630;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed96d9ca30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed96d9c8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed96d9e6f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ed96d437d0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_000001ed96cf2eb0;
    %join;
    %pushi/vec4 2694881440, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %pushi/vec4 2981212593, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %pushi/vec4 3267543746, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ed96d9da70_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_000001ed96d455c0;
    %join;
    %pushi/vec4 3553874899, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001ed96d43730_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_000001ed96cf2d20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ed96d43550_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_000001ed96d44890;
    %join;
    %pushi/vec4 3840206052, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %pushi/vec4 4126537205, 0, 32;
    %store/vec4 v000001ed96d9cd50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_000001ed96d45750;
    %join;
    %delay 20, 0;
    %vpi_call 2 178 "$display", "Test completed." {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
