{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477169035356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477169035359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 15:43:55 2016 " "Processing started: Sat Oct 22 15:43:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477169035359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477169035359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477169035359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477169035604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall.sv 1 1 " "Found 1 design units, including 1 entities, in source file stall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "stall.sv" "" { Text "/home/nbcorra2/ece411/tulkas/stall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "/home/nbcorra2/ece411/tulkas/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/nbcorra2/ece411/tulkas/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "cache/compare.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/swap_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/swap_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap_word " "Found entity 1: swap_word" {  } { { "cache/swap_word.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/swap_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_datapath.sv(167) " "Verilog HDL information at cache_datapath.sv(167): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477169035837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sel_way_mux SEL_WAY_MUX cache_datapath.sv(23) " "Verilog HDL Declaration information at cache_datapath.sv(23): object \"sel_way_mux\" differs only in case from object \"SEL_WAY_MUX\" in the same scope" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477169035837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_control.sv(59) " "Verilog HDL information at cache_control.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_control.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_control.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477169035846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache/cache_control.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/nbcorra2/ece411/tulkas/sext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/nbcorra2/ece411/tulkas/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/nbcorra2/ece411/tulkas/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/nbcorra2/ece411/tulkas/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/nbcorra2/ece411/tulkas/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cccomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/nbcorra2/ece411/tulkas/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/nbcorra2/ece411/tulkas/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mp3.sv(55) " "Verilog HDL information at mp3.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477169035936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477169035946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_in_mux_sel cache_datapath.sv(101) " "Verilog HDL Implicit Net warning at cache_datapath.sv(101): created implicit net for \"cache_in_mux_sel\"" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mp3.sv(75) " "Verilog HDL Implicit Net warning at mp3.sv(75): created implicit net for \"reset\"" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr1_out datapath.sv(67) " "Verilog HDL Implicit Net warning at datapath.sv(67): created implicit net for \"sr1_out\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_regfile_wb datapath.sv(191) " "Verilog HDL Implicit Net warning at datapath.sv(191): created implicit net for \"load_regfile_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "destmux_out datapath.sv(195) " "Verilog HDL Implicit Net warning at datapath.sv(195): created implicit net for \"destmux_out\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_enable_wb datapath.sv(503) " "Verilog HDL Implicit Net warning at datapath.sv(503): created implicit net for \"branch_enable_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 503 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169035947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477169036130 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_address mp3.sv(12) " "Output port \"pmem_address\" at mp3.sv(12) has no driver" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477169036133 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_wdata mp3.sv(15) " "Output port \"pmem_wdata\" at mp3.sv(15) has no driver" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477169036133 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_read mp3.sv(10) " "Output port \"pmem_read\" at mp3.sv(10) has no driver" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477169036133 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_write mp3.sv(11) " "Output port \"pmem_write\" at mp3.sv(11) has no driver" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477169036133 "|mp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:D_CACHE " "Elaborating entity \"cache\" for hierarchy \"cache:D_CACHE\"" {  } { { "mp3.sv" "D_CACHE" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:D_CACHE\|cache_control:CACHE_CONTROL " "Elaborating entity \"cache_control\" for hierarchy \"cache:D_CACHE\|cache_control:CACHE_CONTROL\"" {  } { { "cache/cache.sv" "CACHE_CONTROL" { Text "/home/nbcorra2/ece411/tulkas/cache/cache.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:D_CACHE\|cache_datapath:CACHE_DATAPATH " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\"" {  } { { "cache/cache.sv" "CACHE_DATAPATH" { Text "/home/nbcorra2/ece411/tulkas/cache/cache.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036142 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cache_datapath.sv(170) " "Verilog HDL warning at cache_datapath.sv(170): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 170 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1477169036172 "|mp3|cache:D_CACHE|cache_datapath:CACHE_DATAPATH"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1477169036172 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tag_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tag_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1477169036172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|compare:COMPARE\[0\].COMPAREi " "Elaborating entity \"compare\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|compare:COMPARE\[0\].COMPAREi\"" {  } { { "cache/cache_datapath.sv" "COMPARE\[0\].COMPAREi" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WAY_MUX" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX\"" {  } { { "cache/cache_datapath.sv" "TAG_MUX" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX\"" {  } { { "cache/cache_datapath.sv" "PMEM_MUX" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap_word cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD " "Elaborating entity \"swap_word\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD\"" {  } { { "cache/cache_datapath.sv" "SWAP_WORD" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WDATA_MUX" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH\"" {  } { { "mp3.sv" "DATAPATH" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wb datapath.sv(30) " "Verilog HDL or VHDL warning at datapath.sv(30): object \"opcode_wb\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036213 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dest_mem datapath.sv(38) " "Verilog HDL warning at datapath.sv(38): object dest_mem used but never assigned" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477169036213 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem_read_ex datapath.sv(289) " "Verilog HDL warning at datapath.sv(289): object mem_read_ex used but never assigned" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 289 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477169036213 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem_write_ex datapath.sv(290) " "Verilog HDL warning at datapath.sv(290): object mem_write_ex used but never assigned" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 290 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indirect_mem datapath.sv(384) " "Verilog HDL or VHDL warning at datapath.sv(384): object \"indirect_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_mem datapath.sv(385) " "Verilog HDL or VHDL warning at datapath.sv(385): object \"mem_read_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_mem datapath.sv(386) " "Verilog HDL or VHDL warning at datapath.sv(386): object \"mem_write_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_byte_enable_mem datapath.sv(387) " "Verilog HDL or VHDL warning at datapath.sv(387): object \"mem_byte_enable_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wmask_wb datapath.sv(399) " "Verilog HDL or VHDL warning at datapath.sv(399): object \"wmask_wb\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode_mem datapath.sv(417) " "Verilog HDL Always Construct warning at datapath.sv(417): inferring latch(es) for variable \"opcode_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 417 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dest_mem 0 datapath.sv(38) " "Net \"dest_mem\" at datapath.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_byte_enable datapath.sv(15) " "Output port \"mem_byte_enable\" at datapath.sv(15) has no driver" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477169036214 "|mp3|datapath:DATAPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:DATAPATH\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:DATAPATH\|mux4:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:DATAPATH\|register:pc " "Elaborating entity \"register\" for hierarchy \"datapath:DATAPATH\|register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus2 datapath:DATAPATH\|plus2:pcplus2 " "Elaborating entity \"plus2\" for hierarchy \"datapath:DATAPATH\|plus2:pcplus2\"" {  } { { "datapath.sv" "pcplus2" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall datapath:DATAPATH\|stall:STALLI " "Elaborating entity \"stall\" for hierarchy \"datapath:DATAPATH\|stall:STALLI\"" {  } { { "datapath.sv" "STALLI" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adj datapath:DATAPATH\|adj:ADJ9 " "Elaborating entity \"adj\" for hierarchy \"datapath:DATAPATH\|adj:ADJ9\"" {  } { { "datapath.sv" "ADJ9" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adj datapath:DATAPATH\|adj:ADJ11 " "Elaborating entity \"adj\" for hierarchy \"datapath:DATAPATH\|adj:ADJ11\"" {  } { { "datapath.sv" "ADJ11" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:DATAPATH\|mux2:SR1MUX " "Elaborating entity \"mux2\" for hierarchy \"datapath:DATAPATH\|mux2:SR1MUX\"" {  } { { "datapath.sv" "SR1MUX" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DATAPATH\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:DATAPATH\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:DATAPATH\|decode:INST_DECODER " "Elaborating entity \"decode\" for hierarchy \"datapath:DATAPATH\|decode:INST_DECODER\"" {  } { { "datapath.sv" "INST_DECODER" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477169036367 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array enum enum target requires cast decode.sv(32) " "SystemVerilog error at decode.sv(32): packed array type cannot be assigned to enum type - enum target requires cast" {  } { { "decode.sv" "" { Text "/home/nbcorra2/ece411/tulkas/decode.sv" 32 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Quartus II" 0 -1 1477169036368 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:DATAPATH\|decode:INST_DECODER " "Can't elaborate user hierarchy \"datapath:DATAPATH\|decode:INST_DECODER\"" {  } { { "datapath.sv" "INST_DECODER" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 236 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477169036369 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477169036524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 15:43:56 2016 " "Processing ended: Sat Oct 22 15:43:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477169036524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477169036524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477169036524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477169036524 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477169037162 ""}
