//
// Created by ewelo on 10/26/25.
//

#ifndef SST_CUSTOM_TRACER_CUSTOMTRACER_H
#define SST_CUSTOM_TRACER_CUSTOMTRACER_H

#include <fstream>
#include <sst/core/component.h>
#include <semaphore.h>
#include <time.h>
#include <thread>
#include <mutex>
#include <atomic>

#include "../tracer_common.h"
#include "../tracer_ipc.h"

#include <set>
#include <map>
#include <unordered_set>

#define MEM_TRACE_BUFFER_SIZE 1024
#define MPI_TRACE_BUFFER_SIZE 1024

class CustomTracer : public SST::Component {

public:
    SST_ELI_REGISTER_COMPONENT(
        CustomTracer,
        "customTracer",
        "customTracer",
        SST_ELI_ELEMENT_VERSION(1,0,0), // TODO
        "Custom tracer for tracing memory load accesses to MPI buffers",
        COMPONENT_CATEGORY_UNCATEGORIZED
    )

    SST_ELI_DOCUMENT_PARAMS(
        { "clock", "Frequency, same as system clock frequency", "" },
        { "corecount", "Number of CPU cores of the system", "1"},
        //{ "traceFile", "File where traces are logged to. (If empty, traces are logged to STDOUT", "" },
        //{ "debugFile", "File where debug output is logged to. (If empty, debug output is logged to STDOUT", "" }
        { "mpi_trace_out", "File where MPI traces are logged to", "mpi-traces.csv" },
        { "mem_trace_out", "File where memory traces are logged to", "mem-traces.csv" },
        { "disable_filter", "Disable filtering of memory addresses based on MPI buffer addresses", "false" }
    )

    SST_ELI_DOCUMENT_PORTS(
        { "cpu_link_%(corecount)d", "Connect towards cpu side", { "memHierarchy.MemEvent", "" } },
        { "mem_link_%(corecount)d", "Connect towards memory side", { "memHierarchy.MemEvent", "" } }
    )

    SST_ELI_DOCUMENT_STATISTICS(
        {"TracedL1Hits", "DEBUG: Number of traced Memory Events that HIT in L1", "count", 1},
        {"TracedL2Hits", "DEBUG: Number of traced Memory Events that HIT in L2", "count", 1},
        {"TracedL3Hits", "DEBUG: Number of traced Memory Events that HIT in L3", "count", 1},
        {"TracedMemHits", "DEBUG: Number of traced Memory Events that HIT in Memory", "count", 1},
        {"TotalMemTraced", "DEBUG: Total number of traced mem events", "count", 1},
    )

    SST_ELI_DOCUMENT_SUBCOMPONENT_SLOTS()

    CustomTracer(SST::ComponentId_t id, SST::Params &params);

    ~CustomTracer() override;

    void init(unsigned int phase) override;

    void setup() override;

    void complete(unsigned int phase) override;

    void finish() override;

    bool clock(SST::Cycle_t current);

    void storeMemTrace(const MemTrace &trace);
    void storeMpiTrace(const MpiTrace &trace);

    void tunnelReaderLoop();

    static DataSrc getDataSrcForID(SST::Event::id_type id) {
        std::lock_guard<std::mutex> lock(dataSrcsMutex);

        DataSrc ret = DataSrc::UNKNOWN_DATA_SRC;

        if (dataSrcs.find(id) != dataSrcs.end()) {
            ret = dataSrcs[id];
            dataSrcs.erase(id);
        }
        return ret;
    }

    static void storeDataSrcForID(SST::Event::id_type id, DataSrc dataSrc) {
        std::lock_guard<std::mutex> lock(dataSrcsMutex);

        if (dataSrc == L1) {
            if (dataSrcs.find(id) == dataSrcs.end()) {
                //
            } else {
                std::cout << "[WARN] Received L1 dataSrc for ID " << id.first << ":" << id.second << " but it already has a dataSrc of " << dataSrcNames[dataSrcs[id]] << "\n";
            }
        } else {
            if (dataSrcs.find(id) != dataSrcs.end()) {
                // There is already a dataSrc for this ID
                if (dataSrcs[id] != dataSrc - 1) {
                    std::cout << "[WARN] Received " << dataSrcNames[dataSrc] << " dataSrc for ID " << id.first << ":" << id.second << " but it already has a dataSrc of " << dataSrcNames[dataSrcs[id]] << "\n";
                }
            } else {
                std::cout << "[WARN] Received " << dataSrcNames[dataSrc] << " dataSrc for ID " << id.first << ":" << id.second << " but it does not have a dataSrc yet. Meaning one or more cache levels got missed\n";
            }
        }

        // Only store the highest dataSrc for the given ID
        if (dataSrcs.find(id) == dataSrcs.end() || dataSrcs[id] < dataSrc) {
            dataSrcs[id] = dataSrc;
        }
    }

    static bool wasPrefetched(SST::Event::id_type id) {
        std::lock_guard<std::mutex> lock(prefetchedMutex);

        bool wasPrefetched = false;

        if (prefetched.find(id) != prefetched.end()) {
            wasPrefetched = true;
            prefetched.erase(id);
        }

        return wasPrefetched;
    }

    static void markAsPrefetched(SST::Event::id_type id) {
        std::lock_guard<std::mutex> lock(prefetchedMutex);

        prefetched.insert(id);
    }
    
    static bool wasMshrHit(SST::Event::id_type id) {
        std::lock_guard<std::mutex> lock(mshrEventsMutex);

        bool hit = false;

        if (mshrEvents.find(id) != mshrEvents.end()) {
            hit = true;
            mshrEvents.erase(id);
        }

        return hit;
    }

    static void markAsMshrHit(SST::Event::id_type id) {
        std::lock_guard<std::mutex> lock(mshrEventsMutex);

        mshrEvents.insert(id);
    }


    // Methods for MSHR detection at the L1/L2 boundary. We track addresses of read requests that
    // missed in L1 and are still outstanding (forwarded to L2, response not back yet).
    // If a next request for the same address reaches L1 during that window, it's an L1 MSHR hit. 
    // This tracer only runs at corecount=1, where L1 absorbs the duplicate before it can
    // reach L2, so L1 is the only level where this can be observed. 
    // (Hence no sets to track outstanding misses for L2/L3.)
    // On response, the address is removed from the outstanding set.

    static void addOutstandingL1Miss(uint64_t addr) {
        std::lock_guard<std::mutex> lock(outstandingL1MissAddressesMutex);
        outstandingL1MissAddresses.insert(addr);
    }
    static void removeOutstandingL1Miss(uint64_t addr) {
        std::lock_guard<std::mutex> lock(outstandingL1MissAddressesMutex);
        auto it = outstandingL1MissAddresses.find(addr);
        if (it != outstandingL1MissAddresses.end()) outstandingL1MissAddresses.erase(it);
    }
    static bool isOutstandingL1Miss(uint64_t addr) {
        std::lock_guard<std::mutex> lock(outstandingL1MissAddressesMutex);
        return outstandingL1MissAddresses.find(addr) != outstandingL1MissAddresses.end();
    }

    // Whole-program load counters (PAPI-style aggregates for sst-measurements.csv).
    // The portmodules call this for every load passing their cache level, regardless of the
    // MPI address filter. A request at a level's highlink means the load reached that level:
    //   count at L1  = total loads (PAPI_LD_INS)
    //   count at L2  = L1 misses   (PAPI_L1_LDM)
    //   count at Mem = L3 misses   (PAPI_L3_LDM / mem_traffic)
    // Note: on real HW mem_traffic is a separate DRAM counter; on single-core SST that's 
    // just our L3 misses, so we reuse the same value.

    static void countLoad(DataSrc level) {
        int idx = (int) level;
        if (idx >= 0 && idx <= MEM) loadCountByLevel[idx].fetch_add(1, std::memory_order_relaxed);
    }


private:
    SST::Output *out;
    //SST::Output *debugOut;

    // Params
    bool disableFilter;
    uint32_t core_count;
    std::ofstream memTraceFile;
    std::ofstream mpiTraceFile;
    std::string frequency;

    // Whole-program aggregate stats (written to sst-measurements.csv at finish())
    std::string measurementsOut;
    uint64_t simStartNano = 0;

    // Links
    std::vector<SST::Link*> cpuLinks;
    std::vector<SST::Link*> memLinks;

    // Statistics (for debugging)
    Statistic<uint64_t>* statTracedL1Hits = registerStatistic<uint64_t>("TracedL1Hits");
    Statistic<uint64_t>* statTracedL2Hits = registerStatistic<uint64_t>("TracedL2Hits");
    Statistic<uint64_t>* statTracedL3Hits = registerStatistic<uint64_t>("TracedL3Hits");
    Statistic<uint64_t>* statTracedMemHits = registerStatistic<uint64_t>("TracedMemHits");
    Statistic<uint64_t>* statTotalMemTraced = registerStatistic<uint64_t>("TotalMemTraced");

    std::map<SST::Event::id_type, std::pair<uint64_t, uint64_t>> requestTimestamps; // value = {start cycle (latency), start nanosecond (timestamp)}

    static std::map<SST::Event::id_type, DataSrc> dataSrcs; // The portmodules write the <id, dataSrc> of the MemEvents to this
    static std::mutex dataSrcsMutex;

    static std::atomic<uint64_t> loadCountByLevel[5]; // PAPI-style whole-program load counts, indexed by DataSrc level

    static std::unordered_multiset<uint64_t> outstandingL1MissAddresses;
    static std::mutex outstandingL1MissAddressesMutex;


    static std::set<SST::Event::id_type> mshrEvents; // The portModules write the IDs of the events that got a cache hit in their MSHR to this set
    static std::mutex mshrEventsMutex;

    static std::set<SST::Event::id_type> prefetched; // The cacheListeners write the IDs of the MemEvents that caused a cache hit in a cache line that was prefetched
    static std::mutex prefetchedMutex;

    SST::TimeConverter nanoTimeConv;

    MpiTracesTunnel* mpiTunnel = nullptr;
    SimpleMpiTracesTunnel* simpleMpiTunnel = nullptr;

    std::map<uintptr_t, uintptr_t> mpiFilterAddresses;

    std::thread tunnelReaderThread;
    std::atomic<bool> stopTunnelReader;
    mutable std::mutex filterMutex;
    std::mutex mpiBufferMutex;

    static std::string vectorToHexString(const std::vector<uint8_t> &vec);
    bool isAddrInFilter(uintptr_t addr) const;

    static std::string formatMemTraceCsv(const MemTrace& trace) ;
    static std::string formatMpiTraceCsv(const MpiTrace& trace) ;
    static std::string getMemTraceCsvHeader();
    static std::string getMpiTraceCsvHeader();
};

#endif //SST_CUSTOM_TRACER_CUSTOMTRACER_H
