ExecStartTime: 1716803066
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_104x68
Strategy: delay
INFO: Created design: 10_100m_ethernet-fifo_convertor. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top test_feedback' --

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "CRC_Module"
 Process module "EthernetModule"
 Process module "InitModule"
 Process module "RxModule"
 Process module "TxModule"
 Process module "tri_state"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 73365af3fe, CPU: user 0.08s system 0.01s, MEM: 16.39 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 18x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design 10_100m_ethernet-fifo_convertor is analyzed
INFO: ANL: Top Modules: test_feedback

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: 10_100m_ethernet-fifo_convertor
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `10_100m_ethernet-fifo_convertor.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11. Executing synth_rs pass: v0.4.218

11.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

11.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

11.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

11.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

11.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

11.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

11.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

11.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

11.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

11.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

11.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

11.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

11.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

11.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

11.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.17. Executing HIERARCHY pass (managing design hierarchy).

11.17.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

11.17.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11.18. Executing PROC pass (convert processes to netlists).

11.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311 in module TxModule.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234 in module RxModule.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224 in module RxModule.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167 in module RxModule.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155 in module RxModule.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151 in module RxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141 in module InitModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137 in module CRC_Module.
Removed a total of 0 dead cases.

11.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 38 assignments to connections.

11.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
  Set init value: \ff_state = 2'00
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
  Set init value: \rxState = 3'000
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
  Set init value: \start_intra = 1'0
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
  Set init value: \start = 1'0
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
  Set init value: \phy_reset = 1'1
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
  Set init value: \init_cnt = 7'0000000

11.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found async reset \Reset in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.

11.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~49 debug messages>

11.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
     1/1: $0\Enable_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
     1/1: $0\Initialize_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
     1/1: $0\phy_txen[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
     1/7: $0\phy_txd[3:0] [3]
     2/7: $0\phy_txd[3:0] [0]
     3/7: $0\phy_txd[3:0] [1]
     4/7: $0\phy_txd[3:0] [2]
     5/7: $0\preaddlt[199:0] [195:0]
     6/7: $0\preaddlt[199:0] [199:196]
     7/7: $0\txdata_buf_reader_address[9:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
     1/2: $0\txState[2:0]
     2/2: $0\test1[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
     1/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294
     2/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$293
     3/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$292
     4/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285
     5/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$284
     6/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$283
     7/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$279
     8/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$278
     9/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$277
    10/16: $0\cycle[1:0]
    11/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$276
    12/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$275
    13/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$274
    14/16: $0\ffIDX[0:0]
    15/16: $0\ff_idx[8:0]
    16/16: $0\ff_d[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
     1/14: $0\ff_d[2:0] [2]
     2/14: $0\ff_d[2:0] [1:0]
     3/14: $0\ffIDX[2:0]
     4/14: $0\ff_idx[8:0]
     5/14: $0\rxdata_buf_reader_address[11:0]
     6/14: $0\cycle[1:0]
     7/14: $0\gap_cnt[3:0]
     8/14: $0\delay_cnt[3:0]
     9/14: $0\ff_data[0:0]
    10/14: $0\ff_cnt[7:0]
    11/14: $0\queue_empty[0:0]
    12/14: $0\ff_en[0:0]
    13/14: $0\start[0:0]
    14/14: $0\frameid[23:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
     1/2: $0\ff_state[1:0]
     2/2: $0\gap_len_ctl[1:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
     1/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215
     2/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$214
     3/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$213
     4/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219
     5/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$218
     6/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$217
     7/36: $3$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$216
     8/36: $3$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$208
     9/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205
    10/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$204
    11/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$203
    12/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202
    13/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$201
    14/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$200
    15/36: $2$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$199
    16/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198
    17/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$197
    18/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$196
    19/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$195
    20/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$194
    21/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$193
    22/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$192
    23/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$191
    24/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$190
    25/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$189
    26/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$188
    27/36: $1$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$187
    28/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$186
    29/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$185
    30/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$184
    31/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$183
    32/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$182
    33/36: $0\bad_da[0:0]
    34/36: $0\rxIDX[2:0]
    35/36: $0\start_intra[0:0]
    36/36: $0\test1[0:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
     1/1: $0\rxState[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
     1/2: $0\init_cnt[6:0]
     2/2: $0\phy_reset[0:0]
Creating decoders for process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
     1/1: $0\Crc[31:0]

11.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\RxModule.\da[0]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[1]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[2]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[3]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[4]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[5]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[6]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[7]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[8]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[9]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[10]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[11]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.

11.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TxModule.\Enable_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
  created $dff cell `$procdff$967' with negative edge clock.
Creating register for signal `\TxModule.\Initialize_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
  created $dff cell `$procdff$968' with negative edge clock.
Creating register for signal `\TxModule.\phy_txen' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
  created $dff cell `$procdff$969' with negative edge clock.
Creating register for signal `\TxModule.\phy_txd' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$970' with negative edge clock.
Creating register for signal `\TxModule.\preaddlt' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$971' with negative edge clock.
Creating register for signal `\TxModule.\txdata_buf_reader_address' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$972' with negative edge clock.
Creating register for signal `\TxModule.\nibble_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
  created $dff cell `$procdff$973' with negative edge clock.
Creating register for signal `\TxModule.\test1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$974' with negative edge clock.
Creating register for signal `\TxModule.\txState' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$975' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$976' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX2' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$977' with negative edge clock.
Creating register for signal `\TxModule.\ff_d' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\TxModule.\cycle' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\TxModule.\ff_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\TxModule.\ffIDX' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\RxModule.\frameid' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$988' with negative edge clock.
Creating register for signal `\RxModule.\start' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$989' with negative edge clock.
Creating register for signal `\RxModule.\ff_en' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$990' with negative edge clock.
Creating register for signal `\RxModule.\ff_data' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$991' with negative edge clock.
Creating register for signal `\RxModule.\ff_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$992' with negative edge clock.
Creating register for signal `\RxModule.\ff_d' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$993' with negative edge clock.
Creating register for signal `\RxModule.\delay_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$994' with negative edge clock.
Creating register for signal `\RxModule.\gap_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$995' with negative edge clock.
Creating register for signal `\RxModule.\cycle' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$996' with negative edge clock.
Creating register for signal `\RxModule.\rxdata_buf_reader_address' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$997' with negative edge clock.
Creating register for signal `\RxModule.\ff_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$998' with negative edge clock.
Creating register for signal `\RxModule.\ffIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$999' with negative edge clock.
Creating register for signal `\RxModule.\queue_empty' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$1000' with negative edge clock.
Creating register for signal `\RxModule.\gap_len_ctl' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1001' with negative edge clock.
Creating register for signal `\RxModule.\ff_state' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1002' with negative edge clock.
Creating register for signal `\RxModule.\test1' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\RxModule.\start_intra' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\RxModule.\rxIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\RxModule.\bad_da' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\RxModule.$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\RxModule.\rxState' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\RxModule.\nibble_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\InitModule.\phy_reset' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\InitModule.\init_cnt' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $adff cell `$procdff$1024' with positive edge clock and positive level reset.
Creating register for signal `\CRC_Module.\Crc' using process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
  created $adff cell `$procdff$1025' with positive edge clock and positive level reset.

11.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Found and cleaned up 7 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Found and cleaned up 4 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Found and cleaned up 4 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Found and cleaned up 8 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Found and cleaned up 1 empty switch in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Found and cleaned up 2 empty switches in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found and cleaned up 1 empty switch in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Removing empty process `CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Cleaned up 49 empty switches.

11.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tri_state.
Optimizing module test_feedback.
Optimizing module TxModule.
<suppressed ~11 debug messages>
Optimizing module RxModule.
<suppressed ~16 debug messages>
Optimizing module InitModule.
Optimizing module EthernetModule.
Optimizing module CRC_Module.

11.19. Executing SPLITNETS pass (splitting up multi-bit signals).

11.20. Executing DEMUXMAP pass.

11.21. Executing FLATTEN pass (flatten design).
Deleting now unused module CRC_Module.
Deleting now unused module EthernetModule.
Deleting now unused module InitModule.
Deleting now unused module RxModule.
Deleting now unused module TxModule.
Deleting now unused module tri_state.
<suppressed ~10 debug messages>

11.22. Executing DEMUXMAP pass.

11.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

11.24. Executing DEMINOUT pass (demote inout ports to input or output).

11.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~10 debug messages>

11.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 45 unused cells and 342 unused wires.
<suppressed ~54 debug messages>

11.27. Executing CHECK pass (checking for obvious problems).
Checking module test_feedback...
Warning: Wire test_feedback.\test2 is used but has no driver.
Found and reported 1 problems.

11.28. Printing statistics.

=== test_feedback ===

   Number of wires:                625
   Number of wire bits:           3926
   Number of public wires:         151
   Number of public wire bits:     717
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                557
     $add                           23
     $adff                           2
     $and                           35
     $dff                           35
     $eq                           107
     $logic_and                      2
     $logic_not                     25
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            9
     $mux                          147
     $ne                             2
     $not                           10
     $or                             1
     $pmux                          21
     $reduce_bool                    1
     $shr                            1
     $sub                            4
     $tribuf                         5
     $xor                          109

11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$691.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$693.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$701.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$703.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$711.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$713.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$721.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$723.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$731.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$733.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$771.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$777.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$783.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$790.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$797.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$804.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$818.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$825.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$832.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$472.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$478.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$484.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$490.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$496.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$502.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$681.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$683.
Removed 27 multiplexer ports.
<suppressed ~57 debug messages>

11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709:
      Old ports: A=24'111111111111111111111111, B=24'000000000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y
      New ports: A=1'1, B=1'0, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1032 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1034 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1036 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1038 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$402: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1040 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$752_CMP $auto$opt_reduce.cc:134:opt_pmux$1042 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679:
      Old ports: A=24'000000000000000000000000, B=24'111100000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] 20'00000000000000000000 }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$626: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP $auto$opt_reduce.cc:134:opt_pmux$1044 }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] 20'00000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$851:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$505:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$523:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$860:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$872:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] 20'00000000000000000000 }
  Optimizing cells in module \test_feedback.
Performed a total of 19 changes.

11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

11.34. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$598 in front of them:
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:259$252

11.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=37, #solve=0, #remove=0, time=0.01 sec.]

11.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 181 unused wires.
<suppressed ~1 debug messages>

11.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1 debug messages>

11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.41. Executing OPT_SHARE pass.

11.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=37, #solve=0, #remove=0, time=0.00 sec.]

11.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.45. Executing FSM pass (extract and optimize FSM).

11.45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking test_feedback.EthernetModule_inst.RxModule_inst.ff_state as FSM state register:
    Register has an initialization value.
Not marking test_feedback.EthernetModule_inst.RxModule_inst.rxState as FSM state register:
    Register has an initialization value.
Found FSM state register test_feedback.EthernetModule_inst.TxModule_inst.txState.

11.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\EthernetModule_inst.TxModule_inst.txState' from module `\test_feedback'.
  found $dff cell for state register: $flatten\EthernetModule_inst.\TxModule_inst.$procdff$975
  root of input selection tree: $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \EthernetModule_inst.TxModule_inst.txcrc.Reset
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
  found state code: 3'000
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y
  found state code: 3'100
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y
  found state code: 3'011
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y
  found state code: 3'010
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y
  found state code: 3'001
  found ctrl input: \EthernetModule_inst.TxModule_inst.data_av
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
  ctrl inputs: { \EthernetModule_inst.TxModule_inst.data_av $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y \EthernetModule_inst.TxModule_inst.txcrc.Reset }
  ctrl outputs: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y }
  transition:      3'000 6'0----0 ->      3'000 8'00100000
  transition:      3'000 6'1----0 ->      3'001 8'00100100
  transition:      3'000 6'-----1 ->      3'000 8'00100000
  transition:      3'100 6'-0---0 ->      3'100 8'00010010
  transition:      3'100 6'-1---0 ->      3'000 8'00000010
  transition:      3'100 6'-----1 ->      3'000 8'00000010
  transition:      3'010 6'---0-0 ->      3'010 8'10001000
  transition:      3'010 6'---1-0 ->      3'011 8'10001100
  transition:      3'010 6'-----1 ->      3'000 8'10000000
  transition:      3'001 6'----00 ->      3'001 8'01000100
  transition:      3'001 6'----10 ->      3'010 8'01001000
  transition:      3'001 6'-----1 ->      3'000 8'01000000
  transition:      3'011 6'--0--0 ->      3'011 8'00001101
  transition:      3'011 6'--1--0 ->      3'100 8'00010001
  transition:      3'011 6'-----1 ->      3'000 8'00000001

11.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.

11.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 13 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

11.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [0].
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [1].
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [2].

11.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

11.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `test_feedback':
-------------------------------------

  Information on FSM $fsm$\EthernetModule_inst.TxModule_inst.txState$1048 (\EthernetModule_inst.TxModule_inst.txState):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \EthernetModule_inst.TxModule_inst.txcrc.Reset
    1: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y
    2: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y
    3: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y
    4: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y
    5: \EthernetModule_inst.TxModule_inst.data_av

  Output signals:
    0: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
    1: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
    2: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
    3: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
    4: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0----0   ->     0 5'00100
      1:     0 6'-----1   ->     0 5'00100
      2:     0 6'1----0   ->     3 5'00100
      3:     1 6'-1---0   ->     0 5'00010
      4:     1 6'-----1   ->     0 5'00010
      5:     1 6'-0---0   ->     1 5'00010
      6:     2 6'-----1   ->     0 5'10000
      7:     2 6'---0-0   ->     2 5'10000
      8:     2 6'---1-0   ->     4 5'10000
      9:     3 6'-----1   ->     0 5'01000
     10:     3 6'----10   ->     2 5'01000
     11:     3 6'----00   ->     3 5'01000
     12:     4 6'-----1   ->     0 5'00001
     13:     4 6'--1--0   ->     1 5'00001
     14:     4 6'--0--0   ->     4 5'00001

-------------------------------------

11.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.

11.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$auto$proc_memwr.cc:45:proc_memwr$1027 (EthernetModule_inst.TxModule_inst.txdata_buf).
Removed top 27 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 5 bits (of 9) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 4 bits (of 5) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 6 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
Removed top 5 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$procmux$961_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 1 bits (of 2) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:102$288 ($eq).
Removed top 5 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308 ($eq).
Removed top 23 bits (of 31) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
Removed top 22 bits (of 31) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
Removed top 23 bits (of 31) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
Removed top 22 bits (of 31) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$755_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$756_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$757_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$758_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$759_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$760_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$761_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$764_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$932 ($mux).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$940 ($mux).
Removed top 1 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$942_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$944 ($mux).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$948 ($mux).
Removed top 26 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1064 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1084 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1089 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1102 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1075 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 1 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$682_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
Removed top 29 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
Removed top 30 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
Removed top 29 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
Removed top 22 bits (of 32) from mux cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$procmux$511 ($mux).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:182$212 ($eq).
Removed top 22 bits (of 32) from mux cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$procmux$482 ($mux).
Removed top 26 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:154$161 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
Removed top 30 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 24 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
Removed top 5 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:142$158 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:150$160 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:146$159 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:217$231 ($eq).
Removed top 27 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210 ($lt).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
Removed top 20 bits (of 29) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249 ($mul).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
Removed top 20 bits (of 29) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
Removed top 28 bits (of 32) from mux cell test_feedback.$auto$opt_share.cc:244:merge_operators$1046 ($mux).
Removed top 1 bits (of 2) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$665 ($mux).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
Removed top 28 bits (of 32) from wire test_feedback.$auto$rtlil.cc:2613:Mux$1047.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154_Y.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237_Y.
Removed top 24 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257_Y.
Removed top 1 bits (of 2) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$665_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$932_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$940_Y.
Removed top 1 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$944_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$948_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$270.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$292.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319_Y.

11.47. Executing PEEPOPT pass (run peephole optimizers).

11.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

11.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~7 debug messages>

11.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

11.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.54. Executing OPT_SHARE pass.

11.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1024 ($adff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143_Y, Q = \EthernetModule_inst.initModule_inst.init_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1023 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$procmux$959_Y, Q = \EthernetModule_inst.initModule_inst.phy_reset).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$981 ($dff) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.txIDX, Q = \EthernetModule_inst.TxModule_inst.ffIDX).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$980 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$545_Y, Q = \EthernetModule_inst.TxModule_inst.ff_idx, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:298:slice$1135 ($sdff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$543_Y, Q = \EthernetModule_inst.TxModule_inst.ff_idx).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$979 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$518_Y, Q = \EthernetModule_inst.TxModule_inst.cycle, rval = 2'00).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$978 ($dff) from module test_feedback (D = { \EthernetModule_inst.RxModule_inst.ff_data \EthernetModule_inst.TxModule_inst.ff_d [2:1] }, Q = \EthernetModule_inst.TxModule_inst.ff_d).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$973 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313_Y [8:0], Q = \EthernetModule_inst.TxModule_inst.nibble_idx, rval = 9'000000000).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$972 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$421_Y, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$971 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$memrd$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:200$315_DATA [23:20], Q = \EthernetModule_inst.TxModule_inst.preaddlt [199:196]).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$971 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$402_Y, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195:0]).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$970 ($dff) from module test_feedback (D = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370_Y }, Q = \EthernetModule_inst.TxModule_inst.phy_txd, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$1165 ($sdff) from module test_feedback (D = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370_Y }, Q = \EthernetModule_inst.TxModule_inst.phy_txd).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$969 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$354_Y, Q = \EthernetModule_inst.TxModule_inst.phy_txen, rval = 1'0).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$968 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$348_Y, Q = \EthernetModule_inst.TxModule_inst.Initialize_Crc, rval = 1'0).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$967 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$342_Y, Q = \EthernetModule_inst.TxModule_inst.Enable_Crc, rval = 1'0).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$999 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ffIDX[2:0], Q = \EthernetModule_inst.RxModule_inst.ffIDX).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$998 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_idx[8:0], Q = \EthernetModule_inst.RxModule_inst.ff_idx).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$997 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\rxdata_buf_reader_address[11:0], Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$996 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\cycle[1:0], Q = \EthernetModule_inst.RxModule_inst.cycle).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$995 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.gap_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$994 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\delay_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.delay_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$993 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$memrd$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:249$244_DATA [3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$993 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y, Q = \EthernetModule_inst.RxModule_inst.ff_d [1:0]).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$992 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_cnt[7:0], Q = \EthernetModule_inst.RxModule_inst.ff_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$991 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_data[0:0], Q = \EthernetModule_inst.RxModule_inst.ff_data).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$989 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\start[0:0], Q = \EthernetModule_inst.RxModule_inst.start).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$988 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$memrd$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:239$238_DATA, Q = \EthernetModule_inst.RxModule_inst.frameid).
Adding SRST signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback (D = $auto$wreduce.cc:461:run$1107 [8:0], Q = \EthernetModule_inst.RxModule_inst.nibble_idx, rval = 9'000000000).
Adding SRST signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1019 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929_Y, Q = \EthernetModule_inst.RxModule_inst.rxState, rval = 3'000).
Adding EN signal on $auto$ff.cc:298:slice$1225 ($sdff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929_Y, Q = \EthernetModule_inst.RxModule_inst.rxState).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1006 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\bad_da[0:0], Q = \EthernetModule_inst.RxModule_inst.bad_da).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1005 ($dff) from module test_feedback (D = \phy_rxd [2:0], Q = \EthernetModule_inst.RxModule_inst.rxIDX).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1004 ($dff) from module test_feedback (D = 1'1, Q = \EthernetModule_inst.RxModule_inst.start_intra).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1003 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:176$206_Y, Q = \EthernetModule_inst.RxModule_inst.test1).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1002 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_state[1:0], Q = \EthernetModule_inst.RxModule_inst.ff_state).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1001 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_len_ctl[1:0], Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1000 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$634_Y, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 40 unused cells and 37 unused wires.
<suppressed ~42 debug messages>

11.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~17 debug messages>

11.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

11.61. Executing OPT_SHARE pass.

11.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

11.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.66. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.68. Executing OPT_SHARE pass.

11.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 3

11.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.77. Executing OPT_SHARE pass.

11.78. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.86. Executing OPT_SHARE pass.

11.87. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=82, #remove=0, time=0.10 sec.]

11.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.91. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$opt_dff.cc:196:make_patterns_logic$1235 ($ne).
Removed top 28 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249 ($mul).
Removed top 23 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1107.
Removed top 30 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1108.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240_Y.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316_Y.

11.92. Executing PEEPOPT pass (run peephole optimizers).

11.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

11.94. Executing DEMUXMAP pass.

11.95. Executing SPLITNETS pass (splitting up multi-bit signals).

11.96. Printing statistics.

=== test_feedback ===

   Number of wires:                458
   Number of wire bits:           2702
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.97. Executing RS_DSP_MULTADD pass.

11.98. Executing WREDUCE pass (reducing word size of cells).

11.99. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1224 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131.2-136.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1137 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94.2-126.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1136 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94.2-126.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1143 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180.2-187.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"

11.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.101. Executing TECHMAP pass (map to technology primitives).

11.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~233 debug messages>

11.102. Printing statistics.

=== test_feedback ===

   Number of wires:                479
   Number of wire bits:           3855
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $__RS_MUL10X9                   1
     $__soft_mul                     4
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.103. Executing TECHMAP pass (map to technology primitives).

11.103.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.103.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.104. Printing statistics.

=== test_feedback ===

   Number of wires:                491
   Number of wire bits:           3927
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $__RS_MUL10X9                   1
     $__soft_mul                     4
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.105. Executing TECHMAP pass (map to technology primitives).

11.105.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.105.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.106. Executing TECHMAP pass (map to technology primitives).

11.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.107. Executing TECHMAP pass (map to technology primitives).

11.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

11.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

11.108. Executing RS_DSP_SIMD pass.

11.109. Executing TECHMAP pass (map to technology primitives).

11.109.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

11.109.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~38 debug messages>

11.110. Executing TECHMAP pass (map to technology primitives).

11.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

11.111. Executing rs_pack_dsp_regs pass.
<suppressed ~2 debug messages>

11.112. Executing RS_DSP_IO_REGS pass.

11.113. Executing TECHMAP pass (map to technology primitives).

11.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

11.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

11.114. Executing TECHMAP pass (map to technology primitives).

11.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

11.115. Printing statistics.

=== test_feedback ===

   Number of wires:                560
   Number of wire bits:           4486
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            4
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.116. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_feedback:
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
  merging $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 into $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319.
  merging $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 into $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320.
  merging $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 into $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226.
  creating $alu model for $macc $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154.
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295: $auto$alumacc.cc:365:replace_macc$1299
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164: $auto$alumacc.cc:365:replace_macc$1300
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166: $auto$alumacc.cc:365:replace_macc$1301
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316: $auto$alumacc.cc:365:replace_macc$1302
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320: $auto$alumacc.cc:365:replace_macc$1303
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236: $auto$alumacc.cc:365:replace_macc$1304
  creating $alu model for $flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:101$287 ($eq): merged with $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297.
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142: $auto$alumacc.cc:485:replace_alu$1308
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139: $auto$alumacc.cc:485:replace_alu$1313
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210: $auto$alumacc.cc:485:replace_alu$1318
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154: $auto$alumacc.cc:485:replace_alu$1329
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143: $auto$alumacc.cc:485:replace_alu$1332
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226: $auto$alumacc.cc:485:replace_alu$1335
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237: $auto$alumacc.cc:485:replace_alu$1341
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240: $auto$alumacc.cc:485:replace_alu$1344
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242: $auto$alumacc.cc:485:replace_alu$1350
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247: $auto$alumacc.cc:485:replace_alu$1353
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254: $auto$alumacc.cc:485:replace_alu$1359
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257: $auto$alumacc.cc:485:replace_alu$1362
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258: $auto$alumacc.cc:485:replace_alu$1365
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286: $auto$alumacc.cc:485:replace_alu$1368
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296: $auto$alumacc.cc:485:replace_alu$1371
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301: $auto$alumacc.cc:485:replace_alu$1374
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313: $auto$alumacc.cc:485:replace_alu$1377
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297, $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:101$287: $auto$alumacc.cc:485:replace_alu$1380
  created 21 $alu and 6 $macc cells.

11.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~8 debug messages>

11.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.122. Executing OPT_SHARE pass.

11.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 4 unused cells and 108 unused wires.
<suppressed ~5 debug messages>

11.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.129. Executing OPT_SHARE pass.

11.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.133. Printing statistics.

=== test_feedback ===

   Number of wires:                504
   Number of wire bits:           2885
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                396
     $adff                           1
     $adffe                          1
     $alu                           21
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            44
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $macc                           6
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           13
     $or                             2
     $pmux                          20
     $reduce_and                    18
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.134. Executing MEMORY pass.

11.134.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 20 transformations.

11.134.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.134.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf write port 1.
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.rxdata_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.TxModule_inst.frameid_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.TxModule_inst.txdata_buf write port 0.

11.134.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.134.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\EthernetModule_inst.RxModule_inst.frameid_buf'[0] in module `\test_feedback': merging output FF to cell.
Checking read port `\EthernetModule_inst.RxModule_inst.frameid_buf'[1] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.RxModule_inst.rxdata_buf'[0] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.TxModule_inst.frameid_buf'[0] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.TxModule_inst.txdata_buf'[0] in module `\test_feedback': no output FF found.
Checking read port address `\EthernetModule_inst.RxModule_inst.frameid_buf'[1] in module `\test_feedback': merged address FF to cell.
Checking read port address `\EthernetModule_inst.RxModule_inst.rxdata_buf'[0] in module `\test_feedback': merged address FF to cell.
Checking read port address `\EthernetModule_inst.TxModule_inst.frameid_buf'[0] in module `\test_feedback': no address FF found.
Checking read port address `\EthernetModule_inst.TxModule_inst.txdata_buf'[0] in module `\test_feedback': merged address FF to cell.

11.134.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

11.134.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf by address:
Consolidating write ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf by address:
Consolidating write ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf using sat-based resource sharing:
  Checking group clocked with posedge \phy_rxclk, width 24: ports 0, 1.
  Common input cone for all EN signals: 5 cells.
  Size of unconstrained SAT problem: 38 variables, 85 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

11.134.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.134.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.134.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.135. Printing statistics.

=== test_feedback ===

   Number of wires:                506
   Number of wire bits:           2886
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                392
     $adff                           1
     $adffe                          1
     $alu                           21
     $and                           30
     $dff                            3
     $dffe                          24
     $eq                            44
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $macc                           6
     $mem_v2                         4
     $mux                           77
     $ne                            10
     $not                           13
     $or                             2
     $pmux                          20
     $reduce_and                    18
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.136. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~63 debug messages>

11.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.138. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.139. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf
mapping memory test_feedback.EthernetModule_inst.RxModule_inst.rxdata_buf via $__RS_FACTOR_BRAM18_SDP
using FF mapping for memory test_feedback.EthernetModule_inst.TxModule_inst.frameid_buf
mapping memory test_feedback.EthernetModule_inst.TxModule_inst.txdata_buf via $__RS_FACTOR_BRAM18_SDP
<suppressed ~376 debug messages>

11.140. Executing Rs_BRAM_Split pass.
 BRAM: EthernetModule_inst.TxModule_inst.txdata_buf.0.0 ($__RS_FACTOR_BRAM18_SDP) + EthernetModule_inst.RxModule_inst.rxdata_buf.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0 (BRAM2x18_SDP)

11.141. Executing TECHMAP pass (map to technology primitives).

11.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

11.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.142. Executing TECHMAP pass (map to technology primitives).

11.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

11.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~42 debug messages>

11.143. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

11.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~2 debug messages>

11.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$857.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$857.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$482.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$482.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$511.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$511.
Removed 12 multiplexer ports.
<suppressed ~46 debug messages>

11.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.149. Executing OPT_SHARE pass.

11.150. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:298:slice$1226 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1468, Q = \EthernetModule_inst.RxModule_inst.rxState).
Adding EN signal on $auto$ff.cc:298:slice$1136 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1454, Q = \EthernetModule_inst.TxModule_inst.ff_idx).
Adding EN signal on $auto$ff.cc:298:slice$1166 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1462, Q = \EthernetModule_inst.TxModule_inst.phy_txd).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

11.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 58 unused wires.
<suppressed ~1 debug messages>

11.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.156. Executing OPT_SHARE pass.

11.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

11.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.160. Executing PMUXTREE pass.

11.161. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting test_feedback.$auto$pmuxtree.cc:65:recursive_mux_generator$1514 ... test_feedback.$auto$pmuxtree.cc:65:recursive_mux_generator$1516 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~98 debug messages>

11.162. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \EthernetModule_inst.RxModule_inst.frameid_buf in module \test_feedback:
  created 8 $dff cells and 0 static cells of width 24.
Extracted data FF from read port 0 of test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf: $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[0]
Extracted addr FF from read port 1 of test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf: $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]
  read interface: 2 $dff and 14 $mux cells.
  write interface: 24 write mux blocks.
Mapping memory \EthernetModule_inst.TxModule_inst.frameid_buf in module \test_feedback:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

11.163. Executing TECHMAP pass (map to technology primitives).

11.163.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.163.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

11.163.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper maccmap for cells of type $macc.
  add { $techmap1278$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316.Y 1'0 } (10 bits, unsigned)
  add \EthernetModule_inst.TxModule_inst.nibble_idx (9 bits, unsigned)
  add 10'1111001111 (10 bits, unsigned)
  add 6'100101 * \EthernetModule_inst.RxModule_inst.rxIDX (6x3 bits, unsigned)
  add { $techmap1279$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164.Y 3'000 } (12 bits, unsigned)
  add \EthernetModule_inst.RxModule_inst.nibble_idx (9 bits, unsigned)
  add 12'111111001110 (12 bits, unsigned)
Using extmapper simplemap for cells of type $adffe.
  add 8'10011101 * \EthernetModule_inst.TxModule_inst.txIDX (8x1 bits, unsigned)
  add 8'10011101 * \EthernetModule_inst.TxModule_inst.ffIDX (8x1 bits, unsigned)
  add 6'100101 * \EthernetModule_inst.RxModule_inst.ffIDX (6x3 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3514 debug messages>

11.164. Printing statistics.

=== test_feedback ===

   Number of wires:               2180
   Number of wire bits:          39522
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4795
     $_AND_                        771
     $_DFFE_NP_                    290
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                       1743
     $_NOT_                        266
     $_OR_                         580
     $_TBUF_                         5
     $_XOR_                        803
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1997 debug messages>

11.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~936 debug messages>
Removed a total of 312 cells.

11.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.170. Executing OPT_SHARE pass.

11.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.02 sec.]

11.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 144 unused cells and 1477 unused wires.
<suppressed ~145 debug messages>

11.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.177. Executing OPT_SHARE pass.

11.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~441 debug messages>

11.182. Executing TECHMAP pass (map to technology primitives).

11.182.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.182.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.183. Printing statistics.

=== test_feedback ===

   Number of wires:                883
   Number of wire bits:           3884
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2613
     $_AND_                        477
     $_DFFE_NN_                     26
     $_DFFE_NP_                    264
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                        842
     $_NOT_                        148
     $_OR_                         294
     $_TBUF_                         5
     $_XOR_                        220
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

11.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=286, #remove=0, time=0.06 sec.]

11.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.209. Printing statistics.

=== test_feedback ===

   Number of wires:                832
   Number of wire bits:           3561
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2607
     $_AND_                        475
     $_DFFE_NN_                     26
     $_DFFE_NP_                    264
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                        842
     $_NOT_                        144
     $_OR_                         294
     $_TBUF_                         5
     $_XOR_                        220
     DSP19X2                         1
     TDP_RAM18KX2                    1

   Number of Generic REGs:          625

ABC-DFF iteration : 1

11.210. Executing ABC pass (technology mapping using ABC).

11.210.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  40 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  78 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  122 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  23 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  167 cells in clk=\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  8 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  6 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  135 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  12 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  15 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  43 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1239, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  181 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  4 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  84 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  62 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  791 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }

  #logic partitions = 29

11.210.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 791 gates and 816 wires to a netlist network with 24 inputs and 342 outputs (dfl=1).

11.210.2.1. Executing ABC.
[Time = 0.18 sec.]

11.210.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 417 wires to a netlist network with 23 inputs and 201 outputs (dfl=1).

11.210.3.1. Executing ABC.
[Time = 0.10 sec.]

11.210.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 181 gates and 206 wires to a netlist network with 24 inputs and 36 outputs (dfl=1).

11.210.4.1. Executing ABC.
[Time = 0.09 sec.]

11.210.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 172 gates and 201 wires to a netlist network with 28 inputs and 62 outputs (dfl=1).

11.210.5.1. Executing ABC.
[Time = 0.08 sec.]

11.210.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 166 gates and 197 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

11.210.6.1. Executing ABC.
[Time = 0.07 sec.]

11.210.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 135 gates and 170 wires to a netlist network with 35 inputs and 77 outputs (dfl=1).

11.210.7.1. Executing ABC.
[Time = 0.07 sec.]

11.210.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 122 gates and 150 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

11.210.8.1. Executing ABC.
[Time = 0.05 sec.]

11.210.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 83 gates and 196 wires to a netlist network with 113 inputs and 68 outputs (dfl=1).

11.210.9.1. Executing ABC.
[Time = 0.07 sec.]

11.210.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 99 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

11.210.10.1. Executing ABC.
[Time = 0.06 sec.]

11.210.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 5 outputs (dfl=1).

11.210.11.1. Executing ABC.
[Time = 0.05 sec.]

11.210.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 58 gates and 76 wires to a netlist network with 17 inputs and 12 outputs (dfl=1).

11.210.12.1. Executing ABC.
[Time = 0.06 sec.]

11.210.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 28 outputs (dfl=1).

11.210.13.1. Executing ABC.
[Time = 0.06 sec.]

11.210.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1239
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 37 outputs (dfl=1).

11.210.14.1. Executing ABC.
[Time = 0.06 sec.]

11.210.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 40 gates and 40 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.210.15.1. Executing ABC.
[Time = 0.05 sec.]

11.210.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.210.16.1. Executing ABC.
[Time = 0.07 sec.]

11.210.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 26 gates and 30 wires to a netlist network with 3 inputs and 11 outputs (dfl=1).

11.210.17.1. Executing ABC.
[Time = 0.07 sec.]

11.210.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 28 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

11.210.18.1. Executing ABC.
[Time = 0.06 sec.]

11.210.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 14 outputs (dfl=1).

11.210.19.1. Executing ABC.
[Time = 0.06 sec.]

11.210.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 21 gates and 32 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

11.210.20.1. Executing ABC.
[Time = 0.06 sec.]

11.210.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 7 outputs (dfl=1).

11.210.21.1. Executing ABC.
[Time = 0.05 sec.]

11.210.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.210.22.1. Executing ABC.
[Time = 0.05 sec.]

11.210.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 6 outputs (dfl=1).

11.210.23.1. Executing ABC.
[Time = 0.06 sec.]

11.210.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs (dfl=1).

11.210.24.1. Executing ABC.
[Time = 0.06 sec.]

11.210.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

11.210.25.1. Executing ABC.
[Time = 0.06 sec.]

11.210.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

11.210.26.1. Executing ABC.
[Time = 0.06 sec.]

11.210.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.210.27.1. Executing ABC.
[Time = 0.06 sec.]

11.210.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

11.210.28.1. Executing ABC.
[Time = 0.04 sec.]

11.210.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

11.210.29.1. Executing ABC.
[Time = 0.04 sec.]

11.210.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

11.210.30.1. Executing ABC.
[Time = 0.06 sec.]

11.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~13 debug messages>

11.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

11.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.216. Executing OPT_SHARE pass.

11.217. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10423 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[5], Q = $abc$10391$lo31).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10422 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[4], Q = $abc$10391$lo30).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10421 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[3], Q = $abc$10391$lo29).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10420 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[2], Q = $abc$10391$lo28).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10419 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[1], Q = $abc$10391$lo27).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10418 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[0], Q = $abc$10391$lo26).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10417 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[23], Q = $abc$10391$lo25).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10416 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[22], Q = $abc$10391$lo24).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10415 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[21], Q = $abc$10391$lo23).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10414 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[20], Q = $abc$10391$lo22).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10413 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[19], Q = $abc$10391$lo21).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10412 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[18], Q = $abc$10391$lo20).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10411 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[17], Q = $abc$10391$lo19).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10410 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[16], Q = $abc$10391$lo18).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10409 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[15], Q = $abc$10391$lo17).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10408 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[14], Q = $abc$10391$lo16).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10407 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[13], Q = $abc$10391$lo15).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10406 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[12], Q = $abc$10391$lo14).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10405 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[11], Q = $abc$10391$lo13).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10404 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[10], Q = $abc$10391$lo12).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10403 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[9], Q = $abc$10391$lo11).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10402 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[8], Q = $abc$10391$lo10).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10401 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[7], Q = $abc$10391$lo09).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10400 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[6], Q = $abc$10391$lo08).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10399 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[5], Q = $abc$10391$lo07).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10398 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[4], Q = $abc$10391$lo06).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10397 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[3], Q = $abc$10391$lo05).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10396 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[2], Q = $abc$10391$lo04).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10395 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[1], Q = $abc$10391$lo03).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10394 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[0], Q = $abc$10391$lo02).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8472 ($_DFF_P_) from module test_feedback (D = $abc$8277$li194_li194, Q = $abc$8277$lo194).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8468 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo190).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8467 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo189).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8466 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo188).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8465 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo187).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8464 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo186).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8463 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo185).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8462 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo184).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8461 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo183).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8460 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo182).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8459 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo181).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8458 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo180).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8457 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo179).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8456 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo178).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8455 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo177).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8454 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo176).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8453 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo175).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8452 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo174).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8451 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo173).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8450 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo172).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8449 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo171).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8448 ($_DFF_P_) from module test_feedback (D = $abc$8277$li170_li170, Q = $abc$8277$lo170).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8444 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo166).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8443 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo165).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8442 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo164).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8441 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo163).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8440 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo162).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8439 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo161).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8438 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo160).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8437 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo159).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8436 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo158).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8435 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo157).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8434 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo156).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8433 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo155).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8432 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo154).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8431 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo153).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8430 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo152).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8429 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo151).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8428 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo150).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8427 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo149).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8426 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo148).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8425 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo147).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8424 ($_DFF_P_) from module test_feedback (D = $abc$8277$li146_li146, Q = $abc$8277$lo146).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8420 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo142).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8419 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo141).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8418 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo140).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8417 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo139).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8416 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo138).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8415 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo137).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8414 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo136).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8413 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo135).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8412 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo134).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8411 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo133).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8410 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo132).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8409 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo131).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8408 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo130).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8407 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo129).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8406 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo128).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8405 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo127).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8404 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo126).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8403 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo125).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8402 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo124).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8401 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo123).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8400 ($_DFF_P_) from module test_feedback (D = $abc$8277$li122_li122, Q = $abc$8277$lo122).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8396 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo118).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8395 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo117).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8394 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo116).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8393 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo115).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8392 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo114).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8391 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo113).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8390 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo112).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8389 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo111).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8388 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo110).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8387 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo109).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8386 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo108).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8385 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo107).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8384 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo106).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8383 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo105).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8382 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo104).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8381 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo103).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8380 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo102).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8379 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo101).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8378 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo100).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8377 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo099).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8376 ($_DFF_P_) from module test_feedback (D = $abc$8277$li098_li098, Q = $abc$8277$lo098).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8372 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo094).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8371 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo093).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8370 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo092).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8369 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo091).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8368 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo090).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8367 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo089).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8366 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo088).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8365 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo087).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8364 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo086).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8363 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo085).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8362 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo084).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8361 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo083).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8360 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo082).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8359 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo081).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8358 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo080).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8357 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo079).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8356 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo078).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8355 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo077).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8354 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo076).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8353 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo075).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8352 ($_DFF_P_) from module test_feedback (D = $abc$8277$li074_li074, Q = $abc$8277$lo074).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8348 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo070).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8347 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo069).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8346 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo068).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8345 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo067).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8344 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo066).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8343 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo065).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8342 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo064).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8341 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo063).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8340 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo062).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8339 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo061).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8338 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo060).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8337 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo059).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8336 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo058).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8335 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo057).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8334 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo056).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8333 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo055).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8332 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo054).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8331 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo053).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8330 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo052).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8329 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo051).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8328 ($_DFF_P_) from module test_feedback (D = $abc$8277$li050_li050, Q = $abc$8277$lo050).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8324 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo046).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8323 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo045).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8322 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo044).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8321 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo043).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8320 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo042).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8319 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo041).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8318 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo040).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8317 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo039).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8316 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo038).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8315 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo037).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8314 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo036).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8313 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo035).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8312 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo034).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8311 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo033).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8310 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo032).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8309 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo031).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8308 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo030).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8307 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo029).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8306 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo028).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8305 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo027).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8304 ($_DFF_P_) from module test_feedback (D = $abc$8277$li026_li026, Q = $abc$8277$lo026).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8300 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo022).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8299 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo021).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8298 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo020).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8297 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo019).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8296 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo018).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8295 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo017).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8294 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo016).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8293 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo015).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8292 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo014).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8291 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo013).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8290 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo012).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8289 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo011).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8288 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo010).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8287 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo009).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8286 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo008).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8285 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo007).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8284 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo006).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8283 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo005).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8282 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo004).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8281 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo003).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10434 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[16], Q = $abc$10391$lo42).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10435 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[17], Q = $abc$10391$lo43).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10425 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[7], Q = $abc$10391$lo33).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10436 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[18], Q = $abc$10391$lo44).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10426 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[8], Q = $abc$10391$lo34).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10427 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[9], Q = $abc$10391$lo35).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10437 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[19], Q = $abc$10391$lo45).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10438 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[20], Q = $abc$10391$lo46).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10428 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[10], Q = $abc$10391$lo36).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10429 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[11], Q = $abc$10391$lo37).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10439 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[21], Q = $abc$10391$lo47).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10440 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[22], Q = $abc$10391$lo48).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10430 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[12], Q = $abc$10391$lo38).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10441 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[23], Q = $abc$10391$lo49).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10431 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[13], Q = $abc$10391$lo39).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10432 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[14], Q = $abc$10391$lo40).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10424 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[6], Q = $abc$10391$lo32).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10433 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[15], Q = $abc$10391$lo41).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 210 unused cells and 2740 unused wires.
<suppressed ~212 debug messages>

11.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~16 debug messages>

11.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.223. Executing OPT_SHARE pass.

11.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

11.227. Executing ABC pass (technology mapping using ABC).

11.227.1. Summary of detected clock domains:
  6 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$8277$new_n1505_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1472_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$8277$new_n1439_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1407_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$8277$new_n1374_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1342_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$8277$new_n1310_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  24 cells in clk=\phy_rxclk, en=$abc$8277$new_n1136_, arst={ }, srst={ }
  49 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  173 cells in clk=!\ff_clk, en=$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  398 cells in clk=!\phy_txclk, en=$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  324 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  3 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  20 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  11 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  5 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  14 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  18 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  26 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  39 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  30 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  52 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  47 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  77 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  78 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  137 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  57 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  140 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }

  #logic partitions = 47

11.227.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 397 gates and 424 wires to a netlist network with 27 inputs and 201 outputs (dfl=1).

11.227.2.1. Executing ABC.
[Time = 0.09 sec.]

11.227.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 323 gates and 437 wires to a netlist network with 114 inputs and 145 outputs (dfl=1).

11.227.3.1. Executing ABC.
[Time = 0.09 sec.]

11.227.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 173 gates and 196 wires to a netlist network with 23 inputs and 37 outputs (dfl=1).

11.227.4.1. Executing ABC.
[Time = 0.08 sec.]

11.227.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 140 gates and 163 wires to a netlist network with 23 inputs and 53 outputs (dfl=1).

11.227.5.1. Executing ABC.
[Time = 0.07 sec.]

11.227.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 137 gates and 163 wires to a netlist network with 26 inputs and 76 outputs (dfl=1).

11.227.6.1. Executing ABC.
[Time = 0.07 sec.]

11.227.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1505_
Extracted 78 gates and 143 wires to a netlist network with 65 inputs and 78 outputs (dfl=1).

11.227.7.1. Executing ABC.
[Time = 0.07 sec.]

11.227.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 77 gates and 187 wires to a netlist network with 110 inputs and 65 outputs (dfl=1).

11.227.8.1. Executing ABC.
[Time = 0.07 sec.]

11.227.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 100 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.9.1. Executing ABC.
[Time = 0.07 sec.]

11.227.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1439_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 58 outputs (dfl=1).

11.227.10.1. Executing ABC.
[Time = 0.07 sec.]

11.227.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 57 gates and 76 wires to a netlist network with 19 inputs and 13 outputs (dfl=1).

11.227.11.1. Executing ABC.
[Time = 0.06 sec.]

11.227.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1374_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=1).

11.227.12.1. Executing ABC.
[Time = 0.07 sec.]

11.227.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1310_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=1).

11.227.13.1. Executing ABC.
[Time = 0.07 sec.]

11.227.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 57 gates and 76 wires to a netlist network with 19 inputs and 30 outputs (dfl=1).

11.227.14.1. Executing ABC.
[Time = 0.05 sec.]

11.227.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 52 gates and 105 wires to a netlist network with 53 inputs and 27 outputs (dfl=1).

11.227.15.1. Executing ABC.
[Time = 0.07 sec.]

11.227.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 49 gates and 99 wires to a netlist network with 50 inputs and 49 outputs (dfl=1).

11.227.16.1. Executing ABC.
[Time = 0.07 sec.]

11.227.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 43 gates and 76 wires to a netlist network with 33 inputs and 5 outputs (dfl=1).

11.227.17.1. Executing ABC.
[Time = 0.06 sec.]

11.227.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.227.18.1. Executing ABC.
[Time = 0.05 sec.]

11.227.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.227.19.1. Executing ABC.
[Time = 0.05 sec.]

11.227.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 30 gates and 43 wires to a netlist network with 13 inputs and 26 outputs (dfl=1).

11.227.20.1. Executing ABC.
[Time = 0.06 sec.]

11.227.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 17 outputs (dfl=1).

11.227.21.1. Executing ABC.
[Time = 0.06 sec.]

11.227.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

11.227.22.1. Executing ABC.
[Time = 0.06 sec.]

11.227.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=1).

11.227.23.1. Executing ABC.
[Time = 0.05 sec.]

11.227.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1136_
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 22 outputs (dfl=1).

11.227.24.1. Executing ABC.
[Time = 0.05 sec.]

11.227.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 27 wires to a netlist network with 4 inputs and 12 outputs (dfl=1).

11.227.25.1. Executing ABC.
[Time = 0.05 sec.]

11.227.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1342_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.26.1. Executing ABC.
[Time = 0.04 sec.]

11.227.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1472_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.27.1. Executing ABC.
[Time = 0.04 sec.]

11.227.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1407_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.28.1. Executing ABC.
[Time = 0.06 sec.]

11.227.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 19 outputs (dfl=1).

11.227.29.1. Executing ABC.
[Time = 0.05 sec.]

11.227.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

11.227.30.1. Executing ABC.
[Time = 0.06 sec.]

11.227.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 7 outputs (dfl=1).

11.227.31.1. Executing ABC.
[Time = 0.04 sec.]

11.227.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 14 gates and 28 wires to a netlist network with 13 inputs and 8 outputs (dfl=1).

11.227.32.1. Executing ABC.
[Time = 0.06 sec.]

11.227.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 11 outputs (dfl=1).

11.227.33.1. Executing ABC.
[Time = 0.06 sec.]

11.227.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

11.227.34.1. Executing ABC.
[Time = 0.04 sec.]

11.227.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 11 gates and 26 wires to a netlist network with 15 inputs and 8 outputs (dfl=1).

11.227.35.1. Executing ABC.
[Time = 0.06 sec.]

11.227.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

11.227.36.1. Executing ABC.
[Time = 0.05 sec.]

11.227.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.227.37.1. Executing ABC.
[Time = 0.06 sec.]

11.227.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11521
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.38.1. Executing ABC.
[Time = 0.06 sec.]

11.227.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11641
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.39.1. Executing ABC.
[Time = 0.07 sec.]

11.227.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11581
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.40.1. Executing ABC.
[Time = 0.06 sec.]

11.227.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11461
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.41.1. Executing ABC.
[Time = 0.06 sec.]

11.227.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

11.227.42.1. Executing ABC.
[Time = 0.04 sec.]

11.227.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11491
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.43.1. Executing ABC.
[Time = 0.07 sec.]

11.227.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11551
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.44.1. Executing ABC.
[Time = 0.06 sec.]

11.227.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11671
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.45.1. Executing ABC.
[Time = 0.06 sec.]

11.227.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11611
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.46.1. Executing ABC.
[Time = 0.06 sec.]

11.227.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

11.227.47.1. Executing ABC.
[Time = 0.04 sec.]

11.227.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs (dfl=1).

11.227.48.1. Executing ABC.
[Time = 0.06 sec.]

11.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1 debug messages>

11.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

11.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.233. Executing OPT_SHARE pass.

11.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4165 unused wires.
<suppressed ~1 debug messages>

11.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

11.237. Executing ABC pass (technology mapping using ABC).

11.237.1. Summary of detected clock domains:
  79 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  18 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  12 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  18 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  13 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  14 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  41 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1407_, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1472_, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1342_, arst={ }, srst={ }
  22 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1136_, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  22 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  26 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  35 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  38 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  45 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  24 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  52 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  56 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1310_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1374_, arst={ }, srst={ }
  53 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1439_, arst={ }, srst={ }
  77 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  94 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  23 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1505_, arst={ }, srst={ }
  132 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  143 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  164 cells in clk=!\ff_clk, en=$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  228 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }

  #logic partitions = 47

11.237.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 416 wires to a netlist network with 23 inputs and 201 outputs (dfl=2).

11.237.2.1. Executing ABC.
[Time = 0.16 sec.]

11.237.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 228 gates and 319 wires to a netlist network with 91 inputs and 124 outputs (dfl=2).

11.237.3.1. Executing ABC.
[Time = 0.12 sec.]

11.237.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 164 gates and 189 wires to a netlist network with 25 inputs and 36 outputs (dfl=2).

11.237.4.1. Executing ABC.
[Time = 0.12 sec.]

11.237.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 143 gates and 166 wires to a netlist network with 23 inputs and 52 outputs (dfl=2).

11.237.5.1. Executing ABC.
[Time = 0.08 sec.]

11.237.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 132 gates and 158 wires to a netlist network with 26 inputs and 76 outputs (dfl=2).

11.237.6.1. Executing ABC.
[Time = 0.08 sec.]

11.237.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 93 gates and 217 wires to a netlist network with 124 inputs and 69 outputs (dfl=2).

11.237.7.1. Executing ABC.
[Time = 0.08 sec.]

11.237.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 78 gates and 120 wires to a netlist network with 42 inputs and 23 outputs (dfl=2).

11.237.8.1. Executing ABC.
[Time = 0.08 sec.]

11.237.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1407_
Extracted 78 gates and 144 wires to a netlist network with 66 inputs and 77 outputs (dfl=2).

11.237.9.1. Executing ABC.
[Time = 0.08 sec.]

11.237.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 100 wires to a netlist network with 23 inputs and 21 outputs (dfl=2).

11.237.10.1. Executing ABC.
[Time = 0.08 sec.]

11.237.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1472_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.11.1. Executing ABC.
[Time = 0.08 sec.]

11.237.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1342_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.12.1. Executing ABC.
[Time = 0.08 sec.]

11.237.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1136_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.13.1. Executing ABC.
[Time = 0.08 sec.]

11.237.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 56 gates and 75 wires to a netlist network with 19 inputs and 30 outputs (dfl=2).

11.237.14.1. Executing ABC.
[Time = 0.06 sec.]

11.237.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 53 gates and 72 wires to a netlist network with 19 inputs and 12 outputs (dfl=2).

11.237.15.1. Executing ABC.
[Time = 0.08 sec.]

11.237.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 52 gates and 105 wires to a netlist network with 53 inputs and 27 outputs (dfl=2).

11.237.16.1. Executing ABC.
[Time = 0.07 sec.]

11.237.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 44 gates and 76 wires to a netlist network with 32 inputs and 5 outputs (dfl=2).

11.237.17.1. Executing ABC.
[Time = 0.07 sec.]

11.237.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 41 gates and 93 wires to a netlist network with 52 inputs and 40 outputs (dfl=2).

11.237.18.1. Executing ABC.
[Time = 0.07 sec.]

11.237.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 38 gates and 41 wires to a netlist network with 3 inputs and 14 outputs (dfl=2).

11.237.19.1. Executing ABC.
[Time = 0.06 sec.]

11.237.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 35 gates and 49 wires to a netlist network with 14 inputs and 31 outputs (dfl=2).

11.237.20.1. Executing ABC.
[Time = 0.07 sec.]

11.237.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.237.21.1. Executing ABC.
[Time = 0.06 sec.]

11.237.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

11.237.22.1. Executing ABC.
[Time = 0.07 sec.]

11.237.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=2).

11.237.23.1. Executing ABC.
[Time = 0.05 sec.]

11.237.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$17213$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=2).

11.237.24.1. Executing ABC.
[Time = 0.04 sec.]

11.237.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1505_
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 22 outputs (dfl=2).

11.237.25.1. Executing ABC.
[Time = 0.05 sec.]

11.237.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1439_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 22 outputs (dfl=2).

11.237.26.1. Executing ABC.
[Time = 0.05 sec.]

11.237.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 22 gates and 25 wires to a netlist network with 3 inputs and 12 outputs (dfl=2).

11.237.27.1. Executing ABC.
[Time = 0.05 sec.]

11.237.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 15 outputs (dfl=2).

11.237.28.1. Executing ABC.
[Time = 0.05 sec.]

11.237.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1374_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.237.29.1. Executing ABC.
[Time = 0.05 sec.]

11.237.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1310_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.237.30.1. Executing ABC.
[Time = 0.05 sec.]

11.237.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs (dfl=2).

11.237.31.1. Executing ABC.
[Time = 0.06 sec.]

11.237.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 18 gates and 25 wires to a netlist network with 7 inputs and 10 outputs (dfl=2).

11.237.32.1. Executing ABC.
[Time = 0.07 sec.]

11.237.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 7 outputs (dfl=2).

11.237.33.1. Executing ABC.
[Time = 0.05 sec.]

11.237.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 6 outputs (dfl=2).

11.237.34.1. Executing ABC.
[Time = 0.06 sec.]

11.237.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 8 outputs (dfl=2).

11.237.35.1. Executing ABC.
[Time = 0.06 sec.]

11.237.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 8 outputs (dfl=2).

11.237.36.1. Executing ABC.
[Time = 0.06 sec.]

11.237.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

11.237.37.1. Executing ABC.
[Time = 0.05 sec.]

11.237.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

11.237.38.1. Executing ABC.
[Time = 0.05 sec.]

11.237.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.237.39.1. Executing ABC.
[Time = 0.07 sec.]

11.237.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.40.1. Executing ABC.
[Time = 0.07 sec.]

11.237.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.41.1. Executing ABC.
[Time = 0.07 sec.]

11.237.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.42.1. Executing ABC.
[Time = 0.07 sec.]

11.237.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.43.1. Executing ABC.
[Time = 0.07 sec.]

11.237.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.44.1. Executing ABC.
[Time = 0.07 sec.]

11.237.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.45.1. Executing ABC.
[Time = 0.07 sec.]

11.237.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.46.1. Executing ABC.
[Time = 0.06 sec.]

11.237.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.47.1. Executing ABC.
[Time = 0.06 sec.]

11.237.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

11.237.48.1. Executing ABC.
[Time = 0.05 sec.]

11.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~4 debug messages>

11.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

11.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.241. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.243. Executing OPT_SHARE pass.

11.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4209 unused wires.
<suppressed ~1 debug messages>

11.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

11.247. Executing ABC pass (technology mapping using ABC).

11.247.1. Summary of detected clock domains:
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  9 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  14 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  13 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  17 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  11 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  18 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1310_, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1374_, arst={ }, srst={ }
  20 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  25 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1439_, arst={ }, srst={ }
  59 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1505_, arst={ }, srst={ }
  45 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  25 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  30 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  32 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  42 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  20 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  39 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  55 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  122 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1136_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1342_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1472_, arst={ }, srst={ }
  62 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1407_, arst={ }, srst={ }
  2 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  91 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  142 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  142 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  172 cells in clk=!\ff_clk, en=$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  224 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }

  #logic partitions = 47

11.247.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 416 wires to a netlist network with 23 inputs and 201 outputs (dfl=2).

11.247.2.1. Executing ABC.
[Time = 0.11 sec.]

11.247.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 224 gates and 316 wires to a netlist network with 92 inputs and 123 outputs (dfl=2).

11.247.3.1. Executing ABC.
[Time = 0.11 sec.]

11.247.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 172 gates and 199 wires to a netlist network with 27 inputs and 38 outputs (dfl=2).

11.247.4.1. Executing ABC.
[Time = 0.11 sec.]

11.247.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 142 gates and 172 wires to a netlist network with 30 inputs and 60 outputs (dfl=2).

11.247.5.1. Executing ABC.
[Time = 0.08 sec.]

11.247.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 142 gates and 175 wires to a netlist network with 33 inputs and 77 outputs (dfl=2).

11.247.6.1. Executing ABC.
[Time = 0.08 sec.]

11.247.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 121 gates and 166 wires to a netlist network with 45 inputs and 44 outputs (dfl=2).

11.247.7.1. Executing ABC.
[Time = 0.07 sec.]

11.247.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 90 gates and 214 wires to a netlist network with 124 inputs and 69 outputs (dfl=2).

11.247.8.1. Executing ABC.
[Time = 0.09 sec.]

11.247.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1310_
Extracted 78 gates and 144 wires to a netlist network with 66 inputs and 77 outputs (dfl=2).

11.247.9.1. Executing ABC.
[Time = 0.08 sec.]

11.247.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 62 gates and 89 wires to a netlist network with 27 inputs and 28 outputs (dfl=2).

11.247.10.1. Executing ABC.
[Time = 0.07 sec.]

11.247.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1505_
Extracted 59 gates and 105 wires to a netlist network with 46 inputs and 58 outputs (dfl=2).

11.247.11.1. Executing ABC.
[Time = 0.07 sec.]

11.247.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1439_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 58 outputs (dfl=2).

11.247.12.1. Executing ABC.
[Time = 0.07 sec.]

11.247.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1374_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=2).

11.247.13.1. Executing ABC.
[Time = 0.07 sec.]

11.247.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 55 gates and 72 wires to a netlist network with 17 inputs and 11 outputs (dfl=2).

11.247.14.1. Executing ABC.
[Time = 0.06 sec.]

11.247.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 107 wires to a netlist network with 54 inputs and 27 outputs (dfl=2).

11.247.15.1. Executing ABC.
[Time = 0.07 sec.]

11.247.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 45 gates and 91 wires to a netlist network with 46 inputs and 45 outputs (dfl=2).

11.247.16.1. Executing ABC.
[Time = 0.07 sec.]

11.247.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 42 gates and 45 wires to a netlist network with 3 inputs and 14 outputs (dfl=2).

11.247.17.1. Executing ABC.
[Time = 0.06 sec.]

11.247.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 38 gates and 69 wires to a netlist network with 31 inputs and 5 outputs (dfl=2).

11.247.18.1. Executing ABC.
[Time = 0.06 sec.]

11.247.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 32 gates and 47 wires to a netlist network with 15 inputs and 29 outputs (dfl=2).

11.247.19.1. Executing ABC.
[Time = 0.07 sec.]

11.247.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 30 gates and 30 wires to a netlist network with 0 inputs and 16 outputs (dfl=2).

11.247.20.1. Executing ABC.
[Time = 0.05 sec.]

11.247.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 25 gates and 29 wires to a netlist network with 4 inputs and 13 outputs (dfl=2).

11.247.21.1. Executing ABC.
[Time = 0.05 sec.]

11.247.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=2).

11.247.22.1. Executing ABC.
[Time = 0.05 sec.]

11.247.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 25 gates and 40 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

11.247.23.1. Executing ABC.
[Time = 0.07 sec.]

11.247.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1407_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 22 outputs (dfl=2).

11.247.24.1. Executing ABC.
[Time = 0.05 sec.]

11.247.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1472_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.25.1. Executing ABC.
[Time = 0.05 sec.]

11.247.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1342_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.26.1. Executing ABC.
[Time = 0.05 sec.]

11.247.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1136_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.27.1. Executing ABC.
[Time = 0.05 sec.]

11.247.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 20 outputs (dfl=2).

11.247.28.1. Executing ABC.
[Time = 0.05 sec.]

11.247.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 13 outputs (dfl=2).

11.247.29.1. Executing ABC.
[Time = 0.05 sec.]

11.247.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs (dfl=2).

11.247.30.1. Executing ABC.
[Time = 0.07 sec.]

11.247.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 17 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

11.247.31.1. Executing ABC.
[Time = 0.05 sec.]

11.247.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.247.32.1. Executing ABC.
[Time = 0.05 sec.]

11.247.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 14 gates and 32 wires to a netlist network with 18 inputs and 9 outputs (dfl=2).

11.247.33.1. Executing ABC.
[Time = 0.06 sec.]

11.247.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 8 outputs (dfl=2).

11.247.34.1. Executing ABC.
[Time = 0.07 sec.]

11.247.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

11.247.35.1. Executing ABC.
[Time = 0.05 sec.]

11.247.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 8 outputs (dfl=2).

11.247.36.1. Executing ABC.
[Time = 0.06 sec.]

11.247.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

11.247.37.1. Executing ABC.
[Time = 0.05 sec.]

11.247.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.247.38.1. Executing ABC.
[Time = 0.06 sec.]

11.247.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.39.1. Executing ABC.
[Time = 0.07 sec.]

11.247.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.40.1. Executing ABC.
[Time = 0.06 sec.]

11.247.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.41.1. Executing ABC.
[Time = 0.06 sec.]

11.247.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.42.1. Executing ABC.
[Time = 0.07 sec.]

11.247.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.43.1. Executing ABC.
[Time = 0.05 sec.]

11.247.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

11.247.44.1. Executing ABC.
[Time = 0.04 sec.]

11.247.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.45.1. Executing ABC.
[Time = 0.05 sec.]

11.247.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.46.1. Executing ABC.
[Time = 0.04 sec.]

11.247.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.47.1. Executing ABC.
[Time = 0.04 sec.]

11.247.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.48.1. Executing ABC.
[Time = 0.06 sec.]

11.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

11.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.253. Executing OPT_SHARE pass.

11.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4146 unused wires.
<suppressed ~1 debug messages>

11.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.257. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          625

ABC-DFF iteration : 1

11.258. Executing ABC pass (technology mapping using ABC).

11.258.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  40 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  78 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  122 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  23 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  167 cells in clk=\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  8 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  6 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  135 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  12 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  15 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  43 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1239, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  181 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  4 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  84 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  62 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  791 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }

  #logic partitions = 29

11.258.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 791 gates and 816 wires to a netlist network with 24 inputs and 342 outputs (dfl=1).

11.258.2.1. Executing ABC.
[Time = 0.15 sec.]

11.258.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 417 wires to a netlist network with 23 inputs and 201 outputs (dfl=1).

11.258.3.1. Executing ABC.
[Time = 0.10 sec.]

11.258.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 181 gates and 206 wires to a netlist network with 24 inputs and 36 outputs (dfl=1).

11.258.4.1. Executing ABC.
[Time = 0.08 sec.]

11.258.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 172 gates and 201 wires to a netlist network with 28 inputs and 62 outputs (dfl=1).

11.258.5.1. Executing ABC.
[Time = 0.08 sec.]

11.258.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 166 gates and 197 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

11.258.6.1. Executing ABC.
[Time = 0.07 sec.]

11.258.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 135 gates and 170 wires to a netlist network with 35 inputs and 77 outputs (dfl=1).

11.258.7.1. Executing ABC.
[Time = 0.07 sec.]

11.258.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 122 gates and 150 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

11.258.8.1. Executing ABC.
[Time = 0.05 sec.]

11.258.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 83 gates and 196 wires to a netlist network with 113 inputs and 68 outputs (dfl=1).

11.258.9.1. Executing ABC.
[Time = 0.07 sec.]

11.258.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 99 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

11.258.10.1. Executing ABC.
[Time = 0.07 sec.]

11.258.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 5 outputs (dfl=1).

11.258.11.1. Executing ABC.
[Time = 0.04 sec.]

11.258.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 58 gates and 76 wires to a netlist network with 17 inputs and 12 outputs (dfl=1).

11.258.12.1. Executing ABC.
[Time = 0.06 sec.]

11.258.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 28 outputs (dfl=1).

11.258.13.1. Executing ABC.
[Time = 0.06 sec.]

11.258.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1239
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 37 outputs (dfl=1).

11.258.14.1. Executing ABC.
[Time = 0.06 sec.]

11.258.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 40 gates and 40 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.258.15.1. Executing ABC.
[Time = 0.05 sec.]

11.258.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.258.16.1. Executing ABC.
[Time = 0.07 sec.]

11.258.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 26 gates and 30 wires to a netlist network with 3 inputs and 11 outputs (dfl=1).

11.258.17.1. Executing ABC.
[Time = 0.06 sec.]

11.258.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 28 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

11.258.18.1. Executing ABC.
[Time = 0.06 sec.]

11.258.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 14 outputs (dfl=1).

11.258.19.1. Executing ABC.
[Time = 0.06 sec.]

11.258.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 21 gates and 32 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

11.258.20.1. Executing ABC.
[Time = 0.06 sec.]

11.258.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 7 outputs (dfl=1).

11.258.21.1. Executing ABC.
[Time = 0.04 sec.]

11.258.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.258.22.1. Executing ABC.
[Time = 0.05 sec.]

11.258.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 6 outputs (dfl=1).

11.258.23.1. Executing ABC.
[Time = 0.06 sec.]

11.258.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$23004$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs (dfl=1).

11.258.24.1. Executing ABC.
[Time = 0.06 sec.]

11.258.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

11.258.25.1. Executing ABC.
[Time = 0.06 sec.]

11.258.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

11.258.26.1. Executing ABC.
[Time = 0.06 sec.]

11.258.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.258.27.1. Executing ABC.
[Time = 0.06 sec.]

11.258.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

11.258.28.1. Executing ABC.
[Time = 0.04 sec.]

11.258.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

11.258.29.1. Executing ABC.
[Time = 0.05 sec.]

11.258.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

11.258.30.1. Executing ABC.
[Time = 0.06 sec.]

11.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~13 debug messages>

11.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 2 unused cells and 2512 unused wires.
<suppressed ~4 debug messages>

11.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.265. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23386 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23385 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23384 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23383 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23382 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23381 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23380 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23379 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23378 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23377 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23376 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23375 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23374 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23373 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23372 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23371 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23370 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23369 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23368 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23367 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23366 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23365 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23364 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23363 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23362 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23361 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23360 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23359 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23358 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23357 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23356 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23355 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23354 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23353 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23352 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23351 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23350 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23349 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23348 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23347 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23346 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23345 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23344 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23343 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23342 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23341 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23340 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23339 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21417 ($_DFF_P_) from module test_feedback (D = $abc$21222$li194_li194, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21413 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21412 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21411 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21410 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21409 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21408 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21407 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21406 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21405 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21404 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21403 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21402 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21401 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21400 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21399 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21398 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21397 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21396 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21395 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21394 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21393 ($_DFF_P_) from module test_feedback (D = $abc$21222$li170_li170, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21389 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21388 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21387 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21386 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21385 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21384 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21383 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21382 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21381 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21380 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21379 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21378 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21377 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21376 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21375 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21374 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21373 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21372 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21371 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21370 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21369 ($_DFF_P_) from module test_feedback (D = $abc$21222$li146_li146, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21365 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21364 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21363 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21362 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21361 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21360 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21359 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21358 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21357 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21356 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21355 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21354 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21353 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21352 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21351 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21350 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21349 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21348 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21347 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21346 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21345 ($_DFF_P_) from module test_feedback (D = $abc$21222$li122_li122, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21341 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21340 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21339 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21338 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21337 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21336 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21335 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21334 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21333 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21332 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21331 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21330 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21329 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21328 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21327 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21326 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21325 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21324 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21323 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21322 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21321 ($_DFF_P_) from module test_feedback (D = $abc$21222$li098_li098, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21317 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21316 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21315 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21314 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21313 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21312 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21311 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21310 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21309 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21308 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21307 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21306 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21305 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21304 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21303 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21302 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21301 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21300 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21299 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21298 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21297 ($_DFF_P_) from module test_feedback (D = $abc$21222$li074_li074, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21293 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21292 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21291 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21290 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21289 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21288 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21287 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21286 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21285 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21284 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21283 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21282 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21281 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21280 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21279 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21278 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21277 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21276 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21275 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21274 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21273 ($_DFF_P_) from module test_feedback (D = $abc$21222$li050_li050, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21269 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21268 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21267 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21266 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21265 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21264 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21263 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21262 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21261 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21260 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21259 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21258 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21257 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21256 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21255 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21254 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21253 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21252 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21251 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21250 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21249 ($_DFF_P_) from module test_feedback (D = $abc$21222$li026_li026, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21245 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21244 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21243 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21242 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21241 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21240 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21239 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21238 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21237 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21236 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21235 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21234 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21233 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21232 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21231 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21230 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21229 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21228 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21227 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21226 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~16 debug messages>

11.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 208 unused cells and 224 unused wires.
<suppressed ~209 debug messages>

11.268. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

11.269. Executing ABC pass (technology mapping using ABC).

11.269.1. Summary of detected clock domains:
  144 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  12 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  867 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  662 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }
  956 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  175 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.269.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Replacing 8 occurrences of constant undef bits with constant zero bits
Extracted 951 gates and 983 wires to a netlist network with 30 inputs and 255 outputs (dfl=1).

11.269.2.1. Executing ABC.
[Time = 0.19 sec.]

11.269.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 867 gates and 914 wires to a netlist network with 47 inputs and 267 outputs (dfl=1).

11.269.3.1. Executing ABC.
[Time = 0.13 sec.]

11.269.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 661 gates and 932 wires to a netlist network with 271 inputs and 160 outputs (dfl=1).

11.269.4.1. Executing ABC.
[Time = 0.14 sec.]

11.269.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 175 gates and 241 wires to a netlist network with 66 inputs and 124 outputs (dfl=1).

11.269.5.1. Executing ABC.
[Time = 0.08 sec.]

11.269.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 143 gates and 179 wires to a netlist network with 36 inputs and 81 outputs (dfl=1).

11.269.6.1. Executing ABC.
[Time = 0.07 sec.]

11.269.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 38 wires to a netlist network with 0 inputs and 16 outputs (dfl=1).

11.269.7.1. Executing ABC.
[Time = 0.07 sec.]

11.269.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.269.8.1. Executing ABC.
[Time = 0.07 sec.]

11.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~3 debug messages>

11.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 3942 unused wires.
<suppressed ~2 debug messages>

11.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.276. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$29179$auto$blifparse.cc:377:parse_blif$29180 ($_DFF_P_) from module test_feedback (D = $abc$29179$new_n17_, Q = $abc$24275$lo0).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28731 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28730 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28729 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28728 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28727 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28726 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28725 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28724 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28723 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28722 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28721 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28720 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28718 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28717 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28716 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28715 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28714 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28713 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28712 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28711 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28710 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28709 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28708 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28707 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28706 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28705 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28704 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28703 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28702 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28701 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28700 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28699 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28698 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28697 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28696 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28695 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28694 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28693 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28692 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28691 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28690 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28689 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28688 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28687 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28686 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28685 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28684 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28683 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28682 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28681 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28680 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28679 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28678 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28677 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28676 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28675 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28674 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28673 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28672 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28671 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28027 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1202_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28026 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1197_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28025 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1194_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28024 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1189_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28023 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1186_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28022 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1180_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28021 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n664_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28020 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n669_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28019 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n674_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28018 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n692_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28017 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n702_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28016 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n714_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28015 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n733_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28014 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n748_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28013 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n769_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28012 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n780_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28011 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n792_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [10]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28010 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n800_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [11]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28009 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1170_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28008 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1168_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28007 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28006 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.ff_d [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28005 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1157_, Q = \EthernetModule_inst.RxModule_inst.ff_d [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28004 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1155_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28003 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1147_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28002 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1139_, Q = \EthernetModule_inst.RxModule_inst.frameid [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28001 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1131_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28000 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1123_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27999 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27998 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27997 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27996 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27995 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27994 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27993 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid [11]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27992 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27991 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1051_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27990 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1043_, Q = \EthernetModule_inst.RxModule_inst.frameid [14]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27989 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1035_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27988 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1027_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27987 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1019_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27986 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1011_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27985 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1003_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27984 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n995_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27983 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n991_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27982 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n987_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27981 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n983_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27980 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n975_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27979 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n973_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27978 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n970_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27977 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n967_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27976 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n963_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27975 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n960_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27974 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n956_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27973 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n953_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27968 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n929_, Q = \EthernetModule_inst.RxModule_inst.ff_data).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27961 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n658_, Q = \test3).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27960 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n896_, Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27959 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n894_, Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27958 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n680_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27957 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27075 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1546_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27074 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1544_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27073 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1542_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27072 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1540_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27071 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1538_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27070 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1536_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [5]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27069 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1534_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27068 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1532_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [7]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27067 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1530_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27066 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1528_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [9]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27065 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1526_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27064 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1524_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [11]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27063 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1522_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27062 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1520_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [13]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27061 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1518_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27060 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1516_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [15]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27059 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1514_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27058 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1512_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [17]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27057 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1510_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27056 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1508_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [19]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27055 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1506_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27054 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1504_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [21]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27053 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1502_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27052 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1500_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [23]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27051 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1498_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27050 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1496_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [25]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27049 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1494_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27048 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1492_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [27]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27047 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1490_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27046 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1488_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [29]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27045 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1486_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27044 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1484_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [31]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27043 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1482_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27042 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1480_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [33]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27041 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1478_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27040 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1476_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [35]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27039 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1474_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27038 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1472_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [37]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27037 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1470_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27036 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1468_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [39]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27035 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1466_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27034 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1464_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [41]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27033 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1462_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27032 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1460_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [43]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27031 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1458_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27030 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1456_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [45]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27029 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1454_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27028 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1452_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [47]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27027 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1450_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27026 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1448_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [49]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27025 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1446_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27024 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1444_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [51]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27023 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1442_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27022 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1440_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [53]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27021 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1438_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27020 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1436_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [55]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27019 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1434_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27018 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1432_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [57]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27017 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1430_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27016 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1428_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [59]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27015 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1426_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27014 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1424_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [61]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27013 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1422_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27012 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1420_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27011 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1418_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27010 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1416_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27009 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1414_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27008 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1412_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27007 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1410_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27006 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1408_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27005 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1406_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27004 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1404_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27003 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1402_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27002 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1400_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27001 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1398_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27000 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1396_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26999 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1394_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26998 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1392_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26997 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1390_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26996 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1388_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26995 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1386_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26994 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1384_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26993 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1382_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26992 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1380_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26991 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1378_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26990 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1376_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26989 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1374_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26988 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1372_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26987 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1370_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26986 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1368_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26985 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1366_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26984 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1364_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26983 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1362_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26982 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1360_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26981 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1358_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26980 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1356_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26979 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1354_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26978 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1352_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26977 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26976 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1348_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26975 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1346_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26974 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1344_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26973 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1342_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26972 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26971 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1338_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26970 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1336_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26969 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1334_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26968 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1332_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26967 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1330_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26966 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1328_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26965 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1326_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26964 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1324_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26963 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [112]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26962 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1320_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [113]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26961 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1318_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [114]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26960 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1316_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [115]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26959 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1314_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [116]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26958 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [117]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26957 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1310_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [118]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26956 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1308_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [119]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26955 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1306_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [120]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26954 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1304_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [121]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26953 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [122]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26952 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [123]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26951 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1298_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [124]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26950 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1296_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [125]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26949 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1294_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [126]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26948 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1292_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [127]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26947 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [128]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26946 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1288_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [129]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26945 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1286_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [130]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26944 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1284_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [131]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26943 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1282_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [132]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26942 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1280_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [133]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26941 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1278_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [134]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26940 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1276_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [135]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26939 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1274_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [136]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26938 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [137]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26937 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1270_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [138]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26936 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1268_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [139]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26935 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1266_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [140]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26934 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1264_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [141]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26933 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1262_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [142]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26932 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1260_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [143]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26931 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1258_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [144]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26930 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1256_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [145]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26929 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1254_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [146]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26928 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1252_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [147]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26927 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1250_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [148]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26926 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1248_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [149]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26925 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1246_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [150]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26924 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1244_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [151]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26923 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1242_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26922 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1240_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [153]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26921 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1238_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [154]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26920 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1236_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [155]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26919 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1234_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [156]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26918 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1232_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [157]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26917 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1230_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [158]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26916 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1228_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [159]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26915 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [160]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26914 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [161]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26913 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [162]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26912 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [163]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26911 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [164]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26910 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [165]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26909 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [166]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26908 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [167]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26907 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [168]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26906 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [169]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26905 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [170]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26904 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [171]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26903 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [172]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26902 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [173]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26901 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [174]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26900 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [175]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26899 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26898 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26897 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26896 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26895 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26894 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1184_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26893 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1182_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26892 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1180_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26891 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1178_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26890 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1176_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26889 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1174_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26888 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1172_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26887 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1170_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26886 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1168_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26885 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1166_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26884 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1164_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26883 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1162_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26882 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1160_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26881 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1158_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26880 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1156_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26879 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1037_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26878 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1042_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26877 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1048_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26876 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1057_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26875 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1069_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [4]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26874 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1078_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [5]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26873 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1089_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [6]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26872 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1098_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [7]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26871 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1113_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [8]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26870 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1120_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [9]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26869 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1152_, Q = \phy_txd [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26868 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1148_, Q = \phy_txd [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26867 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1144_, Q = \phy_txd [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26866 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1140_, Q = \phy_txd [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26865 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26864 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26863 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26862 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25922 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n951_, Q = \EthernetModule_inst.RxModule_inst.bad_da).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25918 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25917 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25916 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25913 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25912 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25911 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25910 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25909 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25908 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25907 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25906 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25905 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25904 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25903 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25902 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25900 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25899 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25898 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25897 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25896 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25895 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25894 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25893 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25892 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25891 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25890 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25889 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25888 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25887 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25886 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25885 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25884 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25883 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25882 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25881 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25879 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25878 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25877 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25876 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25875 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25874 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25873 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25872 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25871 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25870 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25869 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25868 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25867 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25866 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25865 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25864 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25863 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25862 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25861 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25860 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25858 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25857 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25856 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25855 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25854 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25853 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25852 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25851 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25850 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25849 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25848 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25847 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25846 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25845 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25844 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25843 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25842 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25841 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25840 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25839 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25837 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25836 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25835 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25834 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25833 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25832 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25831 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25830 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25829 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25828 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25827 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25826 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25825 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25824 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25823 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25822 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25821 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25820 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25819 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25818 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25816 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25815 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25814 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25813 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25812 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25811 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25810 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25809 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25808 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25807 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25806 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25805 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25804 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25803 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25802 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25801 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25800 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25799 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25798 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25797 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25795 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25794 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25793 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25792 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25791 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25790 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25789 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25788 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25787 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25786 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25785 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25784 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25783 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25782 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25781 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25780 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25779 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25778 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25777 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25776 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25774 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25773 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25772 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25771 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25770 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25769 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25768 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25767 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25766 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25765 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25764 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25763 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25762 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25761 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25760 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25759 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25758 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25757 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25756 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25755 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25753 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25752 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25751 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25750 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25749 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25748 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25747 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25746 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 500 unused cells and 500 unused wires.
<suppressed ~501 debug messages>

11.279. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

11.280. Executing ABC pass (technology mapping using ABC).

11.280.1. Summary of detected clock domains:
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  138 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  13 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  910 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  181 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  856 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  637 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.280.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 905 gates and 933 wires to a netlist network with 28 inputs and 255 outputs (dfl=2).

11.280.2.1. Executing ABC.
[Time = 0.36 sec.]

11.280.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 856 gates and 909 wires to a netlist network with 53 inputs and 266 outputs (dfl=2).

11.280.3.1. Executing ABC.
[Time = 0.24 sec.]

11.280.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 636 gates and 902 wires to a netlist network with 266 inputs and 162 outputs (dfl=2).

11.280.4.1. Executing ABC.
[Time = 0.28 sec.]

11.280.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 181 gates and 252 wires to a netlist network with 71 inputs and 130 outputs (dfl=2).

11.280.5.1. Executing ABC.
[Time = 0.09 sec.]

11.280.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 137 gates and 171 wires to a netlist network with 34 inputs and 81 outputs (dfl=2).

11.280.6.1. Executing ABC.
[Time = 0.08 sec.]

11.280.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 38 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.280.7.1. Executing ABC.
[Time = 0.06 sec.]

11.280.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=2).

11.280.8.1. Executing ABC.
[Time = 0.07 sec.]

11.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~28 debug messages>

11.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 3898 unused wires.
<suppressed ~1 debug messages>

11.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.287. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34135 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34134 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34133 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34132 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34131 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34130 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34129 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34128 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34127 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34126 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34125 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34124 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34123 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34122 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34121 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34120 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34119 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34118 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34117 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34116 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34115 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34114 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34113 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34112 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34111 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34110 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34109 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34108 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34107 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34106 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34105 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34104 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34103 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34102 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34101 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34100 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34099 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34098 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34097 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34096 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34095 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34094 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34093 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34092 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34091 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34090 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34089 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34088 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34087 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34086 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34085 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34084 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34083 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34082 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34081 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34080 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34079 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34078 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34077 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34076 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33181 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1412_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33180 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1410_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33179 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1408_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33168 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33160 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33159 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1306_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33158 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1288_, Q = \EthernetModule_inst.RxModule_inst.frameid [11]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33157 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1270_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33156 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1252_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33155 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1234_, Q = \EthernetModule_inst.RxModule_inst.frameid [14]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33154 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1216_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33153 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33152 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1180_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33151 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1162_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33150 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1144_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33149 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1126_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33148 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1108_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33147 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1104_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33146 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1100_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33145 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1096_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33144 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1092_, Q = \EthernetModule_inst.RxModule_inst.frameid [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33143 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33142 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1056_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33141 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1038_, Q = \EthernetModule_inst.RxModule_inst.frameid [5]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33140 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1020_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33139 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1002_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33138 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n984_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33137 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n966_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33134 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n788_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33133 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n739_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33128 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n850_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33127 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n859_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33126 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n870_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32130 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1671_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32129 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1669_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32128 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1667_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32127 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1665_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32126 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1663_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32125 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1661_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32124 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1659_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32123 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1657_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32122 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1655_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32121 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1653_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32120 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1651_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32119 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1649_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32118 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1647_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32117 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1645_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32097 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1586_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32075 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1521_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32072 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1513_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32053 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1457_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32046 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1437_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32045 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1435_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32044 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1433_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32043 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1431_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32041 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1426_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32040 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1424_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32039 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1422_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32038 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1420_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32037 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1418_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32036 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1416_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32035 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1414_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32034 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1412_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32033 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1410_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32032 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1408_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32031 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1406_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32030 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1404_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32029 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1402_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32028 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1400_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32027 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1398_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32026 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1396_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32025 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1394_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32024 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32023 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32022 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32021 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32018 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1382_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32016 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1377_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32014 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1372_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32012 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1367_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32010 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1362_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32008 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1357_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32007 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1355_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32005 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32003 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1345_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32001 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31999 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1335_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31996 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1327_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31994 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31992 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1317_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31990 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31988 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1307_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31986 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31985 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31983 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1295_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31981 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31979 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1285_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31977 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1280_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31974 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31972 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1267_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31971 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1265_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31970 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1263_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31969 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1261_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31968 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1259_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31967 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1257_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31966 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1255_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31965 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1253_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31964 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1251_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31963 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1249_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31962 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1247_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31961 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1245_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31960 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1243_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31959 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1241_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31958 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1239_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31957 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1237_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31956 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1235_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31955 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1233_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31954 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1231_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31952 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31951 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31950 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31949 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31948 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31947 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31946 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31945 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31944 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31943 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31942 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31941 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31940 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31939 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31938 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31937 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31936 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31935 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31934 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31933 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31932 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30865 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30864 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30863 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30862 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30861 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30860 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30859 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30858 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30856 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30855 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30854 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30853 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30852 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30851 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30850 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30849 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30848 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30847 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30846 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30845 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30844 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30843 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30842 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30841 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30840 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30839 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30838 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30837 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30836 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30835 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30834 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30833 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30832 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30831 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30830 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30829 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30828 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30827 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30826 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30825 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30824 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30823 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30822 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30821 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30820 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30819 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30818 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30817 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30816 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30815 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30814 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30813 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30812 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30811 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30810 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30809 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30808 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30807 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30806 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30805 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30804 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30803 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30802 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30801 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30800 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30799 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30798 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30797 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30796 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30795 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30794 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30793 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30792 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30791 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30790 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30789 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30788 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30787 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30786 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30785 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30784 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30783 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30782 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30781 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30780 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30779 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30778 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30777 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30776 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30775 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30774 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30773 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30772 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30771 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30770 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30769 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30768 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30767 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30766 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30765 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30764 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30763 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30762 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30761 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30760 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30759 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30758 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30757 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30756 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30755 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30754 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30753 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30752 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30751 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30750 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30749 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30748 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30747 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30746 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30745 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30744 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30743 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30742 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30741 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30740 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30739 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30738 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30737 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30736 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30735 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30734 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30733 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30732 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30731 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30730 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30729 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30728 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30727 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30726 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30725 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30724 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30723 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30722 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30721 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30720 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30719 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30718 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30717 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30716 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30715 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30714 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30713 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30712 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30711 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30710 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30709 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30708 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30707 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30706 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30705 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30704 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30703 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30702 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30701 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30700 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30699 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30698 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30697 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30696 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30695 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30694 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 370 unused cells and 370 unused wires.
<suppressed ~371 debug messages>

11.290. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

11.291. Executing ABC pass (technology mapping using ABC).

11.291.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  37 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  148 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  1157 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  760 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  950 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.291.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 1152 gates and 1228 wires to a netlist network with 76 inputs and 394 outputs (dfl=2).

11.291.2.1. Executing ABC.
[Time = 0.37 sec.]

11.291.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 950 gates and 1003 wires to a netlist network with 53 inputs and 280 outputs (dfl=2).

11.291.3.1. Executing ABC.
[Time = 0.24 sec.]

11.291.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 759 gates and 1035 wires to a netlist network with 276 inputs and 176 outputs (dfl=2).

11.291.4.1. Executing ABC.
[Time = 0.24 sec.]

11.291.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 175 gates and 246 wires to a netlist network with 71 inputs and 135 outputs (dfl=2).

11.291.5.1. Executing ABC.
[Time = 0.09 sec.]

11.291.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 147 gates and 187 wires to a netlist network with 40 inputs and 82 outputs (dfl=2).

11.291.6.1. Executing ABC.
[Time = 0.09 sec.]

11.291.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 37 gates and 37 wires to a netlist network with 0 inputs and 16 outputs (dfl=2).

11.291.7.1. Executing ABC.
[Time = 0.08 sec.]

11.291.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=2).

11.291.8.1. Executing ABC.
[Time = 0.05 sec.]

11.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~39 debug messages>

11.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4426 unused wires.
<suppressed ~1 debug messages>

11.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.298. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39135 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39134 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39133 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39132 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39131 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39130 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39129 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39128 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39127 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39126 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39125 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39124 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39123 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39122 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39121 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39120 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39119 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39118 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39117 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39116 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39115 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39114 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39113 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39112 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39111 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39110 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39109 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39108 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39107 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39106 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39105 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39104 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39103 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39102 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39101 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39100 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39099 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39098 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39097 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39096 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39095 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39094 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39093 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39092 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39091 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39090 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39089 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39088 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39087 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39086 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39085 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39084 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39083 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39082 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39081 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39080 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39079 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39078 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39077 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39076 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38294 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1203_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38293 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1201_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38292 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38291 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38290 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1193_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38289 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1184_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38287 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1162_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38286 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1153_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38284 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1131_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38283 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1120_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38282 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1111_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38281 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1100_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38280 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1089_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38279 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1078_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38278 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38277 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1063_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38276 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38275 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1055_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38273 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1028_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38272 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1019_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38270 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n997_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38269 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n986_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38268 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n977_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38267 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n968_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38266 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n723_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38264 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n932_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38263 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n942_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38262 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n950_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37179 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1360_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37178 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1358_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37177 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1356_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37176 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1354_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37175 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1352_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37174 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37173 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1348_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37172 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1346_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37171 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1344_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37170 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1342_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37169 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37168 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1338_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37167 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1336_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37166 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1334_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37165 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1332_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37164 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1330_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37163 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1328_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37162 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1326_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37161 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1324_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37160 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37159 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1320_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37158 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1318_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37157 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1316_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37156 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1314_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37155 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37154 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1310_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37153 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1308_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37152 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1306_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37151 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1304_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37150 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37149 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37148 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1298_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37147 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1296_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37146 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1294_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37145 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1292_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37144 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37143 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1288_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37142 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1286_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37141 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1284_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37140 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37139 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37138 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37137 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37136 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1278_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37135 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1276_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37134 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1274_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37133 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37132 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1270_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37131 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1268_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37130 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1266_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37129 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1264_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37128 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1262_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37127 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1260_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37126 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1258_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37125 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1256_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37124 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1254_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37123 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1252_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37122 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1250_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37121 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1248_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37120 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1246_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37119 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1244_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37118 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1242_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37117 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1240_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37116 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1238_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37115 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1236_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37114 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1234_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37113 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1232_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37112 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1230_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37111 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1228_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37110 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37109 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37108 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37107 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37106 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37105 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37104 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37103 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37102 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37101 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37100 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37099 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37098 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37097 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37096 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37095 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37094 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37093 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37092 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37091 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37090 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37089 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1184_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37088 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1182_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37087 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1180_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37086 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1178_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37085 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1176_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37084 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1174_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37083 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1172_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37082 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1170_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37081 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1168_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37080 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1166_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37079 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1164_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37078 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1162_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37077 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1160_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37076 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1158_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37075 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1156_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37074 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1154_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35885 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35884 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35883 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35882 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35881 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35880 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35879 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35878 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35877 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35876 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35875 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35874 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35873 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35872 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35871 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35870 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35869 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35868 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35867 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35866 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35865 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35864 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35863 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35862 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35861 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35860 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35859 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35858 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35857 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35856 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35855 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35854 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35853 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35852 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35851 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35850 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35849 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35848 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35847 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35846 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35845 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35844 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35843 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35842 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35841 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35840 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35839 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35838 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35837 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35836 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35835 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35834 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35833 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35832 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35831 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35830 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35829 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35828 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35827 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35826 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35825 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35824 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35823 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35822 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35821 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35820 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35819 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35818 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35817 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35816 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35815 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35814 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35813 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35812 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35811 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35810 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35809 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35808 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35807 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35806 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35805 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35804 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35803 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35802 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35801 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35800 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35799 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35798 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35797 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35796 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35795 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35794 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35793 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35792 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35791 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35790 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35789 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35788 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35787 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35786 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35785 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35784 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35783 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35782 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35781 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35780 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35779 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35778 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35777 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35776 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35775 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35774 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35773 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35772 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35771 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35770 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35769 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35768 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35767 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35766 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35765 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35764 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35763 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35762 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35761 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35760 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35759 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35758 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35757 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35756 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35755 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35754 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35753 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35752 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35751 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35750 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35749 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35748 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35747 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35746 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35745 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35744 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35743 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35742 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35741 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35740 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35739 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35738 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35737 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35736 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35735 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35734 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35733 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35732 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35731 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35730 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35729 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35728 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35727 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35726 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35725 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35724 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35723 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35722 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35721 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35720 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35719 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35718 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35717 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35716 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35715 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 365 unused cells and 365 unused wires.
<suppressed ~366 debug messages>

11.301. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.302. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

11.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.305. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.306. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.308. Executing OPT_SHARE pass.

11.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.317. Executing OPT_SHARE pass.

11.318. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.324. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.326. Executing OPT_SHARE pass.

11.327. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=300, #remove=0, time=0.06 sec.]

11.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.331. Executing BMUXMAP pass.

11.332. Executing DEMUXMAP pass.

11.333. Executing SPLITNETS pass (splitting up multi-bit signals).

11.334. Executing ABC pass (technology mapping using ABC).

11.334.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 1651 gates and 2274 wires to a netlist network with 623 inputs and 556 outputs (dfl=1).

11.334.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 623  #Luts =   757  Max Lvl =   5  Avg Lvl =   1.78  [   0.10 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 623  #Luts =   753  Max Lvl =   4  Avg Lvl =   1.69  [   0.86 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 623  #Luts =   738  Max Lvl =   4  Avg Lvl =   2.16  [   0.89 sec. at Pass 2]{map}[6]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   4  Avg Lvl =   1.57  [   0.89 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   4  Avg Lvl =   2.19  [   1.14 sec. at Pass 4]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   4  Avg Lvl =   2.19  [   1.11 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   4  Avg Lvl =   2.19  [   1.11 sec. at Pass 6]{map}[16]
DE:   #PIs = 623  #Luts =   724  Max Lvl =   4  Avg Lvl =   2.17  [   1.15 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 623  #Luts =   752  Max Lvl =   3  Avg Lvl =   2.02  [   0.88 sec. at Pass 8]{map}[16]
DE:   #PIs = 623  #Luts =   741  Max Lvl =   3  Avg Lvl =   1.51  [   0.97 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 623  #Luts =   739  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 10]{map}[16]
DE:   #PIs = 623  #Luts =   735  Max Lvl =   3  Avg Lvl =   1.52  [   0.91 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 623  #Luts =   735  Max Lvl =   3  Avg Lvl =   1.52  [   0.97 sec. at Pass 12]{map}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.93 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.91 sec. at Pass 14]{map}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.88 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.93 sec. at Pass 16]{map}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.73 sec. at Pass 17]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.75 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.79 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   1.11 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.89 sec. at Pass 20]{map}[16]
DE:   #PIs = 623  #Luts =   731  Max Lvl =   3  Avg Lvl =   1.52  [   0.75 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 623  #Luts =   731  Max Lvl =   3  Avg Lvl =   1.52  [   0.72 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   0.76 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.02 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 24]{map}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 623  #Luts =   729  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 27]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.93 sec. at Pass 27]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   1.00 sec. at Pass 28]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 29]{postMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   1.10 sec. at Pass 30]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 31]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 33]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.03 sec. at Pass 34]{map}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 35]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 36]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 37]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.92 sec. at Pass 37]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   1.01 sec. at Pass 38]{map}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.87 sec. at Pass 39]{postMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.98 sec. at Pass 40]{map}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.78 sec. at Pass 41]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.74 sec. at Pass 42]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.75 sec. at Pass 42]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.34 sec. at Pass 43]{finalMap}[16]
DE:   
DE:   total time =   45.45 sec.
[Time = 47.55 sec.]

11.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.337. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.338. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.339. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.340. Executing OPT_SHARE pass.

11.341. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13595 ($_DFFE_PP_) from module test_feedback.
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13594 ($_DFFE_PP_) from module test_feedback.
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13593 ($_DFFE_PP_) from module test_feedback.
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.342. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2248 unused wires.
<suppressed ~1 debug messages>

11.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.344. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

11.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.350. Executing OPT_SHARE pass.

11.351. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.357. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.358. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.359. Executing OPT_SHARE pass.

11.360. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.361. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=300, #remove=0, time=0.24 sec.]

11.362. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.364. Printing statistics.

=== test_feedback ===

   Number of wires:                873
   Number of wire bits:           1866
   Number of public wires:         157
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1353
     $_DFFE_NN_                     26
     $_DFFE_NP_                    262
     $_DFFE_PN_                     27
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                    209
     $_DFF_N_                       19
     $_DFF_PN0_                     32
     $_DFF_P_                       41
     $_TBUF_                         5
     $lut                          723
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.365. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.366. Executing RS_DFFSR_CONV pass.

11.367. Printing statistics.

=== test_feedback ===

   Number of wires:                875
   Number of wire bits:           1868
   Number of public wires:         157
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1355
     $_DFFE_NP0N_                   26
     $_DFFE_NP0P_                  262
     $_DFFE_PP0N_                   34
     $_DFFE_PP0P_                  209
     $_DFF_N_                       19
     $_DFF_PN0_                     32
     $_DFF_P_                       41
     $_NOT_                          2
     $_TBUF_                         5
     $lut                          723
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.368. Executing TECHMAP pass (map to technology primitives).

11.368.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.368.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

11.368.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2059 debug messages>

11.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~18451 debug messages>

11.370. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.372. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~3843 debug messages>
Removed a total of 1281 cells.

11.373. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.03 sec.]

11.374. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 5625 unused wires.
<suppressed ~2 debug messages>

11.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~64 debug messages>

11.376. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

11.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.378. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.380. Executing OPT_SHARE pass.

11.381. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

11.382. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

11.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.384. Executing TECHMAP pass (map to technology primitives).

11.384.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.384.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.385. Executing ABC pass (technology mapping using ABC).

11.385.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 2200 gates and 2825 wires to a netlist network with 623 inputs and 554 outputs (dfl=1).

11.385.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 2]{map}[6]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.92 sec. at Pass 4]{map}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.76 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.42 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    7.65 sec.
[Time = 9.76 sec.]

11.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.387. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.388. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.389. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.390. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.391. Executing OPT_SHARE pass.

11.392. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

11.393. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2288 unused wires.
<suppressed ~1 debug messages>

11.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.395. Executing HIERARCHY pass (managing design hierarchy).

11.395.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.395.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.BE_B1 from 1 bits to 2 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.BE_B2 from 1 bits to 2 bits.

11.396. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 86 unused wires.
<suppressed ~86 debug messages>

11.397. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.398. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.399. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on test_feedback.$abc$10228$auto$rtlil.cc:2506:Not$1430[0].
Inserting rs__CLK_BUF on test_feedback.clk_10K[0].
Inserting rs__CLK_BUF on test_feedback.ff_clk[0].
Inserting rs__CLK_BUF on test_feedback.phy_rxclk[0].

11.400. Executing TECHMAP pass (map to technology primitives).

11.400.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.400.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~10 debug messages>

11.401. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

11.402. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port test_feedback.phy_col[0] using rs__O_BUFT.
Mapping port test_feedback.phy_crs[0] using rs__O_BUFT.
Mapping port test_feedback.phy_linksts[0] using rs__O_BUFT.
Mapping port test_feedback.phy_rxen[0] using rs__O_BUFT.
Mapping port test_feedback.phy_txclk[0] using rs__O_BUFT.
Mapping port test_feedback.clk_10K using rs__I_BUF.
Mapping port test_feedback.clk_in using rs__I_BUF.
Mapping port test_feedback.ff_clk using rs__I_BUF.
Mapping port test_feedback.phy_reset using rs__O_BUF.
Mapping port test_feedback.phy_rxclk using rs__I_BUF.
Mapping port test_feedback.phy_rxd using rs__I_BUF.
Mapping port test_feedback.phy_rxer using rs__I_BUF.
Mapping port test_feedback.phy_txd using rs__O_BUF.
Mapping port test_feedback.phy_txen using rs__O_BUF.
Mapping port test_feedback.phy_txer using rs__O_BUF.
Mapping port test_feedback.reset using rs__I_BUF.
Mapping port test_feedback.test1 using rs__O_BUF.
Mapping port test_feedback.test2 using rs__O_BUF.
Mapping port test_feedback.test3 using rs__O_BUF.
Mapping port test_feedback.test4 using rs__O_BUF.

11.403. Executing TECHMAP pass (map to technology primitives).

11.403.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.403.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

11.404. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

11.405. Executing SPLITNETS pass (splitting up multi-bit signals).

11.406. Printing statistics.

=== test_feedback ===

   Number of wires:                799
   Number of wire bits:           1583
   Number of public wires:          71
   Number of public wire bits:     663
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1380
     $lut                          725
     CLK_BUF                         4
     DFFNRE                        307
     DFFRE                         316
     DSP19X2                         1
     I_BUF                          10
     O_BUF                          11
     O_BUFT                          5
     TDP_RAM18KX2                    1

11.407. Executing TECHMAP pass (map to technology primitives).

11.407.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.407.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3380 debug messages>

11.408. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 1450 unused wires.
<suppressed ~1 debug messages>

11.409. Executing SPLITNETS pass (splitting up multi-bit signals).

11.410. Executing HIERARCHY pass (managing design hierarchy).

11.410.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.410.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

11.411. Printing statistics.

=== test_feedback ===

   Number of wires:                799
   Number of wire bits:           1583
   Number of public wires:          71
   Number of public wire bits:     663
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1380
     CLK_BUF                         4
     DFFNRE                        307
     DFFRE                         316
     DSP19X2                         1
     I_BUF                          10
     LUT1                           43
     LUT2                           27
     LUT3                          267
     LUT4                           60
     LUT5                           65
     LUT6                          263
     O_BUF                          11
     O_BUFT                          5
     TDP_RAM18KX2                    1

   Number of LUTs:                 725
   Number of REGs:                 623
   Number of CARRY ADDERs:           0

12. Executing Verilog backend.
Dumping module `\test_feedback'.

12.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

12.2. Executing RTLIL backend.
Output filename: design.rtlil

12.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 63 unused wires.

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_test_feedback.
<suppressed ~1 debug messages>

12.5. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.1. Executing BLIF backend.
Run Script

12.5.2. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.2.1. Executing BLIF backend.

12.5.2.2. Executing Verilog backend.
Dumping module `\fabric_test_feedback'.

12.5.2.2.1. Executing BLIF backend.

Warnings: 11 unique messages, 11 total
End of script. Logfile hash: 896d80a695, CPU: user 14.47s system 0.96s, MEM: 83.14 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 10x abc (691 sec), 0% 87x opt_expr (4 sec), ...
INFO: SYN: Design 10_100m_ethernet-fifo_convertor is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: Constraint: create_clock -period 2.5 EthernetModule_inst.clk_10K 
INFO: PAC: Constraint: set_input_delay 0.1 -clock EthernetModule_inst.clk_10K [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock EthernetModule_inst.clk_10K [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_10_100m_ethernet-fifo_convertor_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnectedCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[6] in primitive RS_DSP_MULT Ignored
 pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.07 seconds (max_rss 24.0 MiB, delta_rss +2.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   17 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 35
Constant Pins Marked: 17
# Clean circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1383
    .input     :      13
    .output    :      31
    0-LUT      :       3
    6-LUT      :     711
    RS_DSP_MULT:       1
    RS_TDP36K  :       1
    dffnre     :     307
    dffre      :     316
  Nets  : 1367
    Avg Fanout:     4.2
    Max Fanout:   695.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 168: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 5
# Build Timing Graph
Warning 169: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 170: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 7112
  Timing Graph Edges: 11762
  Timing Graph Levels: 12
# Build Timing Graph took 0.01 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Warning 171: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 5 clocks
  Netlist Clock '$abc$10228$auto$rtlil.cc:2506:Not$1430' Fanout: 1 pins (0.0%), 1 blocks (0.1%)
  Netli/nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/timing/read_sdc.cpp:1294 find_netlist_primary_ios: Assertion '!primary_inputs.count(orig_name)' failed.
ERROR: PAC: Design 10_100m_ethernet-fifo_convertor packing failed
st Clock '$auto$clkbufmap.cc:298:execute$68028' Fanout: 139 pins (2.0%), 139 blocks (10.1%)
  Netlist Clock '$auto$clkbufmap.cc:298:execute$68031' Fanout: 214 pins (3.0%), 214 blocks (15.5%)
  Netlist Clock 'EthernetModule_inst.clk_10K' Fanout: 8 pins (0.1%), 8 blocks (0.6%)
  Netlist Clock 'phy_txclk' Fanout: 267 pins (3.8%), 267 blocks (19.3%)
# Load Timing Constraints
Warning 173: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 174: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Design 10_100m_ethernet-fifo_convertor packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 16)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.64
Hash     : dccbf59
Date     : May 24 2024
Type     : Engineering
Log Time   : Mon May 27 09:44:26 2024 GMT

INFO: Created design: 10_100m_ethernet-fifo_convertor. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top test_feedback' --

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "CRC_Module"
 Process module "EthernetModule"
 Process module "InitModule"
 Process module "RxModule"
 Process module "TxModule"
 Process module "tri_state"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 73365af3fe, CPU: user 0.08s system 0.01s, MEM: 16.39 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 18x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design 10_100m_ethernet-fifo_convertor is analyzed
INFO: ANL: Top Modules: test_feedback

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: 10_100m_ethernet-fifo_convertor
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `10_100m_ethernet-fifo_convertor.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v' to AST representation.
Generating RTLIL representation for module `\CRC_Module'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v' to AST representation.
Generating RTLIL representation for module `\EthernetModule'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v' to AST representation.
Generating RTLIL representation for module `\InitModule'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v' to AST representation.
Generating RTLIL representation for module `\RxModule'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v' to AST representation.
Generating RTLIL representation for module `\TxModule'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/common.v' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v' to AST representation.
Generating RTLIL representation for module `\test_feedback'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/tri_state.v:10)
Generating RTLIL representation for module `\tri_state'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

10.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11. Executing synth_rs pass: v0.4.218

11.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

11.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

11.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

11.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

11.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

11.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

11.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

11.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

11.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

11.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

11.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

11.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

11.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

11.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

11.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.17. Executing HIERARCHY pass (managing design hierarchy).

11.17.1. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule

11.17.2. Analyzing design hierarchy..
Top module:  \test_feedback
Used module:     \EthernetModule
Used module:         \RxModule
Used module:         \TxModule
Used module:             \CRC_Module
Used module:         \tri_state
Used module:         \InitModule
Removed 0 unused modules.

11.18. Executing PROC pass (convert processes to netlists).

11.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314 in module TxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311 in module TxModule.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266 in module TxModule.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234 in module RxModule.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224 in module RxModule.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167 in module RxModule.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155 in module RxModule.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151 in module RxModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141 in module InitModule.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137 in module CRC_Module.
Removed a total of 0 dead cases.

11.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 38 assignments to connections.

11.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
  Set init value: \ff_state = 2'00
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
  Set init value: \rxState = 3'000
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
  Set init value: \start_intra = 1'0
Found init rule in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
  Set init value: \start = 1'0
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
  Set init value: \phy_reset = 1'1
Found init rule in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
  Set init value: \init_cnt = 7'0000000

11.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found async reset \Reset in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.

11.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~49 debug messages>

11.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
     1/1: $0\Enable_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
     1/1: $0\Initialize_Crc[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
     1/1: $0\phy_txen[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
     1/7: $0\phy_txd[3:0] [3]
     2/7: $0\phy_txd[3:0] [0]
     3/7: $0\phy_txd[3:0] [1]
     4/7: $0\phy_txd[3:0] [2]
     5/7: $0\preaddlt[199:0] [195:0]
     6/7: $0\preaddlt[199:0] [199:196]
     7/7: $0\txdata_buf_reader_address[9:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
     1/2: $0\txState[2:0]
     2/2: $0\test1[0:0]
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Creating decoders for process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
     1/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294
     2/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$293
     3/16: $2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$292
     4/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285
     5/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$284
     6/16: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$283
     7/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$279
     8/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA[3:0]$278
     9/16: $1$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$277
    10/16: $0\cycle[1:0]
    11/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$276
    12/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA[23:0]$275
    13/16: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR[0:0]$274
    14/16: $0\ffIDX[0:0]
    15/16: $0\ff_idx[8:0]
    16/16: $0\ff_d[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
     1/14: $0\ff_d[2:0] [2]
     2/14: $0\ff_d[2:0] [1:0]
     3/14: $0\ffIDX[2:0]
     4/14: $0\ff_idx[8:0]
     5/14: $0\rxdata_buf_reader_address[11:0]
     6/14: $0\cycle[1:0]
     7/14: $0\gap_cnt[3:0]
     8/14: $0\delay_cnt[3:0]
     9/14: $0\ff_data[0:0]
    10/14: $0\ff_cnt[7:0]
    11/14: $0\queue_empty[0:0]
    12/14: $0\ff_en[0:0]
    13/14: $0\start[0:0]
    14/14: $0\frameid[23:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
     1/2: $0\ff_state[1:0]
     2/2: $0\gap_len_ctl[1:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
     1/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215
     2/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$214
     3/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$213
     4/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219
     5/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$218
     6/36: $3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$217
     7/36: $3$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$216
     8/36: $3$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$208
     9/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205
    10/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$204
    11/36: $2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$203
    12/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202
    13/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$201
    14/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$200
    15/36: $2$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$199
    16/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198
    17/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$197
    18/36: $2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$196
    19/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$195
    20/36: $2$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$194
    21/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$193
    22/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA[3:0]$192
    23/36: $1$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR[11:0]$191
    24/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$190
    25/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA[23:0]$189
    26/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR[2:0]$188
    27/36: $1$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148[23:0]$187
    28/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$186
    29/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA[23:0]$185
    30/36: $1$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR[2:0]$184
    31/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA[3:0]$183
    32/36: $1$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR[3:0]$182
    33/36: $0\bad_da[0:0]
    34/36: $0\rxIDX[2:0]
    35/36: $0\start_intra[0:0]
    36/36: $0\test1[0:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
     1/1: $0\rxState[2:0]
Creating decoders for process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
     1/1: $0\nibble_idx[8:0]
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Creating decoders for process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
     1/2: $0\init_cnt[6:0]
     2/2: $0\phy_reset[0:0]
Creating decoders for process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
     1/1: $0\Crc[31:0]

11.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\RxModule.\da[0]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[1]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[2]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[3]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[4]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[5]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[6]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[7]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[8]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[9]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[10]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
No latch inferred for signal `\RxModule.\da[11]' from process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.

11.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TxModule.\Enable_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
  created $dff cell `$procdff$967' with negative edge clock.
Creating register for signal `\TxModule.\Initialize_Crc' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
  created $dff cell `$procdff$968' with negative edge clock.
Creating register for signal `\TxModule.\phy_txen' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
  created $dff cell `$procdff$969' with negative edge clock.
Creating register for signal `\TxModule.\phy_txd' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$970' with negative edge clock.
Creating register for signal `\TxModule.\preaddlt' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$971' with negative edge clock.
Creating register for signal `\TxModule.\txdata_buf_reader_address' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
  created $dff cell `$procdff$972' with negative edge clock.
Creating register for signal `\TxModule.\nibble_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
  created $dff cell `$procdff$973' with negative edge clock.
Creating register for signal `\TxModule.\test1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$974' with negative edge clock.
Creating register for signal `\TxModule.\txState' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
  created $dff cell `$procdff$975' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX1' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$976' with negative edge clock.
Creating register for signal `\TxModule.\ffIDX2' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
  created $dff cell `$procdff$977' with negative edge clock.
Creating register for signal `\TxModule.\ff_d' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\TxModule.\cycle' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\TxModule.\ff_idx' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\TxModule.\ffIDX' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_DATA' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\TxModule.$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN' using process `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\RxModule.\frameid' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$988' with negative edge clock.
Creating register for signal `\RxModule.\start' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$989' with negative edge clock.
Creating register for signal `\RxModule.\ff_en' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$990' with negative edge clock.
Creating register for signal `\RxModule.\ff_data' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$991' with negative edge clock.
Creating register for signal `\RxModule.\ff_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$992' with negative edge clock.
Creating register for signal `\RxModule.\ff_d' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$993' with negative edge clock.
Creating register for signal `\RxModule.\delay_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$994' with negative edge clock.
Creating register for signal `\RxModule.\gap_cnt' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$995' with negative edge clock.
Creating register for signal `\RxModule.\cycle' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$996' with negative edge clock.
Creating register for signal `\RxModule.\rxdata_buf_reader_address' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$997' with negative edge clock.
Creating register for signal `\RxModule.\ff_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$998' with negative edge clock.
Creating register for signal `\RxModule.\ffIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$999' with negative edge clock.
Creating register for signal `\RxModule.\queue_empty' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
  created $dff cell `$procdff$1000' with negative edge clock.
Creating register for signal `\RxModule.\gap_len_ctl' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1001' with negative edge clock.
Creating register for signal `\RxModule.\ff_state' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
  created $dff cell `$procdff$1002' with negative edge clock.
Creating register for signal `\RxModule.\test1' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\RxModule.\start_intra' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\RxModule.\rxIDX' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\RxModule.\bad_da' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\RxModule.$mem2reg_rd$\da$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$146_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\RxModule.$mem2bits$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$148' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_ADDR' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_DATA' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\RxModule.$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\RxModule.\rxState' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\RxModule.\nibble_idx' using process `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\InitModule.\phy_reset' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\InitModule.\init_cnt' using process `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
  created $adff cell `$procdff$1024' with positive edge clock and positive level reset.
Creating register for signal `\CRC_Module.\Crc' using process `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
  created $adff cell `$procdff$1025' with positive edge clock and positive level reset.

11.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:245$336'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:236$334'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:227$326'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:189$314'.
Found and cleaned up 2 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180$311'.
Found and cleaned up 7 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:138$305'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:132$304'.
Found and cleaned up 4 empty switches in `\TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `TxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94$266'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109$263'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106$262'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85$261'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:84$260'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:0$259'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:224$234'.
Found and cleaned up 4 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:201$224'.
Found and cleaned up 6 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:173$167'.
Found and cleaned up 8 empty switches in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:138$155'.
Found and cleaned up 1 empty switch in `\RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `RxModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131$151'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:12$145'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11$144'.
Found and cleaned up 2 empty switches in `\InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Removing empty process `InitModule.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:16$141'.
Found and cleaned up 1 empty switch in `\CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Removing empty process `CRC_Module.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:51$137'.
Cleaned up 49 empty switches.

11.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tri_state.
Optimizing module test_feedback.
Optimizing module TxModule.
<suppressed ~11 debug messages>
Optimizing module RxModule.
<suppressed ~16 debug messages>
Optimizing module InitModule.
Optimizing module EthernetModule.
Optimizing module CRC_Module.

11.19. Executing SPLITNETS pass (splitting up multi-bit signals).

11.20. Executing DEMUXMAP pass.

11.21. Executing FLATTEN pass (flatten design).
Deleting now unused module CRC_Module.
Deleting now unused module EthernetModule.
Deleting now unused module InitModule.
Deleting now unused module RxModule.
Deleting now unused module TxModule.
Deleting now unused module tri_state.
<suppressed ~10 debug messages>

11.22. Executing DEMUXMAP pass.

11.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

11.24. Executing DEMINOUT pass (demote inout ports to input or output).

11.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~10 debug messages>

11.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 45 unused cells and 342 unused wires.
<suppressed ~54 debug messages>

11.27. Executing CHECK pass (checking for obvious problems).
Checking module test_feedback...
Warning: Wire test_feedback.\test2 is used but has no driver.
Found and reported 1 problems.

11.28. Printing statistics.

=== test_feedback ===

   Number of wires:                625
   Number of wire bits:           3926
   Number of public wires:         151
   Number of public wire bits:     717
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                557
     $add                           23
     $adff                           2
     $and                           35
     $dff                           35
     $eq                           107
     $logic_and                      2
     $logic_not                     25
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            9
     $mux                          147
     $ne                             2
     $not                           10
     $or                             1
     $pmux                          21
     $reduce_bool                    1
     $shr                            1
     $sub                            4
     $tribuf                         5
     $xor                          109

11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$691.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$693.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$701.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$703.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$711.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$713.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$721.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$723.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$731.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$733.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$771.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$777.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$783.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$790.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$797.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$804.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$818.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$825.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$832.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$472.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$478.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$484.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$490.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$496.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$502.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$681.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$683.
Removed 27 multiplexer ports.
<suppressed ~57 debug messages>

11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709:
      Old ports: A=24'111111111111111111111111, B=24'000000000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y
      New ports: A=1'1, B=1'0, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1032 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1034 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1036 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1038 $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$402: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $auto$opt_reduce.cc:134:opt_pmux$1040 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0] }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$750: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$752_CMP $auto$opt_reduce.cc:134:opt_pmux$1042 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] $flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679:
      Old ports: A=24'000000000000000000000000, B=24'111100000000000000000000, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y
      New ports: A=1'0, B=1'1, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20] 20'00000000000000000000 }
    New ctrl vector for $pmux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$626: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP $auto$opt_reduce.cc:134:opt_pmux$1044 }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$219, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$709_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$3$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$215, Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$679_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] $flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20] 20'00000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$851:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$205, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$769_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [3:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:191$150_EN[3:0]$179 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$505:
      Old ports: A=4'0000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$294, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$470_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [3:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_EN[3:0]$272 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\TxModule_inst.$procmux$523:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$285, Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\TxModule_inst.$procmux$488_Y [0], Y=$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0]
      New connections: $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [23:1] = { $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] $flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:97$264_EN[23:0]$269 [0] }
  Optimizing cells in module \test_feedback.
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$860:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$202, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$788_Y [0], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0]
      New connections: $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [23:1] = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:186$149_EN[23:0]$176 [0] }
    Consolidated identical input bits for $mux cell $flatten\EthernetModule_inst.\RxModule_inst.$procmux$872:
      Old ports: A=24'000000000000000000000000, B=$flatten\EthernetModule_inst.\RxModule_inst.$2$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$198, Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172
      New ports: A=1'0, B=$flatten\EthernetModule_inst.\RxModule_inst.$procmux$816_Y [20], Y=$flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20]
      New connections: { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [23:21] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [19:0] } = { $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] $flatten\EthernetModule_inst.\RxModule_inst.$0$memwr$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:184$147_EN[23:0]$172 [20] 20'00000000000000000000 }
  Optimizing cells in module \test_feedback.
Performed a total of 19 changes.

11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

11.34. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$598 in front of them:
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249
        $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:259$252

11.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=37, #solve=0, #remove=0, time=0.01 sec.]

11.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 181 unused wires.
<suppressed ~1 debug messages>

11.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1 debug messages>

11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.41. Executing OPT_SHARE pass.

11.42. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=37, #solve=0, #remove=0, time=0.00 sec.]

11.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.45. Executing FSM pass (extract and optimize FSM).

11.45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking test_feedback.EthernetModule_inst.RxModule_inst.ff_state as FSM state register:
    Register has an initialization value.
Not marking test_feedback.EthernetModule_inst.RxModule_inst.rxState as FSM state register:
    Register has an initialization value.
Found FSM state register test_feedback.EthernetModule_inst.TxModule_inst.txState.

11.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\EthernetModule_inst.TxModule_inst.txState' from module `\test_feedback'.
  found $dff cell for state register: $flatten\EthernetModule_inst.\TxModule_inst.$procdff$975
  root of input selection tree: $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \EthernetModule_inst.TxModule_inst.txcrc.Reset
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
  found state code: 3'000
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y
  found state code: 3'100
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y
  found state code: 3'011
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y
  found state code: 3'010
  found ctrl input: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y
  found state code: 3'001
  found ctrl input: \EthernetModule_inst.TxModule_inst.data_av
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
  found ctrl output: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
  ctrl inputs: { \EthernetModule_inst.TxModule_inst.data_av $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y \EthernetModule_inst.TxModule_inst.txcrc.Reset }
  ctrl outputs: { $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y }
  transition:      3'000 6'0----0 ->      3'000 8'00100000
  transition:      3'000 6'1----0 ->      3'001 8'00100100
  transition:      3'000 6'-----1 ->      3'000 8'00100000
  transition:      3'100 6'-0---0 ->      3'100 8'00010010
  transition:      3'100 6'-1---0 ->      3'000 8'00000010
  transition:      3'100 6'-----1 ->      3'000 8'00000010
  transition:      3'010 6'---0-0 ->      3'010 8'10001000
  transition:      3'010 6'---1-0 ->      3'011 8'10001100
  transition:      3'010 6'-----1 ->      3'000 8'10000000
  transition:      3'001 6'----00 ->      3'001 8'01000100
  transition:      3'001 6'----10 ->      3'010 8'01001000
  transition:      3'001 6'-----1 ->      3'000 8'01000000
  transition:      3'011 6'--0--0 ->      3'011 8'00001101
  transition:      3'011 6'--1--0 ->      3'100 8'00010001
  transition:      3'011 6'-----1 ->      3'000 8'00000001

11.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.

11.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 13 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

11.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [0].
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [1].
  Removing unused output signal $flatten\EthernetModule_inst.\TxModule_inst.$0\txState[2:0] [2].

11.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

11.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `test_feedback':
-------------------------------------

  Information on FSM $fsm$\EthernetModule_inst.TxModule_inst.txState$1048 (\EthernetModule_inst.TxModule_inst.txState):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \EthernetModule_inst.TxModule_inst.txcrc.Reset
    1: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307_Y
    2: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308_Y
    3: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:165$309_Y
    4: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:170$310_Y
    5: \EthernetModule_inst.TxModule_inst.data_av

  Output signals:
    0: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$330_Y
    1: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$332_Y
    2: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:183$312_Y
    3: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$327_Y
    4: $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:230$328_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0----0   ->     0 5'00100
      1:     0 6'-----1   ->     0 5'00100
      2:     0 6'1----0   ->     3 5'00100
      3:     1 6'-1---0   ->     0 5'00010
      4:     1 6'-----1   ->     0 5'00010
      5:     1 6'-0---0   ->     1 5'00010
      6:     2 6'-----1   ->     0 5'10000
      7:     2 6'---0-0   ->     2 5'10000
      8:     2 6'---1-0   ->     4 5'10000
      9:     3 6'-----1   ->     0 5'01000
     10:     3 6'----10   ->     2 5'01000
     11:     3 6'----00   ->     3 5'01000
     12:     4 6'-----1   ->     0 5'00001
     13:     4 6'--1--0   ->     1 5'00001
     14:     4 6'--0--0   ->     4 5'00001

-------------------------------------

11.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\EthernetModule_inst.TxModule_inst.txState$1048' from module `\test_feedback'.

11.46. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$auto$proc_memwr.cc:45:proc_memwr$1027 (EthernetModule_inst.TxModule_inst.txdata_buf).
Removed top 27 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 5 bits (of 9) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 4 bits (of 5) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207 ($sub).
Removed top 6 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
Removed top 5 bits (of 7) from port B of cell test_feedback.$flatten\EthernetModule_inst.\initModule_inst.$procmux$961_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
Removed top 1 bits (of 2) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:102$288 ($eq).
Removed top 5 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:152$307 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:158$308 ($eq).
Removed top 23 bits (of 31) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
Removed top 22 bits (of 31) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
Removed top 23 bits (of 31) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
Removed top 22 bits (of 31) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$755_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$756_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$757_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$758_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$759_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$760_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$761_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$764_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$932 ($mux).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$940 ($mux).
Removed top 1 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$942_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$944 ($mux).
Removed top 2 bits (of 3) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$948 ($mux).
Removed top 26 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1064 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1084 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1089 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1102 ($eq).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$fsm_map.cc:77:implement_pattern_cache$1075 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
Removed top 1 bits (of 3) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$682_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
Removed top 29 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
Removed top 30 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
Removed top 29 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
Removed top 22 bits (of 32) from mux cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$procmux$511 ($mux).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:182$212 ($eq).
Removed top 22 bits (of 32) from mux cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$procmux$482 ($mux).
Removed top 26 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:154$161 ($eq).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
Removed top 20 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
Removed top 20 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
Removed top 30 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 24 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
Removed top 23 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
Removed top 30 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
Removed top 31 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
Removed top 28 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
Removed top 5 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:142$158 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:150$160 ($eq).
Removed top 3 bits (of 9) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:146$159 ($eq).
Removed top 1 bits (of 4) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:217$231 ($eq).
Removed top 27 bits (of 32) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210 ($lt).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
Removed top 20 bits (of 29) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249 ($mul).
Removed top 23 bits (of 29) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
Removed top 20 bits (of 29) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
Removed top 28 bits (of 32) from mux cell test_feedback.$auto$opt_share.cc:244:merge_operators$1046 ($mux).
Removed top 1 bits (of 2) from port B of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$560_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$665 ($mux).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
Removed top 22 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
Removed top 22 bits (of 32) from port Y of cell test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
Removed top 28 bits (of 32) from wire test_feedback.$auto$rtlil.cc:2613:Mux$1047.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154_Y.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237_Y.
Removed top 24 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257_Y.
Removed top 1 bits (of 2) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$665_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$932_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$940_Y.
Removed top 1 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$944_Y.
Removed top 2 bits (of 3) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$procmux$948_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$207_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$0$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$270.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$2$memwr$\txdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$265_ADDR[31:0]$292.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319_Y.

11.47. Executing PEEPOPT pass (run peephole optimizers).

11.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

11.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~7 debug messages>

11.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

11.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.54. Executing OPT_SHARE pass.

11.55. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1024 ($adff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143_Y, Q = \EthernetModule_inst.initModule_inst.init_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\initModule_inst.$procdff$1023 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\initModule_inst.$procmux$959_Y, Q = \EthernetModule_inst.initModule_inst.phy_reset).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$981 ($dff) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.txIDX, Q = \EthernetModule_inst.TxModule_inst.ffIDX).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$980 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$545_Y, Q = \EthernetModule_inst.TxModule_inst.ff_idx, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:298:slice$1135 ($sdff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$543_Y, Q = \EthernetModule_inst.TxModule_inst.ff_idx).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$979 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$518_Y, Q = \EthernetModule_inst.TxModule_inst.cycle, rval = 2'00).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$978 ($dff) from module test_feedback (D = { \EthernetModule_inst.RxModule_inst.ff_data \EthernetModule_inst.TxModule_inst.ff_d [2:1] }, Q = \EthernetModule_inst.TxModule_inst.ff_d).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$973 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313_Y [8:0], Q = \EthernetModule_inst.TxModule_inst.nibble_idx, rval = 9'000000000).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$972 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$421_Y, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$971 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$memrd$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:200$315_DATA [23:20], Q = \EthernetModule_inst.TxModule_inst.preaddlt [199:196]).
Adding EN signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$971 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$402_Y, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195:0]).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$970 ($dff) from module test_feedback (D = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370_Y }, Q = \EthernetModule_inst.TxModule_inst.phy_txd, rval = 4'0000).
Adding EN signal on $auto$ff.cc:298:slice$1165 ($sdff) from module test_feedback (D = { $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380_Y $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370_Y }, Q = \EthernetModule_inst.TxModule_inst.phy_txd).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$969 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$354_Y, Q = \EthernetModule_inst.TxModule_inst.phy_txen, rval = 1'0).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$968 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$348_Y, Q = \EthernetModule_inst.TxModule_inst.Initialize_Crc, rval = 1'0).
Adding SRST signal on $flatten\EthernetModule_inst.\TxModule_inst.$procdff$967 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\TxModule_inst.$procmux$342_Y, Q = \EthernetModule_inst.TxModule_inst.Enable_Crc, rval = 1'0).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$999 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ffIDX[2:0], Q = \EthernetModule_inst.RxModule_inst.ffIDX).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$998 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_idx[8:0], Q = \EthernetModule_inst.RxModule_inst.ff_idx).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$997 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\rxdata_buf_reader_address[11:0], Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$996 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\cycle[1:0], Q = \EthernetModule_inst.RxModule_inst.cycle).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$995 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.gap_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$994 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\delay_cnt[3:0], Q = \EthernetModule_inst.RxModule_inst.delay_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$993 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$memrd$\rxdata_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:249$244_DATA [3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$993 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y, Q = \EthernetModule_inst.RxModule_inst.ff_d [1:0]).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$992 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_cnt[7:0], Q = \EthernetModule_inst.RxModule_inst.ff_cnt).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$991 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_data[0:0], Q = \EthernetModule_inst.RxModule_inst.ff_data).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$989 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\start[0:0], Q = \EthernetModule_inst.RxModule_inst.start).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$988 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$memrd$\frameid_buf$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:239$238_DATA, Q = \EthernetModule_inst.RxModule_inst.frameid).
Adding SRST signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1020 ($dff) from module test_feedback (D = $auto$wreduce.cc:461:run$1107 [8:0], Q = \EthernetModule_inst.RxModule_inst.nibble_idx, rval = 9'000000000).
Adding SRST signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1019 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929_Y, Q = \EthernetModule_inst.RxModule_inst.rxState, rval = 3'000).
Adding EN signal on $auto$ff.cc:298:slice$1225 ($sdff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$929_Y, Q = \EthernetModule_inst.RxModule_inst.rxState).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1006 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\bad_da[0:0], Q = \EthernetModule_inst.RxModule_inst.bad_da).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1005 ($dff) from module test_feedback (D = \phy_rxd [2:0], Q = \EthernetModule_inst.RxModule_inst.rxIDX).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1004 ($dff) from module test_feedback (D = 1'1, Q = \EthernetModule_inst.RxModule_inst.start_intra).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1003 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:176$206_Y, Q = \EthernetModule_inst.RxModule_inst.test1).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1002 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\ff_state[1:0], Q = \EthernetModule_inst.RxModule_inst.ff_state).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1001 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$0\gap_len_ctl[1:0], Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl).
Adding EN signal on $flatten\EthernetModule_inst.\RxModule_inst.$procdff$1000 ($dff) from module test_feedback (D = $flatten\EthernetModule_inst.\RxModule_inst.$procmux$634_Y, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 40 unused cells and 37 unused wires.
<suppressed ~42 debug messages>

11.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~17 debug messages>

11.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

11.61. Executing OPT_SHARE pass.

11.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

11.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.66. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.68. Executing OPT_SHARE pass.

11.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 3

11.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.77. Executing OPT_SHARE pass.

11.78. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.86. Executing OPT_SHARE pass.

11.87. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=82, #remove=0, time=0.10 sec.]

11.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.91. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell test_feedback.$auto$opt_dff.cc:196:make_patterns_logic$1235 ($ne).
Removed top 28 bits (of 32) from port A of cell test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249 ($mul).
Removed top 23 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1107.
Removed top 30 bits (of 32) from wire test_feedback.$auto$wreduce.cc:461:run$1108.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240_Y.
Removed top 30 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254_Y.
Removed top 28 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164_Y.
Removed top 20 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296_Y.
Removed top 23 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295_Y.
Removed top 22 bits (of 32) from wire test_feedback.$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316_Y.

11.92. Executing PEEPOPT pass (run peephole optimizers).

11.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

11.94. Executing DEMUXMAP pass.

11.95. Executing SPLITNETS pass (splitting up multi-bit signals).

11.96. Printing statistics.

=== test_feedback ===

   Number of wires:                458
   Number of wire bits:           2702
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.97. Executing RS_DSP_MULTADD pass.

11.98. Executing WREDUCE pass (reducing word size of cells).

11.99. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1224 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:131.2-136.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1137 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94.2-126.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1136 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:94.2-126.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$1143 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:180.2-187.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44"

11.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.101. Executing TECHMAP pass (map to technology primitives).

11.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~233 debug messages>

11.102. Printing statistics.

=== test_feedback ===

   Number of wires:                479
   Number of wire bits:           3855
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $__RS_MUL10X9                   1
     $__soft_mul                     4
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.103. Executing TECHMAP pass (map to technology primitives).

11.103.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.103.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.104. Printing statistics.

=== test_feedback ===

   Number of wires:                491
   Number of wire bits:           3927
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $__RS_MUL10X9                   1
     $__soft_mul                     4
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64

11.105. Executing TECHMAP pass (map to technology primitives).

11.105.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.105.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.106. Executing TECHMAP pass (map to technology primitives).

11.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

11.107. Executing TECHMAP pass (map to technology primitives).

11.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

11.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

11.108. Executing RS_DSP_SIMD pass.

11.109. Executing TECHMAP pass (map to technology primitives).

11.109.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

11.109.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~38 debug messages>

11.110. Executing TECHMAP pass (map to technology primitives).

11.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

11.111. Executing rs_pack_dsp_regs pass.
<suppressed ~2 debug messages>

11.112. Executing RS_DSP_IO_REGS pass.

11.113. Executing TECHMAP pass (map to technology primitives).

11.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

11.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

11.114. Executing TECHMAP pass (map to technology primitives).

11.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

11.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

11.115. Printing statistics.

=== test_feedback ===

   Number of wires:                560
   Number of wire bits:           4486
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                395
     $add                           20
     $adff                           1
     $adffe                          1
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            45
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $lt                             3
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            4
     $mux                           74
     $ne                            10
     $not                           11
     $or                             1
     $pmux                          20
     $reduce_and                    16
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $sub                            3
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.116. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_feedback:
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320 ($add).
  creating $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236 ($mul).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 ($sub).
  creating $macc model for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143 ($add).
  merging $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$318 into $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319.
  merging $macc model for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$319 into $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320.
  merging $macc model for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$165 into $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296.
  creating $alu model for $macc $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226.
  creating $alu model for $macc $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143.
  creating $alu model for $macc $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154.
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$295: $auto$alumacc.cc:365:replace_macc$1299
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164: $auto$alumacc.cc:365:replace_macc$1300
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$166: $auto$alumacc.cc:365:replace_macc$1301
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316: $auto$alumacc.cc:365:replace_macc$1302
  creating $macc cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:213$320: $auto$alumacc.cc:365:replace_macc$1303
  creating $macc cell for $flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$236: $auto$alumacc.cc:365:replace_macc$1304
  creating $alu model for $flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142 ($lt): new $alu
  creating $alu model for $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:101$287 ($eq): merged with $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297.
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:19$142: $auto$alumacc.cc:485:replace_alu$1308
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14$139: $auto$alumacc.cc:485:replace_alu$1313
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:178$210: $auto$alumacc.cc:485:replace_alu$1318
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:133$154: $auto$alumacc.cc:485:replace_alu$1329
  creating $alu cell for $flatten\EthernetModule_inst.\initModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:20$143: $auto$alumacc.cc:485:replace_alu$1332
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:212$226: $auto$alumacc.cc:485:replace_alu$1335
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:232$235: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:234$237: $auto$alumacc.cc:485:replace_alu$1341
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:242$240: $auto$alumacc.cc:485:replace_alu$1344
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:244$241: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:245$242: $auto$alumacc.cc:485:replace_alu$1350
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:254$247: $auto$alumacc.cc:485:replace_alu$1353
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:258$250: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:268$254: $auto$alumacc.cc:485:replace_alu$1359
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:269$257: $auto$alumacc.cc:485:replace_alu$1362
  creating $alu cell for $flatten\EthernetModule_inst.\RxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:279$258: $auto$alumacc.cc:485:replace_alu$1365
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:100$286: $auto$alumacc.cc:485:replace_alu$1368
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$296: $auto$alumacc.cc:485:replace_alu$1371
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:115$301: $auto$alumacc.cc:485:replace_alu$1374
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:186$313: $auto$alumacc.cc:485:replace_alu$1377
  creating $alu cell for $flatten\EthernetModule_inst.\TxModule_inst.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$297, $flatten\EthernetModule_inst.\TxModule_inst.$eq$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:101$287: $auto$alumacc.cc:485:replace_alu$1380
  created 21 $alu and 6 $macc cells.

11.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~8 debug messages>

11.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.122. Executing OPT_SHARE pass.

11.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 4 unused cells and 108 unused wires.
<suppressed ~5 debug messages>

11.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.129. Executing OPT_SHARE pass.

11.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

11.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.133. Printing statistics.

=== test_feedback ===

   Number of wires:                504
   Number of wire bits:           2885
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               4
   Number of memory bits:        12232
   Number of processes:              0
   Number of cells:                396
     $adff                           1
     $adffe                          1
     $alu                           21
     $and                           30
     $dff                            3
     $dffe                          25
     $eq                            44
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $macc                           6
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                           74
     $ne                            10
     $not                           13
     $or                             2
     $pmux                          20
     $reduce_and                    18
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.134. Executing MEMORY pass.

11.134.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 20 transformations.

11.134.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.134.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf write port 1.
  Analyzing test_feedback.EthernetModule_inst.RxModule_inst.rxdata_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.TxModule_inst.frameid_buf write port 0.
  Analyzing test_feedback.EthernetModule_inst.TxModule_inst.txdata_buf write port 0.

11.134.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.134.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\EthernetModule_inst.RxModule_inst.frameid_buf'[0] in module `\test_feedback': merging output FF to cell.
Checking read port `\EthernetModule_inst.RxModule_inst.frameid_buf'[1] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.RxModule_inst.rxdata_buf'[0] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.TxModule_inst.frameid_buf'[0] in module `\test_feedback': no output FF found.
Checking read port `\EthernetModule_inst.TxModule_inst.txdata_buf'[0] in module `\test_feedback': no output FF found.
Checking read port address `\EthernetModule_inst.RxModule_inst.frameid_buf'[1] in module `\test_feedback': merged address FF to cell.
Checking read port address `\EthernetModule_inst.RxModule_inst.rxdata_buf'[0] in module `\test_feedback': merged address FF to cell.
Checking read port address `\EthernetModule_inst.TxModule_inst.frameid_buf'[0] in module `\test_feedback': no address FF found.
Checking read port address `\EthernetModule_inst.TxModule_inst.txdata_buf'[0] in module `\test_feedback': merged address FF to cell.

11.134.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

11.134.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf by address:
Consolidating write ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf by address:
Consolidating write ports of memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf using sat-based resource sharing:
  Checking group clocked with posedge \phy_rxclk, width 24: ports 0, 1.
  Common input cone for all EN signals: 5 cells.
  Size of unconstrained SAT problem: 38 variables, 85 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

11.134.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.134.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.134.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.135. Printing statistics.

=== test_feedback ===

   Number of wires:                506
   Number of wire bits:           2886
   Number of public wires:         148
   Number of public wire bits:     716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                392
     $adff                           1
     $adffe                          1
     $alu                           21
     $and                           30
     $dff                            3
     $dffe                          24
     $eq                            44
     $logic_and                      2
     $logic_not                     13
     $logic_or                       5
     $macc                           6
     $mem_v2                         4
     $mux                           77
     $ne                            10
     $not                           13
     $or                             2
     $pmux                          20
     $reduce_and                    18
     $reduce_bool                    9
     $reduce_or                      9
     $sdff                           6
     $sdffe                          3
     $shr                            1
     $tribuf                         5
     $xor                           64
     DSP19X2                         1

11.136. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~63 debug messages>

11.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.138. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.139. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf
mapping memory test_feedback.EthernetModule_inst.RxModule_inst.rxdata_buf via $__RS_FACTOR_BRAM18_SDP
using FF mapping for memory test_feedback.EthernetModule_inst.TxModule_inst.frameid_buf
mapping memory test_feedback.EthernetModule_inst.TxModule_inst.txdata_buf via $__RS_FACTOR_BRAM18_SDP
<suppressed ~376 debug messages>

11.140. Executing Rs_BRAM_Split pass.
 BRAM: EthernetModule_inst.TxModule_inst.txdata_buf.0.0 ($__RS_FACTOR_BRAM18_SDP) + EthernetModule_inst.RxModule_inst.rxdata_buf.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0 (BRAM2x18_SDP)

11.141. Executing TECHMAP pass (map to technology primitives).

11.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

11.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.142. Executing TECHMAP pass (map to technology primitives).

11.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

11.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~42 debug messages>

11.143. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

11.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~2 debug messages>

11.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$781.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$857.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\RxModule_inst.$procmux$857.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$360.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$370.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$380.
    dead port 4/5 on $pmux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$390.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$482.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$482.
    dead port 1/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$511.
    dead port 2/2 on $mux $flatten\EthernetModule_inst.\TxModule_inst.$procmux$511.
Removed 12 multiplexer ports.
<suppressed ~46 debug messages>

11.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.149. Executing OPT_SHARE pass.

11.150. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:298:slice$1226 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1468, Q = \EthernetModule_inst.RxModule_inst.rxState).
Adding EN signal on $auto$ff.cc:298:slice$1136 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1454, Q = \EthernetModule_inst.TxModule_inst.ff_idx).
Adding EN signal on $auto$ff.cc:298:slice$1166 ($dff) from module test_feedback (D = $auto$rtlil.cc:2613:Mux$1462, Q = \EthernetModule_inst.TxModule_inst.phy_txd).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

11.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 58 unused wires.
<suppressed ~1 debug messages>

11.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

11.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.156. Executing OPT_SHARE pass.

11.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

11.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.160. Executing PMUXTREE pass.

11.161. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting test_feedback.$auto$pmuxtree.cc:65:recursive_mux_generator$1514 ... test_feedback.$auto$pmuxtree.cc:65:recursive_mux_generator$1516 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~98 debug messages>

11.162. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \EthernetModule_inst.RxModule_inst.frameid_buf in module \test_feedback:
  created 8 $dff cells and 0 static cells of width 24.
Extracted data FF from read port 0 of test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf: $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[0]
Extracted addr FF from read port 1 of test_feedback.EthernetModule_inst.RxModule_inst.frameid_buf: $\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]
  read interface: 2 $dff and 14 $mux cells.
  write interface: 24 write mux blocks.
Mapping memory \EthernetModule_inst.TxModule_inst.frameid_buf in module \test_feedback:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

11.163. Executing TECHMAP pass (map to technology primitives).

11.163.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.163.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

11.163.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper maccmap for cells of type $macc.
  add { $techmap1278$flatten\EthernetModule_inst.\TxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:210$316.Y 1'0 } (10 bits, unsigned)
  add \EthernetModule_inst.TxModule_inst.nibble_idx (9 bits, unsigned)
  add 10'1111001111 (10 bits, unsigned)
  add 6'100101 * \EthernetModule_inst.RxModule_inst.rxIDX (6x3 bits, unsigned)
  add { $techmap1279$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:171$164.Y 3'000 } (12 bits, unsigned)
  add \EthernetModule_inst.RxModule_inst.nibble_idx (9 bits, unsigned)
  add 12'111111001110 (12 bits, unsigned)
Using extmapper simplemap for cells of type $adffe.
  add 8'10011101 * \EthernetModule_inst.TxModule_inst.txIDX (8x1 bits, unsigned)
  add 8'10011101 * \EthernetModule_inst.TxModule_inst.ffIDX (8x1 bits, unsigned)
  add 6'100101 * \EthernetModule_inst.RxModule_inst.ffIDX (6x3 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3514 debug messages>

11.164. Printing statistics.

=== test_feedback ===

   Number of wires:               2180
   Number of wire bits:          39522
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4795
     $_AND_                        771
     $_DFFE_NP_                    290
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                       1743
     $_NOT_                        266
     $_OR_                         580
     $_TBUF_                         5
     $_XOR_                        803
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1997 debug messages>

11.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~936 debug messages>
Removed a total of 312 cells.

11.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.170. Executing OPT_SHARE pass.

11.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.02 sec.]

11.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 144 unused cells and 1477 unused wires.
<suppressed ~145 debug messages>

11.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.177. Executing OPT_SHARE pass.

11.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

11.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~441 debug messages>

11.182. Executing TECHMAP pass (map to technology primitives).

11.182.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.182.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.183. Printing statistics.

=== test_feedback ===

   Number of wires:                883
   Number of wire bits:           3884
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2613
     $_AND_                        477
     $_DFFE_NN_                     26
     $_DFFE_NP_                    264
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                        842
     $_NOT_                        148
     $_OR_                         294
     $_TBUF_                         5
     $_XOR_                        220
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

11.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=0, #remove=0, time=0.01 sec.]

11.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=625, #solve=286, #remove=0, time=0.06 sec.]

11.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.209. Printing statistics.

=== test_feedback ===

   Number of wires:                832
   Number of wire bits:           3561
   Number of public wires:         158
   Number of public wire bits:     956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2607
     $_AND_                        475
     $_DFFE_NN_                     26
     $_DFFE_NP_                    264
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                     23
     $_DFF_N_                       19
     $_DFF_PN1_                     32
     $_DFF_P_                      254
     $_MUX_                        842
     $_NOT_                        144
     $_OR_                         294
     $_TBUF_                         5
     $_XOR_                        220
     DSP19X2                         1
     TDP_RAM18KX2                    1

   Number of Generic REGs:          625

ABC-DFF iteration : 1

11.210. Executing ABC pass (technology mapping using ABC).

11.210.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  40 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  78 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  122 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  23 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  167 cells in clk=\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  8 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  6 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  135 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  12 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  15 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  43 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1239, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  181 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  4 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  84 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  62 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  791 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }

  #logic partitions = 29

11.210.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 791 gates and 816 wires to a netlist network with 24 inputs and 342 outputs (dfl=1).

11.210.2.1. Executing ABC.
[Time = 0.18 sec.]

11.210.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 417 wires to a netlist network with 23 inputs and 201 outputs (dfl=1).

11.210.3.1. Executing ABC.
[Time = 0.10 sec.]

11.210.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 181 gates and 206 wires to a netlist network with 24 inputs and 36 outputs (dfl=1).

11.210.4.1. Executing ABC.
[Time = 0.09 sec.]

11.210.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 172 gates and 201 wires to a netlist network with 28 inputs and 62 outputs (dfl=1).

11.210.5.1. Executing ABC.
[Time = 0.08 sec.]

11.210.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 166 gates and 197 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

11.210.6.1. Executing ABC.
[Time = 0.07 sec.]

11.210.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 135 gates and 170 wires to a netlist network with 35 inputs and 77 outputs (dfl=1).

11.210.7.1. Executing ABC.
[Time = 0.07 sec.]

11.210.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 122 gates and 150 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

11.210.8.1. Executing ABC.
[Time = 0.05 sec.]

11.210.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 83 gates and 196 wires to a netlist network with 113 inputs and 68 outputs (dfl=1).

11.210.9.1. Executing ABC.
[Time = 0.07 sec.]

11.210.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 99 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

11.210.10.1. Executing ABC.
[Time = 0.06 sec.]

11.210.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 5 outputs (dfl=1).

11.210.11.1. Executing ABC.
[Time = 0.05 sec.]

11.210.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 58 gates and 76 wires to a netlist network with 17 inputs and 12 outputs (dfl=1).

11.210.12.1. Executing ABC.
[Time = 0.06 sec.]

11.210.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 28 outputs (dfl=1).

11.210.13.1. Executing ABC.
[Time = 0.06 sec.]

11.210.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1239
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 37 outputs (dfl=1).

11.210.14.1. Executing ABC.
[Time = 0.06 sec.]

11.210.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 40 gates and 40 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.210.15.1. Executing ABC.
[Time = 0.05 sec.]

11.210.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.210.16.1. Executing ABC.
[Time = 0.07 sec.]

11.210.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 26 gates and 30 wires to a netlist network with 3 inputs and 11 outputs (dfl=1).

11.210.17.1. Executing ABC.
[Time = 0.07 sec.]

11.210.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 28 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

11.210.18.1. Executing ABC.
[Time = 0.06 sec.]

11.210.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 14 outputs (dfl=1).

11.210.19.1. Executing ABC.
[Time = 0.06 sec.]

11.210.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 21 gates and 32 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

11.210.20.1. Executing ABC.
[Time = 0.06 sec.]

11.210.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 7 outputs (dfl=1).

11.210.21.1. Executing ABC.
[Time = 0.05 sec.]

11.210.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.210.22.1. Executing ABC.
[Time = 0.05 sec.]

11.210.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 6 outputs (dfl=1).

11.210.23.1. Executing ABC.
[Time = 0.06 sec.]

11.210.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs (dfl=1).

11.210.24.1. Executing ABC.
[Time = 0.06 sec.]

11.210.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

11.210.25.1. Executing ABC.
[Time = 0.06 sec.]

11.210.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

11.210.26.1. Executing ABC.
[Time = 0.06 sec.]

11.210.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.210.27.1. Executing ABC.
[Time = 0.06 sec.]

11.210.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

11.210.28.1. Executing ABC.
[Time = 0.04 sec.]

11.210.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

11.210.29.1. Executing ABC.
[Time = 0.04 sec.]

11.210.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

11.210.30.1. Executing ABC.
[Time = 0.06 sec.]

11.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~13 debug messages>

11.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

11.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.216. Executing OPT_SHARE pass.

11.217. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10423 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[5], Q = $abc$10391$lo31).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10422 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[4], Q = $abc$10391$lo30).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10421 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[3], Q = $abc$10391$lo29).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10420 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[2], Q = $abc$10391$lo28).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10419 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[1], Q = $abc$10391$lo27).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10418 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[0], Q = $abc$10391$lo26).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10417 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[23], Q = $abc$10391$lo25).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10416 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[22], Q = $abc$10391$lo24).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10415 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[21], Q = $abc$10391$lo23).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10414 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[20], Q = $abc$10391$lo22).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10413 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[19], Q = $abc$10391$lo21).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10412 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[18], Q = $abc$10391$lo20).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10411 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[17], Q = $abc$10391$lo19).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10410 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[16], Q = $abc$10391$lo18).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10409 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[15], Q = $abc$10391$lo17).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10408 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[14], Q = $abc$10391$lo16).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10407 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[13], Q = $abc$10391$lo15).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10406 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[12], Q = $abc$10391$lo14).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10405 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[11], Q = $abc$10391$lo13).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10404 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[10], Q = $abc$10391$lo12).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10403 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[9], Q = $abc$10391$lo11).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10402 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[8], Q = $abc$10391$lo10).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10401 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[7], Q = $abc$10391$lo09).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10400 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[6], Q = $abc$10391$lo08).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10399 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[5], Q = $abc$10391$lo07).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10398 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[4], Q = $abc$10391$lo06).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10397 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[3], Q = $abc$10391$lo05).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10396 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[2], Q = $abc$10391$lo04).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10395 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[1], Q = $abc$10391$lo03).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10394 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[0], Q = $abc$10391$lo02).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8472 ($_DFF_P_) from module test_feedback (D = $abc$8277$li194_li194, Q = $abc$8277$lo194).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8468 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo190).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8467 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo189).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8466 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo188).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8465 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo187).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8464 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo186).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8463 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo185).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8462 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo184).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8461 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo183).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8460 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo182).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8459 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo181).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8458 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo180).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8457 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo179).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8456 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo178).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8455 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo177).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8454 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo176).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8453 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo175).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8452 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo174).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8451 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo173).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8450 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo172).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8449 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo171).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8448 ($_DFF_P_) from module test_feedback (D = $abc$8277$li170_li170, Q = $abc$8277$lo170).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8444 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo166).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8443 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo165).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8442 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo164).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8441 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo163).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8440 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo162).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8439 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo161).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8438 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo160).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8437 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo159).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8436 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo158).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8435 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo157).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8434 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo156).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8433 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo155).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8432 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo154).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8431 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo153).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8430 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo152).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8429 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo151).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8428 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo150).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8427 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo149).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8426 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo148).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8425 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo147).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8424 ($_DFF_P_) from module test_feedback (D = $abc$8277$li146_li146, Q = $abc$8277$lo146).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8420 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo142).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8419 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo141).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8418 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo140).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8417 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo139).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8416 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo138).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8415 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo137).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8414 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo136).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8413 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo135).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8412 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo134).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8411 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo133).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8410 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo132).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8409 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo131).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8408 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo130).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8407 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo129).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8406 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo128).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8405 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo127).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8404 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo126).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8403 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo125).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8402 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo124).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8401 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo123).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8400 ($_DFF_P_) from module test_feedback (D = $abc$8277$li122_li122, Q = $abc$8277$lo122).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8396 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo118).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8395 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo117).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8394 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo116).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8393 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo115).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8392 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo114).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8391 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo113).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8390 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo112).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8389 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo111).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8388 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo110).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8387 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo109).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8386 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo108).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8385 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo107).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8384 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo106).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8383 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo105).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8382 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo104).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8381 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo103).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8380 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo102).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8379 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo101).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8378 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo100).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8377 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo099).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8376 ($_DFF_P_) from module test_feedback (D = $abc$8277$li098_li098, Q = $abc$8277$lo098).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8372 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo094).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8371 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo093).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8370 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo092).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8369 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo091).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8368 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo090).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8367 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo089).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8366 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo088).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8365 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo087).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8364 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo086).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8363 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo085).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8362 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo084).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8361 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo083).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8360 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo082).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8359 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo081).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8358 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo080).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8357 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo079).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8356 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo078).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8355 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo077).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8354 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo076).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8353 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo075).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8352 ($_DFF_P_) from module test_feedback (D = $abc$8277$li074_li074, Q = $abc$8277$lo074).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8348 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo070).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8347 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo069).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8346 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo068).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8345 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo067).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8344 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo066).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8343 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo065).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8342 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo064).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8341 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo063).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8340 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo062).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8339 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo061).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8338 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo060).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8337 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo059).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8336 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo058).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8335 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo057).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8334 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo056).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8333 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo055).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8332 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo054).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8331 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo053).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8330 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo052).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8329 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo051).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8328 ($_DFF_P_) from module test_feedback (D = $abc$8277$li050_li050, Q = $abc$8277$lo050).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8324 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo046).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8323 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo045).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8322 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo044).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8321 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo043).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8320 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo042).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8319 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo041).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8318 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo040).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8317 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo039).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8316 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo038).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8315 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo037).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8314 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo036).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8313 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo035).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8312 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo034).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8311 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo033).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8310 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo032).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8309 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo031).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8308 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo030).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8307 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo029).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8306 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo028).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8305 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo027).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8304 ($_DFF_P_) from module test_feedback (D = $abc$8277$li026_li026, Q = $abc$8277$lo026).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8300 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1295_, Q = $abc$8277$lo022).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8299 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1287_, Q = $abc$8277$lo021).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8298 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1279_, Q = $abc$8277$lo020).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8297 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1271_, Q = $abc$8277$lo019).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8296 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1263_, Q = $abc$8277$lo018).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8295 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1255_, Q = $abc$8277$lo017).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8294 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1247_, Q = $abc$8277$lo016).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8293 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1239_, Q = $abc$8277$lo015).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8292 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1231_, Q = $abc$8277$lo014).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8291 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1223_, Q = $abc$8277$lo013).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8290 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1215_, Q = $abc$8277$lo012).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8289 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1207_, Q = $abc$8277$lo011).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8288 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1199_, Q = $abc$8277$lo010).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8287 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1191_, Q = $abc$8277$lo009).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8286 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1183_, Q = $abc$8277$lo008).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8285 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1175_, Q = $abc$8277$lo007).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8284 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1167_, Q = $abc$8277$lo006).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8283 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1159_, Q = $abc$8277$lo005).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8282 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1151_, Q = $abc$8277$lo004).
Adding EN signal on $abc$8277$auto$blifparse.cc:377:parse_blif$8281 ($_DFF_P_) from module test_feedback (D = $abc$8277$new_n1143_, Q = $abc$8277$lo003).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10434 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[16], Q = $abc$10391$lo42).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10435 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[17], Q = $abc$10391$lo43).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10425 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[7], Q = $abc$10391$lo33).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10436 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[18], Q = $abc$10391$lo44).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10426 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[8], Q = $abc$10391$lo34).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10427 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[9], Q = $abc$10391$lo35).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10437 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[19], Q = $abc$10391$lo45).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10438 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[20], Q = $abc$10391$lo46).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10428 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[10], Q = $abc$10391$lo36).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10429 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[11], Q = $abc$10391$lo37).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10439 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[21], Q = $abc$10391$lo47).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10440 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[22], Q = $abc$10391$lo48).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10430 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[12], Q = $abc$10391$lo38).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10441 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[23], Q = $abc$10391$lo49).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10431 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[13], Q = $abc$10391$lo39).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10432 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[14], Q = $abc$10391$lo40).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10424 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[6], Q = $abc$10391$lo32).
Adding EN signal on $abc$10391$auto$blifparse.cc:377:parse_blif$10433 ($_DFF_P_) from module test_feedback (D = $abc$10391$EthernetModule_inst.RxModule_inst.frameid[15], Q = $abc$10391$lo41).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 210 unused cells and 2740 unused wires.
<suppressed ~212 debug messages>

11.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~16 debug messages>

11.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.223. Executing OPT_SHARE pass.

11.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

11.227. Executing ABC pass (technology mapping using ABC).

11.227.1. Summary of detected clock domains:
  6 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$8277$new_n1505_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1472_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$8277$new_n1439_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1407_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$8277$new_n1374_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$8277$new_n1342_, arst={ }, srst={ }
  7 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$8277$new_n1310_, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  24 cells in clk=\phy_rxclk, en=$abc$8277$new_n1136_, arst={ }, srst={ }
  49 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  173 cells in clk=!\ff_clk, en=$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  398 cells in clk=!\phy_txclk, en=$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  324 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  3 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  20 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  11 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  5 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  14 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  18 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  26 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  39 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  30 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  52 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  47 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  77 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  78 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  137 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  57 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  140 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }

  #logic partitions = 47

11.227.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 397 gates and 424 wires to a netlist network with 27 inputs and 201 outputs (dfl=1).

11.227.2.1. Executing ABC.
[Time = 0.09 sec.]

11.227.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 323 gates and 437 wires to a netlist network with 114 inputs and 145 outputs (dfl=1).

11.227.3.1. Executing ABC.
[Time = 0.09 sec.]

11.227.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 173 gates and 196 wires to a netlist network with 23 inputs and 37 outputs (dfl=1).

11.227.4.1. Executing ABC.
[Time = 0.08 sec.]

11.227.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 140 gates and 163 wires to a netlist network with 23 inputs and 53 outputs (dfl=1).

11.227.5.1. Executing ABC.
[Time = 0.07 sec.]

11.227.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 137 gates and 163 wires to a netlist network with 26 inputs and 76 outputs (dfl=1).

11.227.6.1. Executing ABC.
[Time = 0.07 sec.]

11.227.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1505_
Extracted 78 gates and 143 wires to a netlist network with 65 inputs and 78 outputs (dfl=1).

11.227.7.1. Executing ABC.
[Time = 0.07 sec.]

11.227.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 77 gates and 187 wires to a netlist network with 110 inputs and 65 outputs (dfl=1).

11.227.8.1. Executing ABC.
[Time = 0.07 sec.]

11.227.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 100 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.9.1. Executing ABC.
[Time = 0.07 sec.]

11.227.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1439_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 58 outputs (dfl=1).

11.227.10.1. Executing ABC.
[Time = 0.07 sec.]

11.227.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 57 gates and 76 wires to a netlist network with 19 inputs and 13 outputs (dfl=1).

11.227.11.1. Executing ABC.
[Time = 0.06 sec.]

11.227.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1374_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=1).

11.227.12.1. Executing ABC.
[Time = 0.07 sec.]

11.227.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1310_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=1).

11.227.13.1. Executing ABC.
[Time = 0.07 sec.]

11.227.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 57 gates and 76 wires to a netlist network with 19 inputs and 30 outputs (dfl=1).

11.227.14.1. Executing ABC.
[Time = 0.05 sec.]

11.227.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 52 gates and 105 wires to a netlist network with 53 inputs and 27 outputs (dfl=1).

11.227.15.1. Executing ABC.
[Time = 0.07 sec.]

11.227.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 49 gates and 99 wires to a netlist network with 50 inputs and 49 outputs (dfl=1).

11.227.16.1. Executing ABC.
[Time = 0.07 sec.]

11.227.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 43 gates and 76 wires to a netlist network with 33 inputs and 5 outputs (dfl=1).

11.227.17.1. Executing ABC.
[Time = 0.06 sec.]

11.227.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.227.18.1. Executing ABC.
[Time = 0.05 sec.]

11.227.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.227.19.1. Executing ABC.
[Time = 0.05 sec.]

11.227.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 30 gates and 43 wires to a netlist network with 13 inputs and 26 outputs (dfl=1).

11.227.20.1. Executing ABC.
[Time = 0.06 sec.]

11.227.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 17 outputs (dfl=1).

11.227.21.1. Executing ABC.
[Time = 0.06 sec.]

11.227.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

11.227.22.1. Executing ABC.
[Time = 0.06 sec.]

11.227.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=1).

11.227.23.1. Executing ABC.
[Time = 0.05 sec.]

11.227.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1136_
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 22 outputs (dfl=1).

11.227.24.1. Executing ABC.
[Time = 0.05 sec.]

11.227.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 27 wires to a netlist network with 4 inputs and 12 outputs (dfl=1).

11.227.25.1. Executing ABC.
[Time = 0.05 sec.]

11.227.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1342_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.26.1. Executing ABC.
[Time = 0.04 sec.]

11.227.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1472_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.27.1. Executing ABC.
[Time = 0.04 sec.]

11.227.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$8277$new_n1407_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

11.227.28.1. Executing ABC.
[Time = 0.06 sec.]

11.227.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 19 outputs (dfl=1).

11.227.29.1. Executing ABC.
[Time = 0.05 sec.]

11.227.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

11.227.30.1. Executing ABC.
[Time = 0.06 sec.]

11.227.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 7 outputs (dfl=1).

11.227.31.1. Executing ABC.
[Time = 0.04 sec.]

11.227.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 14 gates and 28 wires to a netlist network with 13 inputs and 8 outputs (dfl=1).

11.227.32.1. Executing ABC.
[Time = 0.06 sec.]

11.227.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 11 outputs (dfl=1).

11.227.33.1. Executing ABC.
[Time = 0.06 sec.]

11.227.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

11.227.34.1. Executing ABC.
[Time = 0.04 sec.]

11.227.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 11 gates and 26 wires to a netlist network with 15 inputs and 8 outputs (dfl=1).

11.227.35.1. Executing ABC.
[Time = 0.06 sec.]

11.227.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

11.227.36.1. Executing ABC.
[Time = 0.05 sec.]

11.227.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.227.37.1. Executing ABC.
[Time = 0.06 sec.]

11.227.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11521
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.38.1. Executing ABC.
[Time = 0.06 sec.]

11.227.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11641
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.39.1. Executing ABC.
[Time = 0.07 sec.]

11.227.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11581
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.40.1. Executing ABC.
[Time = 0.06 sec.]

11.227.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11461
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

11.227.41.1. Executing ABC.
[Time = 0.06 sec.]

11.227.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

11.227.42.1. Executing ABC.
[Time = 0.04 sec.]

11.227.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11491
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.43.1. Executing ABC.
[Time = 0.07 sec.]

11.227.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11551
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.44.1. Executing ABC.
[Time = 0.06 sec.]

11.227.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11671
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.45.1. Executing ABC.
[Time = 0.06 sec.]

11.227.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$11611
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

11.227.46.1. Executing ABC.
[Time = 0.06 sec.]

11.227.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

11.227.47.1. Executing ABC.
[Time = 0.04 sec.]

11.227.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs (dfl=1).

11.227.48.1. Executing ABC.
[Time = 0.06 sec.]

11.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~1 debug messages>

11.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

11.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.233. Executing OPT_SHARE pass.

11.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4165 unused wires.
<suppressed ~1 debug messages>

11.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

11.237. Executing ABC pass (technology mapping using ABC).

11.237.1. Summary of detected clock domains:
  79 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  6 cells in clk=\phy_rxclk, en=$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  18 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  12 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  18 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  13 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  14 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  41 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1407_, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1472_, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1342_, arst={ }, srst={ }
  22 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1136_, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  22 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  26 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  35 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  33 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  38 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  45 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  24 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  52 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  56 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1310_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1374_, arst={ }, srst={ }
  53 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1439_, arst={ }, srst={ }
  77 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  94 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  23 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1505_, arst={ }, srst={ }
  132 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  143 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  164 cells in clk=!\ff_clk, en=$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  228 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }

  #logic partitions = 47

11.237.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 416 wires to a netlist network with 23 inputs and 201 outputs (dfl=2).

11.237.2.1. Executing ABC.
[Time = 0.16 sec.]

11.237.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 228 gates and 319 wires to a netlist network with 91 inputs and 124 outputs (dfl=2).

11.237.3.1. Executing ABC.
[Time = 0.12 sec.]

11.237.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 164 gates and 189 wires to a netlist network with 25 inputs and 36 outputs (dfl=2).

11.237.4.1. Executing ABC.
[Time = 0.12 sec.]

11.237.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 143 gates and 166 wires to a netlist network with 23 inputs and 52 outputs (dfl=2).

11.237.5.1. Executing ABC.
[Time = 0.08 sec.]

11.237.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 132 gates and 158 wires to a netlist network with 26 inputs and 76 outputs (dfl=2).

11.237.6.1. Executing ABC.
[Time = 0.08 sec.]

11.237.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 93 gates and 217 wires to a netlist network with 124 inputs and 69 outputs (dfl=2).

11.237.7.1. Executing ABC.
[Time = 0.08 sec.]

11.237.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 78 gates and 120 wires to a netlist network with 42 inputs and 23 outputs (dfl=2).

11.237.8.1. Executing ABC.
[Time = 0.08 sec.]

11.237.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1407_
Extracted 78 gates and 144 wires to a netlist network with 66 inputs and 77 outputs (dfl=2).

11.237.9.1. Executing ABC.
[Time = 0.08 sec.]

11.237.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 100 wires to a netlist network with 23 inputs and 21 outputs (dfl=2).

11.237.10.1. Executing ABC.
[Time = 0.08 sec.]

11.237.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1472_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.11.1. Executing ABC.
[Time = 0.08 sec.]

11.237.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1342_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.12.1. Executing ABC.
[Time = 0.08 sec.]

11.237.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1136_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 57 outputs (dfl=2).

11.237.13.1. Executing ABC.
[Time = 0.08 sec.]

11.237.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 56 gates and 75 wires to a netlist network with 19 inputs and 30 outputs (dfl=2).

11.237.14.1. Executing ABC.
[Time = 0.06 sec.]

11.237.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 53 gates and 72 wires to a netlist network with 19 inputs and 12 outputs (dfl=2).

11.237.15.1. Executing ABC.
[Time = 0.08 sec.]

11.237.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 52 gates and 105 wires to a netlist network with 53 inputs and 27 outputs (dfl=2).

11.237.16.1. Executing ABC.
[Time = 0.07 sec.]

11.237.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 44 gates and 76 wires to a netlist network with 32 inputs and 5 outputs (dfl=2).

11.237.17.1. Executing ABC.
[Time = 0.07 sec.]

11.237.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 41 gates and 93 wires to a netlist network with 52 inputs and 40 outputs (dfl=2).

11.237.18.1. Executing ABC.
[Time = 0.07 sec.]

11.237.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 38 gates and 41 wires to a netlist network with 3 inputs and 14 outputs (dfl=2).

11.237.19.1. Executing ABC.
[Time = 0.06 sec.]

11.237.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 35 gates and 49 wires to a netlist network with 14 inputs and 31 outputs (dfl=2).

11.237.20.1. Executing ABC.
[Time = 0.07 sec.]

11.237.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.237.21.1. Executing ABC.
[Time = 0.06 sec.]

11.237.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

11.237.22.1. Executing ABC.
[Time = 0.07 sec.]

11.237.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=2).

11.237.23.1. Executing ABC.
[Time = 0.05 sec.]

11.237.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$17213$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=2).

11.237.24.1. Executing ABC.
[Time = 0.04 sec.]

11.237.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1505_
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 22 outputs (dfl=2).

11.237.25.1. Executing ABC.
[Time = 0.05 sec.]

11.237.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1439_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 22 outputs (dfl=2).

11.237.26.1. Executing ABC.
[Time = 0.05 sec.]

11.237.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 22 gates and 25 wires to a netlist network with 3 inputs and 12 outputs (dfl=2).

11.237.27.1. Executing ABC.
[Time = 0.05 sec.]

11.237.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 15 outputs (dfl=2).

11.237.28.1. Executing ABC.
[Time = 0.05 sec.]

11.237.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1374_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.237.29.1. Executing ABC.
[Time = 0.05 sec.]

11.237.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1310_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.237.30.1. Executing ABC.
[Time = 0.05 sec.]

11.237.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs (dfl=2).

11.237.31.1. Executing ABC.
[Time = 0.06 sec.]

11.237.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 18 gates and 25 wires to a netlist network with 7 inputs and 10 outputs (dfl=2).

11.237.32.1. Executing ABC.
[Time = 0.07 sec.]

11.237.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 7 outputs (dfl=2).

11.237.33.1. Executing ABC.
[Time = 0.05 sec.]

11.237.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 6 outputs (dfl=2).

11.237.34.1. Executing ABC.
[Time = 0.06 sec.]

11.237.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 8 outputs (dfl=2).

11.237.35.1. Executing ABC.
[Time = 0.06 sec.]

11.237.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 8 outputs (dfl=2).

11.237.36.1. Executing ABC.
[Time = 0.06 sec.]

11.237.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

11.237.37.1. Executing ABC.
[Time = 0.05 sec.]

11.237.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

11.237.38.1. Executing ABC.
[Time = 0.05 sec.]

11.237.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.237.39.1. Executing ABC.
[Time = 0.07 sec.]

11.237.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.40.1. Executing ABC.
[Time = 0.07 sec.]

11.237.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.41.1. Executing ABC.
[Time = 0.07 sec.]

11.237.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.42.1. Executing ABC.
[Time = 0.07 sec.]

11.237.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.237.43.1. Executing ABC.
[Time = 0.07 sec.]

11.237.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.44.1. Executing ABC.
[Time = 0.07 sec.]

11.237.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.45.1. Executing ABC.
[Time = 0.07 sec.]

11.237.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.46.1. Executing ABC.
[Time = 0.06 sec.]

11.237.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.237.47.1. Executing ABC.
[Time = 0.06 sec.]

11.237.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

11.237.48.1. Executing ABC.
[Time = 0.05 sec.]

11.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~4 debug messages>

11.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

11.240. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.241. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.243. Executing OPT_SHARE pass.

11.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4209 unused wires.
<suppressed ~1 debug messages>

11.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

11.247. Executing ABC pass (technology mapping using ABC).

11.247.1. Summary of detected clock domains:
  3 cells in clk=\phy_rxclk, en=$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641, arst={ }, srst={ }
  5 cells in clk=\phy_rxclk, en=$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551, arst={ }, srst={ }
  3 cells in clk=\phy_rxclk, en=$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491, arst={ }, srst={ }
  7 cells in clk=\ff_clk, en=$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  9 cells in clk=!\ff_clk, en=$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  11 cells in clk=\clk_10K, en=$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  14 cells in clk=!\ff_clk, en=$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  13 cells in clk=\phy_rxclk, en=$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  17 cells in clk=!\ff_clk, en=$abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  16 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  11 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  18 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  78 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1310_, arst={ }, srst={ }
  57 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1374_, arst={ }, srst={ }
  20 cells in clk=!\ff_clk, en=$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  25 cells in clk=!\ff_clk, en=$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1439_, arst={ }, srst={ }
  59 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1505_, arst={ }, srst={ }
  45 cells in clk=\ff_clk, en=$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818, arst={ }, srst={ }
  25 cells in clk=\ff_clk, en=!$abc$10391$new_n298_, arst={ }, srst={ }
  25 cells in clk=!\phy_txclk, en=$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  30 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  32 cells in clk=\phy_rxclk, en=!$abc$11078$new_n65_, arst={ }, srst={ }
  42 cells in clk=!\ff_clk, en=$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  20 cells in clk=\ff_clk, en=$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  39 cells in clk=\phy_rxclk, en=$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$abc$10728$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  55 cells in clk=\phy_rxclk, en=$abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  122 cells in clk=\ff_clk, en=$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1136_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1342_, arst={ }, srst={ }
  21 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1472_, arst={ }, srst={ }
  62 cells in clk=!\phy_txclk, en=$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  22 cells in clk=\phy_rxclk, en=$abc$12326$abc$8277$new_n1407_, arst={ }, srst={ }
  2 cells in clk=!\ff_clk, en=$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  91 cells in clk=!\ff_clk, en=$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  142 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  142 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  172 cells in clk=!\ff_clk, en=$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  224 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }

  #logic partitions = 47

11.247.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 416 wires to a netlist network with 23 inputs and 201 outputs (dfl=2).

11.247.2.1. Executing ABC.
[Time = 0.11 sec.]

11.247.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 224 gates and 316 wires to a netlist network with 92 inputs and 123 outputs (dfl=2).

11.247.3.1. Executing ABC.
[Time = 0.11 sec.]

11.247.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 172 gates and 199 wires to a netlist network with 27 inputs and 38 outputs (dfl=2).

11.247.4.1. Executing ABC.
[Time = 0.11 sec.]

11.247.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 142 gates and 172 wires to a netlist network with 30 inputs and 60 outputs (dfl=2).

11.247.5.1. Executing ABC.
[Time = 0.08 sec.]

11.247.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 142 gates and 175 wires to a netlist network with 33 inputs and 77 outputs (dfl=2).

11.247.6.1. Executing ABC.
[Time = 0.08 sec.]

11.247.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 121 gates and 166 wires to a netlist network with 45 inputs and 44 outputs (dfl=2).

11.247.7.1. Executing ABC.
[Time = 0.07 sec.]

11.247.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 90 gates and 214 wires to a netlist network with 124 inputs and 69 outputs (dfl=2).

11.247.8.1. Executing ABC.
[Time = 0.09 sec.]

11.247.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1310_
Extracted 78 gates and 144 wires to a netlist network with 66 inputs and 77 outputs (dfl=2).

11.247.9.1. Executing ABC.
[Time = 0.08 sec.]

11.247.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 62 gates and 89 wires to a netlist network with 27 inputs and 28 outputs (dfl=2).

11.247.10.1. Executing ABC.
[Time = 0.07 sec.]

11.247.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1505_
Extracted 59 gates and 105 wires to a netlist network with 46 inputs and 58 outputs (dfl=2).

11.247.11.1. Executing ABC.
[Time = 0.07 sec.]

11.247.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1439_
Extracted 58 gates and 103 wires to a netlist network with 45 inputs and 58 outputs (dfl=2).

11.247.12.1. Executing ABC.
[Time = 0.07 sec.]

11.247.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1374_
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 57 outputs (dfl=2).

11.247.13.1. Executing ABC.
[Time = 0.07 sec.]

11.247.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10947$auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 55 gates and 72 wires to a netlist network with 17 inputs and 11 outputs (dfl=2).

11.247.14.1. Executing ABC.
[Time = 0.06 sec.]

11.247.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$abc$10728$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 107 wires to a netlist network with 54 inputs and 27 outputs (dfl=2).

11.247.15.1. Executing ABC.
[Time = 0.07 sec.]

11.247.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818
Extracted 45 gates and 91 wires to a netlist network with 46 inputs and 45 outputs (dfl=2).

11.247.16.1. Executing ABC.
[Time = 0.07 sec.]

11.247.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 42 gates and 45 wires to a netlist network with 3 inputs and 14 outputs (dfl=2).

11.247.17.1. Executing ABC.
[Time = 0.06 sec.]

11.247.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 38 gates and 69 wires to a netlist network with 31 inputs and 5 outputs (dfl=2).

11.247.18.1. Executing ABC.
[Time = 0.06 sec.]

11.247.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by !$abc$11078$new_n65_
Extracted 32 gates and 47 wires to a netlist network with 15 inputs and 29 outputs (dfl=2).

11.247.19.1. Executing ABC.
[Time = 0.07 sec.]

11.247.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 30 gates and 30 wires to a netlist network with 0 inputs and 16 outputs (dfl=2).

11.247.20.1. Executing ABC.
[Time = 0.05 sec.]

11.247.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 25 gates and 29 wires to a netlist network with 4 inputs and 13 outputs (dfl=2).

11.247.21.1. Executing ABC.
[Time = 0.05 sec.]

11.247.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by !$abc$10391$new_n298_
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs (dfl=2).

11.247.22.1. Executing ABC.
[Time = 0.05 sec.]

11.247.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 25 gates and 40 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

11.247.23.1. Executing ABC.
[Time = 0.07 sec.]

11.247.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1407_
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 22 outputs (dfl=2).

11.247.24.1. Executing ABC.
[Time = 0.05 sec.]

11.247.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1472_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.25.1. Executing ABC.
[Time = 0.05 sec.]

11.247.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1342_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.26.1. Executing ABC.
[Time = 0.05 sec.]

11.247.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$12326$abc$8277$new_n1136_
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 21 outputs (dfl=2).

11.247.27.1. Executing ABC.
[Time = 0.05 sec.]

11.247.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 20 outputs (dfl=2).

11.247.28.1. Executing ABC.
[Time = 0.05 sec.]

11.247.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 13 outputs (dfl=2).

11.247.29.1. Executing ABC.
[Time = 0.05 sec.]

11.247.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs (dfl=2).

11.247.30.1. Executing ABC.
[Time = 0.07 sec.]

11.247.31. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11296$auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 17 gates and 26 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

11.247.31.1. Executing ABC.
[Time = 0.05 sec.]

11.247.32. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.247.32.1. Executing ABC.
[Time = 0.05 sec.]

11.247.33. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 14 gates and 32 wires to a netlist network with 18 inputs and 9 outputs (dfl=2).

11.247.33.1. Executing ABC.
[Time = 0.06 sec.]

11.247.34. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 8 outputs (dfl=2).

11.247.34.1. Executing ABC.
[Time = 0.07 sec.]

11.247.35. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 3 outputs (dfl=2).

11.247.35.1. Executing ABC.
[Time = 0.05 sec.]

11.247.36. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 8 outputs (dfl=2).

11.247.36.1. Executing ABC.
[Time = 0.06 sec.]

11.247.37. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

11.247.37.1. Executing ABC.
[Time = 0.05 sec.]

11.247.38. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 7 outputs (dfl=2).

11.247.38.1. Executing ABC.
[Time = 0.06 sec.]

11.247.39. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.39.1. Executing ABC.
[Time = 0.07 sec.]

11.247.40. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.40.1. Executing ABC.
[Time = 0.06 sec.]

11.247.41. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.41.1. Executing ABC.
[Time = 0.06 sec.]

11.247.42. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

11.247.42.1. Executing ABC.
[Time = 0.07 sec.]

11.247.43. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.43.1. Executing ABC.
[Time = 0.05 sec.]

11.247.44. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

11.247.44.1. Executing ABC.
[Time = 0.04 sec.]

11.247.45. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.45.1. Executing ABC.
[Time = 0.05 sec.]

11.247.46. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.46.1. Executing ABC.
[Time = 0.04 sec.]

11.247.47. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.47.1. Executing ABC.
[Time = 0.04 sec.]

11.247.48. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

11.247.48.1. Executing ABC.
[Time = 0.06 sec.]

11.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

11.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.253. Executing OPT_SHARE pass.

11.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4146 unused wires.
<suppressed ~1 debug messages>

11.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.257. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          625

ABC-DFF iteration : 1

11.258. Executing ABC pass (technology mapping using ABC).

11.258.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en=$auto$opt_dff.cc:220:make_patterns_logic$1130, arst={ }, srst={ }
  40 cells in clk=\clk_10K, en=!$auto$alumacc.cc:485:replace_alu$1308.CO [6], arst=\reset, srst={ }
  78 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1151, arst={ }, srst={ }
  122 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  12 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1156, arst={ }, srst={ }
  393 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1163, arst={ }, srst={ }
  23 cells in clk=!\phy_txclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1482, arst={ }, srst={ }
  167 cells in clk=\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1479, arst={ }, srst={ }
  8 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1141, arst={ }, srst={ }
  6 cells in clk=\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1133, arst={ }, srst={ }
  135 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  4 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1247, arst={ }, srst={ }
  12 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1244, arst={ }, srst={ }
  15 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1221, arst={ }, srst={ }
  58 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:195:make_patterns_logic$1476, arst={ }, srst={ }
  43 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1239, arst={ }, srst={ }
  8 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1260, arst={ }, srst={ }
  10 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1257, arst={ }, srst={ }
  21 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1250, arst={ }, srst={ }
  181 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1188, arst={ }, srst={ }
  23 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1201, arst={ }, srst={ }
  4 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1207, arst={ }, srst={ }
  53 cells in clk=!\ff_clk, en=!$auto$rtlil.cc:2715:NotGate$8083, arst={ }, srst={ }
  40 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1211, arst={ }, srst={ }
  84 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$1181, arst={ }, srst={ }
  26 cells in clk=!\ff_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$1179, arst={ }, srst={ }
  62 cells in clk=\phy_rxclk, en=$auto$opt_dff.cc:220:make_patterns_logic$1236, arst={ }, srst={ }
  791 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }

  #logic partitions = 29

11.258.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 791 gates and 816 wires to a netlist network with 24 inputs and 342 outputs (dfl=1).

11.258.2.1. Executing ABC.
[Time = 0.15 sec.]

11.258.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1163
Extracted 393 gates and 417 wires to a netlist network with 23 inputs and 201 outputs (dfl=1).

11.258.3.1. Executing ABC.
[Time = 0.10 sec.]

11.258.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1188
Extracted 181 gates and 206 wires to a netlist network with 24 inputs and 36 outputs (dfl=1).

11.258.4.1. Executing ABC.
[Time = 0.08 sec.]

11.258.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 172 gates and 201 wires to a netlist network with 28 inputs and 62 outputs (dfl=1).

11.258.5.1. Executing ABC.
[Time = 0.08 sec.]

11.258.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1479
Extracted 166 gates and 197 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

11.258.6.1. Executing ABC.
[Time = 0.07 sec.]

11.258.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 135 gates and 170 wires to a netlist network with 35 inputs and 77 outputs (dfl=1).

11.258.7.1. Executing ABC.
[Time = 0.07 sec.]

11.258.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 122 gates and 150 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

11.258.8.1. Executing ABC.
[Time = 0.05 sec.]

11.258.9. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1181
Extracted 83 gates and 196 wires to a netlist network with 113 inputs and 68 outputs (dfl=1).

11.258.9.1. Executing ABC.
[Time = 0.07 sec.]

11.258.10. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1151
Extracted 77 gates and 99 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

11.258.10.1. Executing ABC.
[Time = 0.07 sec.]

11.258.11. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1236
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 5 outputs (dfl=1).

11.258.11.1. Executing ABC.
[Time = 0.04 sec.]

11.258.12. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1476
Extracted 58 gates and 76 wires to a netlist network with 17 inputs and 12 outputs (dfl=1).

11.258.12.1. Executing ABC.
[Time = 0.06 sec.]

11.258.13. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by !$auto$rtlil.cc:2715:NotGate$8083
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 28 outputs (dfl=1).

11.258.13.1. Executing ABC.
[Time = 0.06 sec.]

11.258.14. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1239
Extracted 43 gates and 56 wires to a netlist network with 13 inputs and 37 outputs (dfl=1).

11.258.14.1. Executing ABC.
[Time = 0.06 sec.]

11.258.15. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by !$auto$alumacc.cc:485:replace_alu$1308.CO [6], asynchronously reset by \reset
Extracted 40 gates and 40 wires to a netlist network with 0 inputs and 15 outputs (dfl=1).

11.258.15.1. Executing ABC.
[Time = 0.05 sec.]

11.258.16. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1211
Extracted 40 gates and 44 wires to a netlist network with 3 inputs and 14 outputs (dfl=1).

11.258.16.1. Executing ABC.
[Time = 0.07 sec.]

11.258.17. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1179
Extracted 26 gates and 30 wires to a netlist network with 3 inputs and 11 outputs (dfl=1).

11.258.17.1. Executing ABC.
[Time = 0.06 sec.]

11.258.18. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1201
Extracted 23 gates and 28 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

11.258.18.1. Executing ABC.
[Time = 0.06 sec.]

11.258.19. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1482
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 14 outputs (dfl=1).

11.258.19.1. Executing ABC.
[Time = 0.06 sec.]

11.258.20. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$1250
Extracted 21 gates and 32 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

11.258.20.1. Executing ABC.
[Time = 0.06 sec.]

11.258.21. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1221
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 7 outputs (dfl=1).

11.258.21.1. Executing ABC.
[Time = 0.04 sec.]

11.258.22. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1130
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.258.22.1. Executing ABC.
[Time = 0.05 sec.]

11.258.23. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1244
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 6 outputs (dfl=1).

11.258.23.1. Executing ABC.
[Time = 0.06 sec.]

11.258.24. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk, enabled by $abc$23004$auto$opt_dff.cc:220:make_patterns_logic$1156
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs (dfl=1).

11.258.24.1. Executing ABC.
[Time = 0.06 sec.]

11.258.25. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1257
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

11.258.25.1. Executing ABC.
[Time = 0.06 sec.]

11.258.26. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1260
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

11.258.26.1. Executing ABC.
[Time = 0.06 sec.]

11.258.27. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1141
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 7 outputs (dfl=1).

11.258.27.1. Executing ABC.
[Time = 0.06 sec.]

11.258.28. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1133
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

11.258.28.1. Executing ABC.
[Time = 0.04 sec.]

11.258.29. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1247
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

11.258.29.1. Executing ABC.
[Time = 0.05 sec.]

11.258.30. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$1207
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

11.258.30.1. Executing ABC.
[Time = 0.06 sec.]

11.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~13 debug messages>

11.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 2 unused cells and 2512 unused wires.
<suppressed ~4 debug messages>

11.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.265. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23386 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23385 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23384 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23383 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23382 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23381 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23380 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23379 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23378 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23377 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23376 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23375 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23374 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23373 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23372 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23371 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23370 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23369 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23368 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23367 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23366 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23365 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23364 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23363 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23362 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23361 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23360 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23359 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23358 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23357 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23356 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23355 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23354 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23353 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23352 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23351 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23350 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23349 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23348 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23347 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23346 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23345 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23344 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23343 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23342 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23341 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23340 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$23336$auto$blifparse.cc:377:parse_blif$23339 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21417 ($_DFF_P_) from module test_feedback (D = $abc$21222$li194_li194, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21413 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21412 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21411 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21410 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21409 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21408 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21407 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21406 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21405 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21404 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21403 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21402 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21401 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21400 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21399 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21398 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21397 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21396 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21395 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21394 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21393 ($_DFF_P_) from module test_feedback (D = $abc$21222$li170_li170, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21389 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21388 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21387 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21386 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21385 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21384 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21383 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21382 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21381 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21380 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21379 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21378 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21377 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21376 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21375 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21374 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21373 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21372 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21371 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21370 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21369 ($_DFF_P_) from module test_feedback (D = $abc$21222$li146_li146, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21365 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21364 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21363 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21362 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21361 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21360 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21359 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21358 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21357 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21356 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21355 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21354 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21353 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21352 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21351 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21350 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21349 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21348 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21347 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21346 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21345 ($_DFF_P_) from module test_feedback (D = $abc$21222$li122_li122, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21341 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21340 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21339 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21338 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21337 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21336 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21335 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21334 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21333 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21332 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21331 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21330 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21329 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21328 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21327 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21326 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21325 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21324 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21323 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21322 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21321 ($_DFF_P_) from module test_feedback (D = $abc$21222$li098_li098, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21317 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21316 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21315 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21314 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21313 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21312 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21311 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21310 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21309 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21308 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21307 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21306 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21305 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21304 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21303 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21302 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21301 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21300 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21299 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21298 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21297 ($_DFF_P_) from module test_feedback (D = $abc$21222$li074_li074, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21293 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21292 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21291 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21290 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21289 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21288 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21287 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21286 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21285 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21284 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21283 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21282 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21281 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21280 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21279 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21278 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21277 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21276 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21275 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21274 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21273 ($_DFF_P_) from module test_feedback (D = $abc$21222$li050_li050, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21269 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21268 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21267 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21266 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21265 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21264 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21263 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21262 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21261 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21260 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21259 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21258 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21257 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21256 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21255 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21254 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21253 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21252 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21251 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21250 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21249 ($_DFF_P_) from module test_feedback (D = $abc$21222$li026_li026, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21245 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1295_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21244 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1287_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21243 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1279_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21242 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1271_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21241 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1263_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21240 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1255_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21239 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21238 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1239_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21237 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1231_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21236 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1223_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21235 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21234 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1207_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21233 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21232 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1191_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21231 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1183_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21230 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1175_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21229 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1167_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21228 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21227 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$21222$auto$blifparse.cc:377:parse_blif$21226 ($_DFF_P_) from module test_feedback (D = $abc$21222$new_n1143_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~16 debug messages>

11.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 208 unused cells and 224 unused wires.
<suppressed ~209 debug messages>

11.268. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

11.269. Executing ABC pass (technology mapping using ABC).

11.269.1. Summary of detected clock domains:
  144 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  12 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  867 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  662 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }
  956 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  175 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.269.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Replacing 8 occurrences of constant undef bits with constant zero bits
Extracted 951 gates and 983 wires to a netlist network with 30 inputs and 255 outputs (dfl=1).

11.269.2.1. Executing ABC.
[Time = 0.19 sec.]

11.269.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 867 gates and 914 wires to a netlist network with 47 inputs and 267 outputs (dfl=1).

11.269.3.1. Executing ABC.
[Time = 0.13 sec.]

11.269.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 661 gates and 932 wires to a netlist network with 271 inputs and 160 outputs (dfl=1).

11.269.4.1. Executing ABC.
[Time = 0.14 sec.]

11.269.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 175 gates and 241 wires to a netlist network with 66 inputs and 124 outputs (dfl=1).

11.269.5.1. Executing ABC.
[Time = 0.08 sec.]

11.269.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 143 gates and 179 wires to a netlist network with 36 inputs and 81 outputs (dfl=1).

11.269.6.1. Executing ABC.
[Time = 0.07 sec.]

11.269.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 38 wires to a netlist network with 0 inputs and 16 outputs (dfl=1).

11.269.7.1. Executing ABC.
[Time = 0.07 sec.]

11.269.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 2 outputs (dfl=1).

11.269.8.1. Executing ABC.
[Time = 0.07 sec.]

11.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~3 debug messages>

11.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 3942 unused wires.
<suppressed ~2 debug messages>

11.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.276. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$29179$auto$blifparse.cc:377:parse_blif$29180 ($_DFF_P_) from module test_feedback (D = $abc$29179$new_n17_, Q = $abc$24275$lo0).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28731 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28730 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28729 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28728 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28727 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28726 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28725 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28724 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28723 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28722 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28721 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28720 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28718 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28717 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28716 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28715 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28714 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28713 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28712 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28711 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28710 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28709 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28708 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28707 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28706 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28705 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28704 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28703 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28702 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28701 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28700 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28699 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28698 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28697 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28696 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28695 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28694 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28693 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28692 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28691 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28690 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28689 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28688 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28687 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28686 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28685 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28684 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28683 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28682 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28681 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28680 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28679 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28678 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28677 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28676 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28675 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28674 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28673 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28672 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$28670$auto$blifparse.cc:377:parse_blif$28671 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28027 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1202_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28026 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1197_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28025 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1194_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28024 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1189_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28023 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1186_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28022 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1180_, Q = \EthernetModule_inst.RxModule_inst.ff_idx [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28021 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n664_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28020 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n669_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28019 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n674_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28018 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n692_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28017 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n702_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28016 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n714_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28015 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n733_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28014 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n748_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28013 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n769_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28012 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n780_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28011 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n792_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [10]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28010 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n800_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [11]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28009 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1170_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28008 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1168_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28007 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28006 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1159_, Q = \EthernetModule_inst.RxModule_inst.ff_d [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28005 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1157_, Q = \EthernetModule_inst.RxModule_inst.ff_d [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28004 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1155_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28003 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1147_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28002 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1139_, Q = \EthernetModule_inst.RxModule_inst.frameid [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28001 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1131_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$28000 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1123_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27999 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27998 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27997 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27996 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27995 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27994 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27993 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid [11]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27992 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27991 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1051_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27990 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1043_, Q = \EthernetModule_inst.RxModule_inst.frameid [14]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27989 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1035_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27988 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1027_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27987 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1019_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27986 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1011_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27985 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n1003_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27984 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n995_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27983 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n991_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27982 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n987_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27981 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n983_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27980 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n975_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27979 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n973_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27978 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n970_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [2]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27977 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n967_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [3]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27976 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n963_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [4]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27975 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n960_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [5]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27974 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n956_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [6]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27973 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n953_, Q = \EthernetModule_inst.RxModule_inst.ff_cnt [7]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27968 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n929_, Q = \EthernetModule_inst.RxModule_inst.ff_data).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27961 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n658_, Q = \test3).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27960 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n896_, Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl [0]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27959 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n894_, Q = \EthernetModule_inst.RxModule_inst.gap_len_ctl [1]).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27958 ($_DFF_N_) from module test_feedback (D = $abc$27956$new_n680_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$27956$auto$blifparse.cc:377:parse_blif$27957 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27075 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1546_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27074 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1544_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27073 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1542_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27072 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1540_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27071 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1538_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27070 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1536_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [5]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27069 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1534_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27068 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1532_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [7]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27067 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1530_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27066 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1528_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [9]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27065 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1526_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27064 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1524_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [11]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27063 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1522_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27062 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1520_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [13]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27061 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1518_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27060 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1516_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [15]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27059 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1514_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27058 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1512_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [17]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27057 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1510_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27056 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1508_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [19]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27055 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1506_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27054 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1504_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [21]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27053 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1502_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27052 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1500_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [23]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27051 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1498_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27050 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1496_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [25]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27049 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1494_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27048 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1492_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [27]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27047 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1490_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27046 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1488_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [29]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27045 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1486_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27044 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1484_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [31]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27043 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1482_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27042 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1480_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [33]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27041 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1478_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27040 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1476_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [35]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27039 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1474_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27038 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1472_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [37]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27037 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1470_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27036 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1468_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [39]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27035 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1466_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27034 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1464_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [41]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27033 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1462_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27032 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1460_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [43]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27031 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1458_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27030 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1456_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [45]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27029 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1454_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27028 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1452_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [47]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27027 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1450_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27026 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1448_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [49]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27025 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1446_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27024 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1444_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [51]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27023 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1442_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27022 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1440_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [53]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27021 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1438_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27020 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1436_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [55]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27019 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1434_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27018 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1432_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [57]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27017 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1430_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27016 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1428_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [59]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27015 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1426_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27014 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1424_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [61]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27013 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1422_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27012 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1420_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27011 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1418_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27010 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1416_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27009 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1414_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27008 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1412_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27007 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1410_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27006 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1408_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27005 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1406_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27004 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1404_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27003 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1402_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27002 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1400_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27001 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1398_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$27000 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1396_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26999 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1394_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26998 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1392_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26997 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1390_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26996 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1388_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26995 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1386_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26994 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1384_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26993 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1382_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26992 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1380_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26991 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1378_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26990 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1376_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26989 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1374_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26988 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1372_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26987 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1370_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26986 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1368_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26985 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1366_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26984 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1364_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26983 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1362_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26982 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1360_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26981 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1358_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26980 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1356_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26979 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1354_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26978 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1352_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26977 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26976 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1348_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26975 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1346_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26974 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1344_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26973 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1342_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26972 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26971 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1338_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26970 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1336_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26969 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1334_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26968 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1332_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26967 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1330_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26966 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1328_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26965 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1326_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26964 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1324_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26963 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [112]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26962 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1320_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [113]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26961 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1318_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [114]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26960 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1316_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [115]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26959 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1314_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [116]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26958 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [117]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26957 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1310_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [118]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26956 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1308_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [119]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26955 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1306_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [120]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26954 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1304_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [121]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26953 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [122]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26952 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [123]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26951 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1298_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [124]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26950 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1296_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [125]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26949 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1294_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [126]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26948 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1292_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [127]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26947 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [128]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26946 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1288_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [129]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26945 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1286_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [130]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26944 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1284_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [131]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26943 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1282_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [132]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26942 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1280_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [133]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26941 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1278_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [134]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26940 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1276_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [135]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26939 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1274_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [136]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26938 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [137]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26937 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1270_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [138]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26936 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1268_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [139]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26935 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1266_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [140]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26934 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1264_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [141]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26933 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1262_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [142]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26932 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1260_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [143]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26931 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1258_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [144]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26930 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1256_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [145]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26929 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1254_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [146]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26928 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1252_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [147]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26927 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1250_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [148]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26926 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1248_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [149]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26925 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1246_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [150]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26924 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1244_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [151]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26923 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1242_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26922 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1240_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [153]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26921 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1238_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [154]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26920 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1236_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [155]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26919 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1234_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [156]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26918 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1232_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [157]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26917 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1230_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [158]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26916 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1228_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [159]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26915 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [160]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26914 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [161]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26913 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [162]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26912 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [163]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26911 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [164]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26910 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [165]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26909 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [166]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26908 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [167]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26907 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [168]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26906 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [169]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26905 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [170]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26904 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [171]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26903 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [172]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26902 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [173]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26901 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [174]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26900 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [175]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26899 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26898 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26897 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26896 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26895 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26894 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1184_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26893 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1182_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26892 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1180_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26891 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1178_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26890 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1176_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26889 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1174_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26888 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1172_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26887 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1170_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26886 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1168_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26885 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1166_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26884 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1164_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26883 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1162_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26882 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1160_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26881 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1158_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26880 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1156_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26879 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1037_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26878 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1042_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26877 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1048_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26876 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1057_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26875 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1069_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [4]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26874 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1078_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [5]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26873 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1089_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [6]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26872 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1098_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [7]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26871 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1113_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [8]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26870 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1120_, Q = \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address [9]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26869 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1152_, Q = \phy_txd [0]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26868 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1148_, Q = \phy_txd [1]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26867 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1144_, Q = \phy_txd [2]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26866 ($_DFF_N_) from module test_feedback (D = $abc$26861$new_n1140_, Q = \phy_txd [3]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26865 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26864 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26863 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$26861$auto$blifparse.cc:377:parse_blif$26862 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25922 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n951_, Q = \EthernetModule_inst.RxModule_inst.bad_da).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25918 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25917 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25916 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25913 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25912 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25911 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25910 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25909 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25908 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25907 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25906 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25905 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25904 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25903 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25902 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25900 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25899 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25898 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25897 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25896 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25895 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25894 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25893 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25892 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25891 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25890 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25889 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25888 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25887 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25886 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25885 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25884 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25883 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25882 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25881 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25879 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25878 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25877 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25876 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25875 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25874 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25873 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25872 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25871 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25870 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25869 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25868 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25867 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25866 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25865 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25864 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25863 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25862 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25861 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25860 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25858 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25857 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25856 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25855 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25854 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25853 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25852 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25851 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25850 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25849 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25848 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25847 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25846 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25845 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25844 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25843 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25842 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25841 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25840 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25839 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25837 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25836 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25835 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25834 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25833 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25832 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25831 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25830 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25829 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25828 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25827 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25826 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25825 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25824 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25823 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25822 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25821 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25820 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25819 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25818 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25816 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25815 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25814 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25813 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25812 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25811 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25810 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25809 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25808 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25807 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25806 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25805 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25804 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25803 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25802 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25801 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25800 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25799 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25798 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25797 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25795 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25794 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25793 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25792 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25791 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25790 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25789 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25788 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25787 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25786 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25785 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25784 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25783 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25782 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25781 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25780 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25779 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25778 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25777 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25776 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25774 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25773 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25772 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25771 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25770 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25769 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25768 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25767 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25766 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1222_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25765 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1214_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25764 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1206_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25763 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25762 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1190_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25761 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1182_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25760 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1174_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25759 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25758 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1158_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25757 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1150_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25756 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1142_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25755 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1134_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25753 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1115_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25752 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1107_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25751 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1099_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25750 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25749 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1083_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25748 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1075_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25747 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$25745$auto$blifparse.cc:377:parse_blif$25746 ($_DFF_P_) from module test_feedback (D = $abc$25745$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 500 unused cells and 500 unused wires.
<suppressed ~501 debug messages>

11.279. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

11.280. Executing ABC pass (technology mapping using ABC).

11.280.1. Summary of detected clock domains:
  38 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  138 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  13 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  910 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  181 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  856 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }
  637 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.280.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 905 gates and 933 wires to a netlist network with 28 inputs and 255 outputs (dfl=2).

11.280.2.1. Executing ABC.
[Time = 0.36 sec.]

11.280.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 856 gates and 909 wires to a netlist network with 53 inputs and 266 outputs (dfl=2).

11.280.3.1. Executing ABC.
[Time = 0.24 sec.]

11.280.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 636 gates and 902 wires to a netlist network with 266 inputs and 162 outputs (dfl=2).

11.280.4.1. Executing ABC.
[Time = 0.28 sec.]

11.280.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 181 gates and 252 wires to a netlist network with 71 inputs and 130 outputs (dfl=2).

11.280.5.1. Executing ABC.
[Time = 0.09 sec.]

11.280.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 137 gates and 171 wires to a netlist network with 34 inputs and 81 outputs (dfl=2).

11.280.6.1. Executing ABC.
[Time = 0.08 sec.]

11.280.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 38 gates and 38 wires to a netlist network with 0 inputs and 15 outputs (dfl=2).

11.280.7.1. Executing ABC.
[Time = 0.06 sec.]

11.280.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=2).

11.280.8.1. Executing ABC.
[Time = 0.07 sec.]

11.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~28 debug messages>

11.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 3898 unused wires.
<suppressed ~1 debug messages>

11.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.287. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34135 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34134 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34133 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34132 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34131 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34130 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34129 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34128 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34127 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34126 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34125 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34124 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34123 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34122 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34121 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34120 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34119 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34118 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34117 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34116 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34115 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34114 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34113 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34112 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34111 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34110 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34109 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34108 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34107 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34106 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34105 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34104 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34103 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34102 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34101 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34100 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34099 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34098 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34097 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34096 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34095 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34094 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34093 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34092 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34091 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34090 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34089 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34088 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34087 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34086 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34085 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34084 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34083 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34082 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34081 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34080 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34079 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34078 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34077 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$34075$auto$blifparse.cc:377:parse_blif$34076 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33181 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1412_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33180 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1410_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33179 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1408_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33168 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33160 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33159 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1306_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33158 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1288_, Q = \EthernetModule_inst.RxModule_inst.frameid [11]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33157 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1270_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33156 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1252_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33155 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1234_, Q = \EthernetModule_inst.RxModule_inst.frameid [14]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33154 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1216_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33153 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33152 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1180_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33151 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1162_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33150 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1144_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33149 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1126_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33148 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1108_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33147 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1104_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33146 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1100_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33145 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1096_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33144 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1092_, Q = \EthernetModule_inst.RxModule_inst.frameid [2]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33143 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33142 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1056_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33141 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1038_, Q = \EthernetModule_inst.RxModule_inst.frameid [5]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33140 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1020_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33139 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n1002_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33138 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n984_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33137 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n966_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33134 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n788_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33133 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n739_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [0]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33128 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n850_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33127 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n859_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$33120$auto$blifparse.cc:377:parse_blif$33126 ($_DFF_N_) from module test_feedback (D = $abc$33120$new_n870_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32130 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1671_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32129 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1669_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32128 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1667_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32127 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1665_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32126 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1663_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32125 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1661_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32124 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1659_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32123 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1657_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32122 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1655_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32121 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1653_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32120 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1651_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32119 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1649_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32118 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1647_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32117 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1645_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32097 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1586_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32075 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1521_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32072 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1513_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32053 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1457_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32046 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1437_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32045 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1435_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32044 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1433_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32043 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1431_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32041 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1426_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32040 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1424_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32039 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1422_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32038 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1420_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32037 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1418_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32036 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1416_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32035 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1414_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32034 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1412_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32033 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1410_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32032 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1408_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32031 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1406_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32030 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1404_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32029 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1402_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32028 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1400_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32027 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1398_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32026 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1396_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32025 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1394_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32024 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32023 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32022 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32021 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32018 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1382_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32016 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1377_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32014 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1372_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32012 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1367_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32010 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1362_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32008 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1357_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32007 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1355_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32005 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32003 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1345_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$32001 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31999 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1335_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31996 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1327_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31994 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31992 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1317_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31990 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31988 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1307_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31986 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31985 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31983 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1295_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31981 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31979 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1285_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31977 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1280_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31974 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31972 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1267_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31971 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1265_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31970 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1263_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31969 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1261_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31968 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1259_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31967 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1257_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31966 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1255_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31965 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1253_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31964 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1251_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31963 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1249_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31962 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1247_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31961 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1245_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31960 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1243_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31959 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1241_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31958 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1239_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31957 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1237_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31956 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1235_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31955 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1233_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31954 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1231_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31952 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31951 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31950 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31949 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31948 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31947 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31946 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31945 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31944 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31943 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31942 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31941 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31940 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31939 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31938 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31937 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31936 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31935 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31934 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31933 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$31916$auto$blifparse.cc:377:parse_blif$31932 ($_DFF_N_) from module test_feedback (D = $abc$31916$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30865 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30864 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30863 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30862 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30861 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30860 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30859 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30858 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30856 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30855 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30854 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30853 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30852 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30851 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30850 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30849 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30848 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30847 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30846 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30845 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30844 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30843 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30842 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30841 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30840 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30839 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30838 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30837 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30836 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30835 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30834 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30833 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30832 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30831 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30830 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30829 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30828 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30827 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30826 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30825 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30824 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30823 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30822 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30821 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30820 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30819 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30818 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30817 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30816 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30815 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30814 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30813 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30812 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30811 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30810 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30809 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30808 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30807 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30806 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30805 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30804 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30803 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30802 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30801 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30800 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30799 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30798 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30797 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30796 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30795 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30794 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30793 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30792 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30791 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30790 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30789 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30788 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30787 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30786 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30785 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30784 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30783 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30782 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30781 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30780 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30779 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30778 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30777 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30776 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30775 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30774 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30773 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30772 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30771 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30770 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30769 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30768 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30767 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30766 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30765 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30764 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30763 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30762 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30761 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30760 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30759 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30758 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30757 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30756 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30755 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30754 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30753 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30752 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30751 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30750 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30749 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30748 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30747 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30746 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30745 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30744 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30743 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30742 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30741 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30740 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30739 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30738 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30737 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30736 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30735 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30734 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30733 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30732 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30731 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30730 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30729 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30728 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30727 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30726 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30725 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30724 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30723 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30722 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30721 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30720 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30719 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30718 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30717 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30716 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1358_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30715 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1341_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30714 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1324_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30713 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1307_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30712 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1292_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30711 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1277_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30710 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1262_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30709 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1247_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30708 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1232_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30707 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1215_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30706 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1198_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30705 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1181_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30704 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1166_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30703 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1151_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30702 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1136_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30701 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1121_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30700 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1106_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30699 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1091_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30698 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1074_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30697 ($_DFF_P_) from module test_feedback (D = $abc$30693$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30696 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30695 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$30693$auto$blifparse.cc:377:parse_blif$30694 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 370 unused cells and 370 unused wires.
<suppressed ~371 debug messages>

11.290. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

11.291. Executing ABC pass (technology mapping using ABC).

11.291.1. Summary of detected clock domains:
  13 cells in clk=\clk_10K, en={ }, arst={ }, srst={ }
  37 cells in clk=\clk_10K, en={ }, arst=\reset, srst={ }
  148 cells in clk=\phy_txclk, en={ }, arst=!$auto$alumacc.cc:485:replace_alu$1313.CO [6], srst={ }
  1157 cells in clk=\phy_rxclk, en={ }, arst={ }, srst={ }
  760 cells in clk=!\ff_clk, en={ }, arst={ }, srst={ }
  175 cells in clk=\ff_clk, en={ }, arst={ }, srst={ }
  950 cells in clk=!\phy_txclk, en={ }, arst={ }, srst={ }

  #logic partitions = 7

11.291.2. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rxclk
Extracted 1152 gates and 1228 wires to a netlist network with 76 inputs and 394 outputs (dfl=2).

11.291.2.1. Executing ABC.
[Time = 0.37 sec.]

11.291.3. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \phy_txclk
Extracted 950 gates and 1003 wires to a netlist network with 53 inputs and 280 outputs (dfl=2).

11.291.3.1. Executing ABC.
[Time = 0.24 sec.]

11.291.4. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \ff_clk
Extracted 759 gates and 1035 wires to a netlist network with 276 inputs and 176 outputs (dfl=2).

11.291.4.1. Executing ABC.
[Time = 0.24 sec.]

11.291.5. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ff_clk
Extracted 175 gates and 246 wires to a netlist network with 71 inputs and 135 outputs (dfl=2).

11.291.5.1. Executing ABC.
[Time = 0.09 sec.]

11.291.6. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_txclk, asynchronously reset by !$auto$alumacc.cc:485:replace_alu$1313.CO [6]
Extracted 147 gates and 187 wires to a netlist network with 40 inputs and 82 outputs (dfl=2).

11.291.6.1. Executing ABC.
[Time = 0.09 sec.]

11.291.7. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K, asynchronously reset by \reset
Extracted 37 gates and 37 wires to a netlist network with 0 inputs and 16 outputs (dfl=2).

11.291.7.1. Executing ABC.
[Time = 0.08 sec.]

11.291.8. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_10K
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 2 outputs (dfl=2).

11.291.8.1. Executing ABC.
[Time = 0.05 sec.]

11.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~39 debug messages>

11.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 4426 unused wires.
<suppressed ~1 debug messages>

11.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.298. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39135 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [1], Q = \EthernetModule_inst.TxModule_inst.ff_d [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39134 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.TxModule_inst.ff_d [2], Q = \EthernetModule_inst.TxModule_inst.ff_d [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39133 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.ff_data, Q = \EthernetModule_inst.TxModule_inst.ff_d [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39132 ($_DFF_P_) from module test_feedback (D = $abc$23173$li0_li0, Q = \EthernetModule_inst.TxModule_inst.ff_idx [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39131 ($_DFF_P_) from module test_feedback (D = $abc$23173$li1_li1, Q = \EthernetModule_inst.TxModule_inst.ff_idx [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39130 ($_DFF_P_) from module test_feedback (D = $abc$23173$li2_li2, Q = \EthernetModule_inst.TxModule_inst.ff_idx [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39129 ($_DFF_P_) from module test_feedback (D = $abc$23173$li3_li3, Q = \EthernetModule_inst.TxModule_inst.ff_idx [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39128 ($_DFF_P_) from module test_feedback (D = $abc$23173$li4_li4, Q = \EthernetModule_inst.TxModule_inst.ff_idx [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39127 ($_DFF_P_) from module test_feedback (D = $abc$23173$li5_li5, Q = \EthernetModule_inst.TxModule_inst.ff_idx [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39126 ($_DFF_P_) from module test_feedback (D = $abc$23173$li6_li6, Q = \EthernetModule_inst.TxModule_inst.ff_idx [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39125 ($_DFF_P_) from module test_feedback (D = $abc$23173$li7_li7, Q = \EthernetModule_inst.TxModule_inst.ff_idx [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39124 ($_DFF_P_) from module test_feedback (D = $abc$23173$li8_li8, Q = \EthernetModule_inst.TxModule_inst.ff_idx [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39123 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39122 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39121 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39120 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39119 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39118 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39117 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39116 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39115 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39114 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39113 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39112 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39111 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [20]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39110 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [21]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39109 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [22]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39108 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39107 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39106 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39105 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39104 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39103 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39102 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39101 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39100 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39099 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [0], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39098 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [10], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39097 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [11], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39096 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [12], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39095 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [13], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39094 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [14], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39093 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [15], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39092 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [16], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39091 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [17], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39090 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [18], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39089 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [19], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39088 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [1], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39087 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [20], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [20]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39086 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [21], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [21]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39085 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [22], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [22]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39084 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [23], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39083 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [2], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39082 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [3], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39081 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [4], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39080 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [5], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39079 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [6], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39078 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [7], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39077 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [8], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$39075$auto$blifparse.cc:377:parse_blif$39076 ($_DFF_P_) from module test_feedback (D = \EthernetModule_inst.RxModule_inst.frameid [9], Q = \EthernetModule_inst.TxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38294 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1203_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [0]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38293 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1201_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [1]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38292 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1199_, Q = \EthernetModule_inst.RxModule_inst.ffIDX [2]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38291 ($_DFF_N_) from module test_feedback (D = $abc$24368$auto$memory_libmap.cc:2027:emit_port$1426[3], Q = \EthernetModule_inst.RxModule_inst.ff_d [2]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38290 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1193_, Q = \EthernetModule_inst.RxModule_inst.frameid [0]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38289 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1184_, Q = \EthernetModule_inst.RxModule_inst.frameid [10]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38287 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1162_, Q = \EthernetModule_inst.RxModule_inst.frameid [12]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38286 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1153_, Q = \EthernetModule_inst.RxModule_inst.frameid [13]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38284 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1131_, Q = \EthernetModule_inst.RxModule_inst.frameid [15]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38283 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1120_, Q = \EthernetModule_inst.RxModule_inst.frameid [16]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38282 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1111_, Q = \EthernetModule_inst.RxModule_inst.frameid [17]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38281 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1100_, Q = \EthernetModule_inst.RxModule_inst.frameid [18]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38280 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1089_, Q = \EthernetModule_inst.RxModule_inst.frameid [19]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38279 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1078_, Q = \EthernetModule_inst.RxModule_inst.frameid [1]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38278 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1067_, Q = \EthernetModule_inst.RxModule_inst.frameid [20]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38277 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1063_, Q = \EthernetModule_inst.RxModule_inst.frameid [21]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38276 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1059_, Q = \EthernetModule_inst.RxModule_inst.frameid [22]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38275 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1055_, Q = \EthernetModule_inst.RxModule_inst.frameid [23]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38273 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1028_, Q = \EthernetModule_inst.RxModule_inst.frameid [3]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38272 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n1019_, Q = \EthernetModule_inst.RxModule_inst.frameid [4]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38270 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n997_, Q = \EthernetModule_inst.RxModule_inst.frameid [6]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38269 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n986_, Q = \EthernetModule_inst.RxModule_inst.frameid [7]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38268 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n977_, Q = \EthernetModule_inst.RxModule_inst.frameid [8]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38267 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n968_, Q = \EthernetModule_inst.RxModule_inst.frameid [9]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38266 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n723_, Q = \EthernetModule_inst.RxModule_inst.queue_empty).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38264 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n932_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [3]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38263 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n942_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [4]).
Adding EN signal on $abc$38261$auto$blifparse.cc:377:parse_blif$38262 ($_DFF_N_) from module test_feedback (D = $abc$38261$new_n950_, Q = \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address [5]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37179 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1360_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [0]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37178 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1358_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [100]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37177 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1356_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [101]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37176 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1354_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [102]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37175 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1352_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [103]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37174 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1350_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [104]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37173 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1348_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [105]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37172 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1346_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [106]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37171 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1344_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [107]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37170 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1342_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [108]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37169 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1340_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [109]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37168 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1338_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [10]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37167 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1336_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [110]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37166 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1334_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [111]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37165 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1332_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [12]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37164 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1330_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [14]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37163 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1328_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [152]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37162 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1326_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [16]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37161 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1324_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [176]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37160 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1322_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [177]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37159 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1320_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [178]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37158 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1318_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [179]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37157 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1316_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [180]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37156 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1314_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [181]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37155 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1312_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [182]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37154 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1310_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [183]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37153 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1308_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [184]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37152 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1306_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [185]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37151 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1304_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [186]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37150 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1302_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [187]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37149 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1300_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [188]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37148 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1298_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [189]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37147 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1296_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [18]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37146 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1294_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [190]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37145 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1292_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [191]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37144 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1290_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [192]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37143 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1288_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [193]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37142 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1286_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [194]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37141 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1284_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [195]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37140 ($_DFF_N_) from module test_feedback (D = $abc$24300$li0_li0, Q = \EthernetModule_inst.TxModule_inst.preaddlt [196]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37139 ($_DFF_N_) from module test_feedback (D = $abc$24300$li1_li1, Q = \EthernetModule_inst.TxModule_inst.preaddlt [197]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37138 ($_DFF_N_) from module test_feedback (D = $abc$24300$li2_li2, Q = \EthernetModule_inst.TxModule_inst.preaddlt [198]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37137 ($_DFF_N_) from module test_feedback (D = $abc$24300$li3_li3, Q = \EthernetModule_inst.TxModule_inst.preaddlt [199]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37136 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1278_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [20]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37135 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1276_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [22]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37134 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1274_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [24]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37133 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1272_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [26]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37132 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1270_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [28]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37131 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1268_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [2]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37130 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1266_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [30]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37129 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1264_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [32]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37128 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1262_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [34]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37127 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1260_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [36]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37126 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1258_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [38]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37125 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1256_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [40]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37124 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1254_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [42]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37123 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1252_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [44]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37122 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1250_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [46]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37121 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1248_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [48]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37120 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1246_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [4]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37119 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1244_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [50]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37118 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1242_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [52]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37117 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1240_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [54]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37116 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1238_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [56]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37115 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1236_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [58]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37114 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1234_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [60]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37113 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1232_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [62]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37112 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1230_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [63]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37111 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1228_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [64]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37110 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1226_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [65]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37109 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1224_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [66]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37108 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1222_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [67]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37107 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1220_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [68]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37106 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1218_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [69]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37105 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1216_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [6]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37104 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1214_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [70]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37103 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1212_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [71]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37102 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1210_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [72]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37101 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1208_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [73]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37100 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1206_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [74]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37099 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1204_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [75]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37098 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1202_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [76]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37097 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1200_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [77]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37096 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1198_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [78]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37095 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1196_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [79]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37094 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1194_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [80]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37093 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1192_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [81]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37092 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1190_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [82]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37091 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1188_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [83]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37090 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1186_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [84]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37089 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1184_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [85]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37088 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1182_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [86]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37087 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1180_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [87]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37086 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1178_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [88]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37085 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1176_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [89]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37084 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1174_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [8]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37083 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1172_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [90]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37082 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1170_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [91]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37081 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1168_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [92]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37080 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1166_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [93]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37079 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1164_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [94]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37078 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1162_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [95]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37077 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1160_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [96]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37076 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1158_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [97]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37075 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1156_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [98]).
Adding EN signal on $abc$37073$auto$blifparse.cc:377:parse_blif$37074 ($_DFF_N_) from module test_feedback (D = $abc$37073$new_n1154_, Q = \EthernetModule_inst.TxModule_inst.preaddlt [99]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35885 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35884 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35883 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35882 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35881 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35880 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35879 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35878 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35877 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35876 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35875 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35874 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35873 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35872 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35871 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35870 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35869 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35868 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35867 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35866 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35865 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[0] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35864 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35863 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35862 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35861 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35860 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35859 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35858 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35857 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35856 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35855 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35854 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35853 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35852 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35851 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35850 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35849 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35848 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35847 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35846 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35845 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35844 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[1] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35843 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35842 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35841 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35840 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35839 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35838 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35837 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35836 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35835 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35834 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35833 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35832 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35831 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35830 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35829 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35828 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35827 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35826 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35825 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35824 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35823 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[2] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35822 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35821 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35820 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35819 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35818 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35817 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35816 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35815 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35814 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35813 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35812 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35811 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35810 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35809 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35808 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35807 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35806 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35805 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35804 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35803 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35802 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[3] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35801 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35800 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35799 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35798 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35797 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35796 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35795 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35794 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35793 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35792 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35791 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35790 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35789 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35788 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35787 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35786 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35785 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35784 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35783 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35782 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35781 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[4] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35780 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35779 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35778 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35777 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35776 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35775 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35774 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35773 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35772 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35771 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35770 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35769 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35768 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35767 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35766 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35765 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35764 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35763 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35762 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35761 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35760 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[5] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35759 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35758 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35757 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35756 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35755 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35754 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35753 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35752 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35751 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35750 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35749 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35748 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35747 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35746 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35745 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35744 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35743 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35742 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35741 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35740 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35739 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[6] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35738 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1690_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35737 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1675_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [10]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35736 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1660_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [11]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35735 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1645_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [12]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35734 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1630_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [13]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35733 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1613_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [14]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35732 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1596_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [15]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35731 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1581_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [16]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35730 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1566_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [17]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35729 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1551_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [18]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35728 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1534_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [19]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35727 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1517_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35726 ($_DFF_P_) from module test_feedback (D = \phy_rxd [3], Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [23]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35725 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1498_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [2]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35724 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1481_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [3]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35723 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1464_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [4]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35722 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1449_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [5]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35721 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1434_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [6]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35720 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1419_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [7]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35719 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1402_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [8]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35718 ($_DFF_P_) from module test_feedback (D = $abc$35714$new_n1385_, Q = \EthernetModule_inst.RxModule_inst.frameid_buf[7] [9]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35717 ($_DFF_P_) from module test_feedback (D = \phy_rxd [0], Q = \EthernetModule_inst.RxModule_inst.rxIDX [0]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35716 ($_DFF_P_) from module test_feedback (D = \phy_rxd [1], Q = \EthernetModule_inst.RxModule_inst.rxIDX [1]).
Adding EN signal on $abc$35714$auto$blifparse.cc:377:parse_blif$35715 ($_DFF_P_) from module test_feedback (D = \phy_rxd [2], Q = \EthernetModule_inst.RxModule_inst.rxIDX [2]).
[#visit=620, #solve=0, #remove=0, time=0.02 sec.]

11.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 365 unused cells and 365 unused wires.
<suppressed ~366 debug messages>

11.301. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

11.302. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

11.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.305. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.306. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.308. Executing OPT_SHARE pass.

11.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.317. Executing OPT_SHARE pass.

11.318. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.324. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.326. Executing OPT_SHARE pass.

11.327. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.02 sec.]

11.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=300, #remove=0, time=0.06 sec.]

11.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.331. Executing BMUXMAP pass.

11.332. Executing DEMUXMAP pass.

11.333. Executing SPLITNETS pass (splitting up multi-bit signals).

11.334. Executing ABC pass (technology mapping using ABC).

11.334.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 1651 gates and 2274 wires to a netlist network with 623 inputs and 556 outputs (dfl=1).

11.334.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 623  #Luts =   757  Max Lvl =   5  Avg Lvl =   1.78  [   0.10 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 623  #Luts =   753  Max Lvl =   4  Avg Lvl =   1.69  [   0.86 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 623  #Luts =   738  Max Lvl =   4  Avg Lvl =   2.16  [   0.89 sec. at Pass 2]{map}[6]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   4  Avg Lvl =   1.57  [   0.89 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   4  Avg Lvl =   2.19  [   1.14 sec. at Pass 4]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   4  Avg Lvl =   2.19  [   1.11 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   4  Avg Lvl =   2.19  [   1.11 sec. at Pass 6]{map}[16]
DE:   #PIs = 623  #Luts =   724  Max Lvl =   4  Avg Lvl =   2.17  [   1.15 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 623  #Luts =   752  Max Lvl =   3  Avg Lvl =   2.02  [   0.88 sec. at Pass 8]{map}[16]
DE:   #PIs = 623  #Luts =   741  Max Lvl =   3  Avg Lvl =   1.51  [   0.97 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 623  #Luts =   739  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 10]{map}[16]
DE:   #PIs = 623  #Luts =   735  Max Lvl =   3  Avg Lvl =   1.52  [   0.91 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 623  #Luts =   735  Max Lvl =   3  Avg Lvl =   1.52  [   0.97 sec. at Pass 12]{map}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.93 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.91 sec. at Pass 14]{map}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.88 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 623  #Luts =   734  Max Lvl =   3  Avg Lvl =   1.52  [   0.93 sec. at Pass 16]{map}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.73 sec. at Pass 17]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.75 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.79 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   1.11 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 623  #Luts =   732  Max Lvl =   3  Avg Lvl =   1.52  [   0.89 sec. at Pass 20]{map}[16]
DE:   #PIs = 623  #Luts =   731  Max Lvl =   3  Avg Lvl =   1.52  [   0.75 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 623  #Luts =   731  Max Lvl =   3  Avg Lvl =   1.52  [   0.72 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   0.76 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.02 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 24]{map}[16]
DE:   #PIs = 623  #Luts =   730  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 623  #Luts =   729  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 26]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 27]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.93 sec. at Pass 27]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   1.00 sec. at Pass 28]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 29]{postMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   1.10 sec. at Pass 30]{map}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 31]{pushMap}[16]
DE:   #PIs = 623  #Luts =   728  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 33]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.03 sec. at Pass 34]{map}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   1.13 sec. at Pass 35]{postMap}[16]
DE:   #PIs = 623  #Luts =   727  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 36]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 37]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.92 sec. at Pass 37]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   1.01 sec. at Pass 38]{map}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.87 sec. at Pass 39]{postMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.98 sec. at Pass 40]{map}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.78 sec. at Pass 41]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.74 sec. at Pass 42]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.75 sec. at Pass 42]{pushMap}[16]
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.34 sec. at Pass 43]{finalMap}[16]
DE:   
DE:   total time =   45.45 sec.
[Time = 47.55 sec.]

11.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.337. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.338. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.339. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.340. Executing OPT_SHARE pass.

11.341. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13595 ($_DFFE_PP_) from module test_feedback.
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13594 ($_DFFE_PP_) from module test_feedback.
Removing always-active EN on $abc$13592$auto$blifparse.cc:377:parse_blif$13593 ($_DFFE_PP_) from module test_feedback.
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.342. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2248 unused wires.
<suppressed ~1 debug messages>

11.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.344. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

11.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.350. Executing OPT_SHARE pass.

11.351. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.357. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.358. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.359. Executing OPT_SHARE pass.

11.360. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=0, #remove=0, time=0.01 sec.]

11.361. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=623, #solve=300, #remove=0, time=0.24 sec.]

11.362. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..

11.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.364. Printing statistics.

=== test_feedback ===

   Number of wires:                873
   Number of wire bits:           1866
   Number of public wires:         157
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1353
     $_DFFE_NN_                     26
     $_DFFE_NP_                    262
     $_DFFE_PN_                     27
     $_DFFE_PP0N_                    7
     $_DFFE_PP_                    209
     $_DFF_N_                       19
     $_DFF_PN0_                     32
     $_DFF_P_                       41
     $_TBUF_                         5
     $lut                          723
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.365. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.366. Executing RS_DFFSR_CONV pass.

11.367. Printing statistics.

=== test_feedback ===

   Number of wires:                875
   Number of wire bits:           1868
   Number of public wires:         157
   Number of public wire bits:     955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1355
     $_DFFE_NP0N_                   26
     $_DFFE_NP0P_                  262
     $_DFFE_PP0N_                   34
     $_DFFE_PP0P_                  209
     $_DFF_N_                       19
     $_DFF_PN0_                     32
     $_DFF_P_                       41
     $_NOT_                          2
     $_TBUF_                         5
     $lut                          723
     DSP19X2                         1
     TDP_RAM18KX2                    1

11.368. Executing TECHMAP pass (map to technology primitives).

11.368.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.368.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

11.368.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2059 debug messages>

11.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~18451 debug messages>

11.370. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.372. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~3843 debug messages>
Removed a total of 1281 cells.

11.373. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.03 sec.]

11.374. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 1 unused cells and 5625 unused wires.
<suppressed ~2 debug messages>

11.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.
<suppressed ~64 debug messages>

11.376. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

11.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.378. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.380. Executing OPT_SHARE pass.

11.381. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.02 sec.]

11.382. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

11.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.384. Executing TECHMAP pass (map to technology primitives).

11.384.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.384.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

11.385. Executing ABC pass (technology mapping using ABC).

11.385.1. Extracting gate netlist of module `\test_feedback' to `<abc-temp-dir>/input.blif'..
Extracted 2200 gates and 2825 wires to a netlist network with 623 inputs and 554 outputs (dfl=1).

11.385.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 623  #Luts =   726  Max Lvl =   3  Avg Lvl =   1.51  [   0.11 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.84 sec. at Pass 2]{map}[6]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.91 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.92 sec. at Pass 4]{map}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.95 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.76 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.94 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 623  #Luts =   725  Max Lvl =   3  Avg Lvl =   1.51  [   0.42 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    7.65 sec.
[Time = 9.76 sec.]

11.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

11.387. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.388. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_feedback..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.389. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_feedback.
Performed a total of 0 changes.

11.390. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_feedback'.
Removed a total of 0 cells.

11.391. Executing OPT_SHARE pass.

11.392. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

11.393. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 2288 unused wires.
<suppressed ~1 debug messages>

11.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_feedback.

RUN-OPT ITERATIONS DONE : 1

11.395. Executing HIERARCHY pass (managing design hierarchy).

11.395.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.395.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.BE_B1 from 1 bits to 2 bits.
Warning: Resizing cell port test_feedback.bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.BE_B2 from 1 bits to 2 bits.

11.396. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 86 unused wires.
<suppressed ~86 debug messages>

11.397. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.398. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

11.399. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on test_feedback.$abc$10228$auto$rtlil.cc:2506:Not$1430[0].
Inserting rs__CLK_BUF on test_feedback.clk_10K[0].
Inserting rs__CLK_BUF on test_feedback.ff_clk[0].
Inserting rs__CLK_BUF on test_feedback.phy_rxclk[0].

11.400. Executing TECHMAP pass (map to technology primitives).

11.400.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.400.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~10 debug messages>

11.401. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

11.402. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port test_feedback.phy_col[0] using rs__O_BUFT.
Mapping port test_feedback.phy_crs[0] using rs__O_BUFT.
Mapping port test_feedback.phy_linksts[0] using rs__O_BUFT.
Mapping port test_feedback.phy_rxen[0] using rs__O_BUFT.
Mapping port test_feedback.phy_txclk[0] using rs__O_BUFT.
Mapping port test_feedback.clk_10K using rs__I_BUF.
Mapping port test_feedback.clk_in using rs__I_BUF.
Mapping port test_feedback.ff_clk using rs__I_BUF.
Mapping port test_feedback.phy_reset using rs__O_BUF.
Mapping port test_feedback.phy_rxclk using rs__I_BUF.
Mapping port test_feedback.phy_rxd using rs__I_BUF.
Mapping port test_feedback.phy_rxer using rs__I_BUF.
Mapping port test_feedback.phy_txd using rs__O_BUF.
Mapping port test_feedback.phy_txen using rs__O_BUF.
Mapping port test_feedback.phy_txer using rs__O_BUF.
Mapping port test_feedback.reset using rs__I_BUF.
Mapping port test_feedback.test1 using rs__O_BUF.
Mapping port test_feedback.test2 using rs__O_BUF.
Mapping port test_feedback.test3 using rs__O_BUF.
Mapping port test_feedback.test4 using rs__O_BUF.

11.403. Executing TECHMAP pass (map to technology primitives).

11.403.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

11.403.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

11.404. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

11.405. Executing SPLITNETS pass (splitting up multi-bit signals).

11.406. Printing statistics.

=== test_feedback ===

   Number of wires:                799
   Number of wire bits:           1583
   Number of public wires:          71
   Number of public wire bits:     663
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1380
     $lut                          725
     CLK_BUF                         4
     DFFNRE                        307
     DFFRE                         316
     DSP19X2                         1
     I_BUF                          10
     O_BUF                          11
     O_BUFT                          5
     TDP_RAM18KX2                    1

11.407. Executing TECHMAP pass (map to technology primitives).

11.407.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.407.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3380 debug messages>

11.408. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_feedback..
Removed 0 unused cells and 1450 unused wires.
<suppressed ~1 debug messages>

11.409. Executing SPLITNETS pass (splitting up multi-bit signals).

11.410. Executing HIERARCHY pass (managing design hierarchy).

11.410.1. Analyzing design hierarchy..
Top module:  \test_feedback

11.410.2. Analyzing design hierarchy..
Top module:  \test_feedback
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

11.411. Printing statistics.

=== test_feedback ===

   Number of wires:                799
   Number of wire bits:           1583
   Number of public wires:          71
   Number of public wire bits:     663
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1380
     CLK_BUF                         4
     DFFNRE                        307
     DFFRE                         316
     DSP19X2                         1
     I_BUF                          10
     LUT1                           43
     LUT2                           27
     LUT3                          267
     LUT4                           60
     LUT5                           65
     LUT6                          263
     O_BUF                          11
     O_BUFT                          5
     TDP_RAM18KX2                    1

   Number of LUTs:                 725
   Number of REGs:                 623
   Number of CARRY ADDERs:           0

12. Executing Verilog backend.
Dumping module `\test_feedback'.

12.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

12.2. Executing RTLIL backend.
Output filename: design.rtlil

12.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 63 unused wires.

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_test_feedback.
<suppressed ~1 debug messages>

12.5. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.1. Executing BLIF backend.
Run Script

12.5.2. Executing Verilog backend.
Dumping module `\test_feedback'.

12.5.2.1. Executing BLIF backend.

12.5.2.2. Executing Verilog backend.
Dumping module `\fabric_test_feedback'.

12.5.2.2.1. Executing BLIF backend.

Warnings: 11 unique messages, 11 total
End of script. Logfile hash: 896d80a695, CPU: user 14.47s system 0.96s, MEM: 83.14 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 10x abc (691 sec), 0% 87x opt_expr (4 sec), ...
INFO: SYN: Design 10_100m_ethernet-fifo_convertor is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: 10_100m_ethernet-fifo_convertor
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: 10_100m_ethernet-fifo_convertor, skipping analysis.
INFO: PAC: Top Modules: test_feedback

INFO: PAC: Constraint: create_clock -period 2.5 EthernetModule_inst.clk_10K 
INFO: PAC: Constraint: set_input_delay 0.1 -clock EthernetModule_inst.clk_10K [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0.1 -clock EthernetModule_inst.clk_10K [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_10_100m_ethernet-fifo_convertor_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[5] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[1] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[2] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[4] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[0] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[7] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[3] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[8] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B2[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B1[6] to $techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[6] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.07 seconds (max_rss 24.0 MiB, delta_rss +2.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   17 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 35
Constant Pins Marked: 17
# Clean circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1383
    .input     :      13
    .output    :      31
    0-LUT      :       3
    6-LUT      :     711
    RS_DSP_MULT:       1
    RS_TDP36K  :       1
    dffnre     :     307
    dffre      :     316
  Nets  : 1367
    Avg Fanout:     4.2
    Max Fanout:   695.0
    Min Fanout:     1.0
Warning 167: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 168: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 5
# Build Timing Graph
Warning 169: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 170: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Timing Graph Nodes: 7112
  Timing Graph Edges: 11762
  Timing Graph Levels: 12
# Build Timing Graph took 0.01 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Warning 171: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 172: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 5 clocks
  Netlist Clock '$abc$10228$auto$rtlil.cc:2506:Not$1430' Fanout: 1 pins (0.0%), 1 blocks (0.1%)
  Netlist Clock '$auto$clkbufmap.cc:298:execute$68028' Fanout: 139 pins (2.0%), 139 blocks (10.1%)
  Netlist Clock '$auto$clkbufmap.cc:298:execute$68031' Fanout: 214 pins (3.0%), 214 blocks (15.5%)
  Netlist Clock 'EthernetModule_inst.clk_10K' Fanout: 8 pins (0.1%), 8 blocks (0.6%)
  Netlist Clock 'phy_txclk' Fanout: 267 pins (3.8%), 267 blocks (19.3%)
# Load Timing Constraints
Warning 173: Assuming clocks may propagate through $abc$10228$auto$rtlil.cc:2506:Not$1425 (.names) from pin $abc$10228$auto$rtlil.cc:2506:Not$1425.in[0] to $abc$10228$auto$rtlil.cc:2506:Not$1425.out[0] (assuming a non-inverting buffer).
Warning 174: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
/nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/timing/read_sdc.cpp:1294 find_netlist_primary_ios: Assertion '!primary_inputs.count(orig_name)' failed.
ERROR: PAC: Design 10_100m_ethernet-fifo_convertor packing failed
Design 10_100m_ethernet-fifo_convertor packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 16)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.64
Hash     : dccbf59
Date     : May 24 2024
Type     : Engineering
Log Time   : Mon May 27 09:44:26 2024 GMT

[ 14:44:26 ] Analysis has started
[ 14:44:26 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/analysis/10_100m_ethernet-fifo_convertor_analyzer.cmd
[ 14:44:26 ] Duration: 148 ms. Max utilization: 48 MB
[ 14:44:26 ] Synthesize has started
[ 14:44:26 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/yosys -s 10_100m_ethernet-fifo_convertor.ys -l 10_100m_ethernet-fifo_convertor_synth.log
[ 14:45:54 ] Duration: 87597 ms. Max utilization: 120 MB
[ 14:45:54 ] Packing has started
[ 14:45:54 ] Analysis has started
[ 14:45:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/synthesis/fabric_10_100m_ethernet-fifo_convertor_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report 10_100m_ethernet-fifo_convertor_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top test_feedback --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/packing/fabric_10_100m_ethernet-fifo_convertor_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/placement/fabric_10_100m_ethernet-fifo_convertor_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/10_100m_ethernet-fifo_convertor/run_1/synth_1_1/impl_1_1_1/routing/fabric_10_100m_ethernet-fifo_convertor_post_synth.route --pack
[ 14:45:55 ] Duration: 488 ms. Max utilization: 224 MB
#############################################


Total RunTime to run raptor_run.sh: 89
Peak Memory Usage: 117360
ExecEndTime: 1716803155
Rapid Silicon Raptor Design Suite
Version  : 2024.05
Build    : 1.0.64
Hash     : dccbf59
Date     : May 24 2024
Type     : Engineering
