// Generated by CIRCT firtool-1.128.0
module AXI4LiteReadSlaveBridge(	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:12:7
  input  clock,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:12:7
         reset,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:12:7
  output io_axi_ar_ready,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:13:14
  input  io_axi_ar_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:13:14
  output io_axi_r_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:13:14
         io_req_valid,	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:13:14
  input  io_resp_valid	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:13:14
);

  Queue1_AXIAddress arQueue (	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:26:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_axi_ar_ready),
    .io_enq_valid (io_axi_ar_valid),
    .io_deq_valid (io_req_valid)
  );	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:26:23
  assign io_axi_r_valid = io_resp_valid;	// src/main/scala/mycpu/utils/AXI4LiteSlaveBridges.scala:12:7
endmodule

