ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32c0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB342:
   1:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32c0xx_hal_msp.c **** /**
   3:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32c0xx_hal_msp.c ****   * @file         stm32c0xx_hal_msp.c
   5:Core/Src/stm32c0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32c0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32c0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32c0xx_hal_msp.c ****   *
  10:Core/Src/stm32c0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32c0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32c0xx_hal_msp.c ****   *
  13:Core/Src/stm32c0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32c0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32c0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32c0xx_hal_msp.c ****   *
  17:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32c0xx_hal_msp.c ****   */
  19:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32c0xx_hal_msp.c **** 
  21:Core/Src/stm32c0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32c0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32c0xx_hal_msp.c **** 
  25:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32c0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32c0xx_hal_msp.c **** 
  28:Core/Src/stm32c0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32c0xx_hal_msp.c **** 
  31:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32c0xx_hal_msp.c **** 
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 2


  33:Core/Src/stm32c0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32c0xx_hal_msp.c **** 
  36:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32c0xx_hal_msp.c **** 
  38:Core/Src/stm32c0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32c0xx_hal_msp.c **** 
  41:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32c0xx_hal_msp.c **** 
  43:Core/Src/stm32c0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32c0xx_hal_msp.c **** 
  46:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32c0xx_hal_msp.c **** 
  48:Core/Src/stm32c0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32c0xx_hal_msp.c **** 
  51:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32c0xx_hal_msp.c **** 
  53:Core/Src/stm32c0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32c0xx_hal_msp.c **** 
  56:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32c0xx_hal_msp.c **** 
  58:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32c0xx_hal_msp.c **** 
  60:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32c0xx_hal_msp.c **** /**
  62:Core/Src/stm32c0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32c0xx_hal_msp.c ****   */
  64:Core/Src/stm32c0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32c0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32c0xx_hal_msp.c **** 
  67:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32c0xx_hal_msp.c **** 
  69:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32c0xx_hal_msp.c **** 
  71:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 71 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 71 3 view .LVU2
  37              		.loc 1 71 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 196C     		ldr	r1, [r3, #64]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 1964     		str	r1, [r3, #64]
  43              		.loc 1 71 3 view .LVU4
  44 000c 196C     		ldr	r1, [r3, #64]
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 3


  45 000e 0A40     		ands	r2, r1
  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0014 DA6B     		ldr	r2, [r3, #60]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA63     		str	r2, [r3, #60]
  60              		.loc 1 72 3 view .LVU10
  61 001e DB6B     		ldr	r3, [r3, #60]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32c0xx_hal_msp.c **** 
  74:Core/Src/stm32c0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32c0xx_hal_msp.c **** 
  76:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32c0xx_hal_msp.c **** 
  78:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32c0xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE342:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB343:
  80:Core/Src/stm32c0xx_hal_msp.c **** 
  81:Core/Src/stm32c0xx_hal_msp.c **** /**
  82:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP Initialization
  83:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  84:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  85:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
  86:Core/Src/stm32c0xx_hal_msp.c ****   */
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 4


  87:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32c0xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 56
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 8FB0     		sub	sp, sp, #60
 100              		.cfi_def_cfa_offset 72
 101 0004 0400     		movs	r4, r0
  89:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 89 3 is_stmt 1 view .LVU16
 103              		.loc 1 89 20 is_stmt 0 view .LVU17
 104 0006 1422     		movs	r2, #20
 105 0008 0021     		movs	r1, #0
 106 000a 09A8     		add	r0, sp, #36
 107              	.LVL1:
 108              		.loc 1 89 20 view .LVU18
 109 000c FFF7FEFF 		bl	memset
 110              	.LVL2:
  90:Core/Src/stm32c0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 111              		.loc 1 90 3 is_stmt 1 view .LVU19
 112              		.loc 1 90 28 is_stmt 0 view .LVU20
 113 0010 1C22     		movs	r2, #28
 114 0012 0021     		movs	r1, #0
 115 0014 02A8     		add	r0, sp, #8
 116 0016 FFF7FEFF 		bl	memset
 117              	.LVL3:
  91:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 91 3 is_stmt 1 view .LVU21
 119              		.loc 1 91 10 is_stmt 0 view .LVU22
 120 001a 2268     		ldr	r2, [r4]
 121              		.loc 1 91 5 view .LVU23
 122 001c 234B     		ldr	r3, .L11
 123 001e 9A42     		cmp	r2, r3
 124 0020 01D0     		beq	.L8
 125              	.L4:
  92:Core/Src/stm32c0xx_hal_msp.c ****   {
  93:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32c0xx_hal_msp.c **** 
  95:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32c0xx_hal_msp.c **** 
  97:Core/Src/stm32c0xx_hal_msp.c ****   /** Initializes the peripherals clocks
  98:Core/Src/stm32c0xx_hal_msp.c ****   */
  99:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 100:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 101:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32c0xx_hal_msp.c ****     {
 103:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32c0xx_hal_msp.c ****     }
 105:Core/Src/stm32c0xx_hal_msp.c **** 
 106:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 5


 107:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 108:Core/Src/stm32c0xx_hal_msp.c **** 
 109:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 111:Core/Src/stm32c0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 112:Core/Src/stm32c0xx_hal_msp.c ****     */
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = HAL_ANALOG_Pin;
 114:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 115:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(HAL_ANALOG_GPIO_Port, &GPIO_InitStruct);
 117:Core/Src/stm32c0xx_hal_msp.c **** 
 118:Core/Src/stm32c0xx_hal_msp.c ****     /* ADC1 DMA Init */
 119:Core/Src/stm32c0xx_hal_msp.c ****     /* ADC1 Init */
 120:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 121:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 122:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 123:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 124:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 125:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 126:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 127:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 128:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 129:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 130:Core/Src/stm32c0xx_hal_msp.c ****     {
 131:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 132:Core/Src/stm32c0xx_hal_msp.c ****     }
 133:Core/Src/stm32c0xx_hal_msp.c **** 
 134:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 135:Core/Src/stm32c0xx_hal_msp.c **** 
 136:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 137:Core/Src/stm32c0xx_hal_msp.c **** 
 138:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 139:Core/Src/stm32c0xx_hal_msp.c **** 
 140:Core/Src/stm32c0xx_hal_msp.c ****   }
 141:Core/Src/stm32c0xx_hal_msp.c **** 
 142:Core/Src/stm32c0xx_hal_msp.c **** }
 126              		.loc 1 142 1 view .LVU24
 127 0022 0FB0     		add	sp, sp, #60
 128              		@ sp needed
 129              	.LVL4:
 130              		.loc 1 142 1 view .LVU25
 131 0024 30BD     		pop	{r4, r5, pc}
 132              	.LVL5:
 133              	.L8:
  99:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 134              		.loc 1 99 5 is_stmt 1 view .LVU26
  99:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 135              		.loc 1 99 40 is_stmt 0 view .LVU27
 136 0026 2023     		movs	r3, #32
 137 0028 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 138              		.loc 1 100 5 is_stmt 1 view .LVU28
 101:Core/Src/stm32c0xx_hal_msp.c ****     {
 139              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32c0xx_hal_msp.c ****     {
 140              		.loc 1 101 9 is_stmt 0 view .LVU30
 141 002a 02A8     		add	r0, sp, #8
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 6


 142 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 143              	.LVL6:
 101:Core/Src/stm32c0xx_hal_msp.c ****     {
 144              		.loc 1 101 8 discriminator 1 view .LVU31
 145 0030 0028     		cmp	r0, #0
 146 0032 35D1     		bne	.L9
 147              	.L6:
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 148              		.loc 1 107 5 is_stmt 1 view .LVU32
 149              	.LBB4:
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 150              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 151              		.loc 1 107 5 view .LVU34
 152 0034 1E4B     		ldr	r3, .L11+4
 153 0036 1A6C     		ldr	r2, [r3, #64]
 154 0038 8021     		movs	r1, #128
 155 003a 4903     		lsls	r1, r1, #13
 156 003c 0A43     		orrs	r2, r1
 157 003e 1A64     		str	r2, [r3, #64]
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 158              		.loc 1 107 5 view .LVU35
 159 0040 1A6C     		ldr	r2, [r3, #64]
 160 0042 0A40     		ands	r2, r1
 161 0044 0092     		str	r2, [sp]
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 162              		.loc 1 107 5 view .LVU36
 163 0046 009A     		ldr	r2, [sp]
 164              	.LBE4:
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 165              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 109 5 view .LVU38
 167              	.LBB5:
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 109 5 view .LVU39
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 109 5 view .LVU40
 170 0048 596B     		ldr	r1, [r3, #52]
 171 004a 0122     		movs	r2, #1
 172 004c 1143     		orrs	r1, r2
 173 004e 5963     		str	r1, [r3, #52]
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 174              		.loc 1 109 5 view .LVU41
 175 0050 5B6B     		ldr	r3, [r3, #52]
 176 0052 1A40     		ands	r2, r3
 177 0054 0192     		str	r2, [sp, #4]
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 109 5 view .LVU42
 179 0056 019B     		ldr	r3, [sp, #4]
 180              	.LBE5:
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 109 5 view .LVU43
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 182              		.loc 1 113 5 view .LVU44
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 183              		.loc 1 113 25 is_stmt 0 view .LVU45
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 7


 184 0058 09A9     		add	r1, sp, #36
 185 005a 0223     		movs	r3, #2
 186 005c 0993     		str	r3, [sp, #36]
 114:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 114 26 is_stmt 0 view .LVU47
 189 005e 0133     		adds	r3, r3, #1
 190 0060 4B60     		str	r3, [r1, #4]
 115:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(HAL_ANALOG_GPIO_Port, &GPIO_InitStruct);
 191              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(HAL_ANALOG_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 115 26 is_stmt 0 view .LVU49
 193 0062 0025     		movs	r5, #0
 194 0064 8D60     		str	r5, [r1, #8]
 116:Core/Src/stm32c0xx_hal_msp.c **** 
 195              		.loc 1 116 5 is_stmt 1 view .LVU50
 196 0066 A020     		movs	r0, #160
 197 0068 C005     		lsls	r0, r0, #23
 198 006a FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
 120:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 200              		.loc 1 120 5 view .LVU51
 120:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 201              		.loc 1 120 24 is_stmt 0 view .LVU52
 202 006e 1148     		ldr	r0, .L11+8
 203 0070 114B     		ldr	r3, .L11+12
 204 0072 0360     		str	r3, [r0]
 121:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 205              		.loc 1 121 5 is_stmt 1 view .LVU53
 121:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 206              		.loc 1 121 28 is_stmt 0 view .LVU54
 207 0074 0523     		movs	r3, #5
 208 0076 4360     		str	r3, [r0, #4]
 122:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 209              		.loc 1 122 5 is_stmt 1 view .LVU55
 122:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 210              		.loc 1 122 30 is_stmt 0 view .LVU56
 211 0078 8560     		str	r5, [r0, #8]
 123:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 212              		.loc 1 123 5 is_stmt 1 view .LVU57
 123:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 213              		.loc 1 123 30 is_stmt 0 view .LVU58
 214 007a C560     		str	r5, [r0, #12]
 124:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 215              		.loc 1 124 5 is_stmt 1 view .LVU59
 124:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 216              		.loc 1 124 27 is_stmt 0 view .LVU60
 217 007c 7B33     		adds	r3, r3, #123
 218 007e 0361     		str	r3, [r0, #16]
 125:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 219              		.loc 1 125 5 is_stmt 1 view .LVU61
 125:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 220              		.loc 1 125 40 is_stmt 0 view .LVU62
 221 0080 8033     		adds	r3, r3, #128
 222 0082 4361     		str	r3, [r0, #20]
 126:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 8


 223              		.loc 1 126 5 is_stmt 1 view .LVU63
 126:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 224              		.loc 1 126 37 is_stmt 0 view .LVU64
 225 0084 8023     		movs	r3, #128
 226 0086 DB00     		lsls	r3, r3, #3
 227 0088 8361     		str	r3, [r0, #24]
 127:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 228              		.loc 1 127 5 is_stmt 1 view .LVU65
 127:Core/Src/stm32c0xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 229              		.loc 1 127 25 is_stmt 0 view .LVU66
 230 008a 2023     		movs	r3, #32
 231 008c C361     		str	r3, [r0, #28]
 128:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 232              		.loc 1 128 5 is_stmt 1 view .LVU67
 128:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 233              		.loc 1 128 29 is_stmt 0 view .LVU68
 234 008e 0562     		str	r5, [r0, #32]
 129:Core/Src/stm32c0xx_hal_msp.c ****     {
 235              		.loc 1 129 5 is_stmt 1 view .LVU69
 129:Core/Src/stm32c0xx_hal_msp.c ****     {
 236              		.loc 1 129 9 is_stmt 0 view .LVU70
 237 0090 FFF7FEFF 		bl	HAL_DMA_Init
 238              	.LVL8:
 129:Core/Src/stm32c0xx_hal_msp.c ****     {
 239              		.loc 1 129 8 discriminator 1 view .LVU71
 240 0094 0028     		cmp	r0, #0
 241 0096 06D1     		bne	.L10
 242              	.L7:
 134:Core/Src/stm32c0xx_hal_msp.c **** 
 243              		.loc 1 134 5 is_stmt 1 view .LVU72
 134:Core/Src/stm32c0xx_hal_msp.c **** 
 244              		.loc 1 134 5 view .LVU73
 245 0098 064B     		ldr	r3, .L11+8
 246 009a 2365     		str	r3, [r4, #80]
 134:Core/Src/stm32c0xx_hal_msp.c **** 
 247              		.loc 1 134 5 view .LVU74
 248 009c 9C62     		str	r4, [r3, #40]
 134:Core/Src/stm32c0xx_hal_msp.c **** 
 249              		.loc 1 134 5 discriminator 1 view .LVU75
 250              		.loc 1 142 1 is_stmt 0 view .LVU76
 251 009e C0E7     		b	.L4
 252              	.L9:
 103:Core/Src/stm32c0xx_hal_msp.c ****     }
 253              		.loc 1 103 7 is_stmt 1 view .LVU77
 254 00a0 FFF7FEFF 		bl	Error_Handler
 255              	.LVL9:
 256 00a4 C6E7     		b	.L6
 257              	.L10:
 131:Core/Src/stm32c0xx_hal_msp.c ****     }
 258              		.loc 1 131 7 view .LVU78
 259 00a6 FFF7FEFF 		bl	Error_Handler
 260              	.LVL10:
 261 00aa F5E7     		b	.L7
 262              	.L12:
 263              		.align	2
 264              	.L11:
 265 00ac 00240140 		.word	1073816576
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 9


 266 00b0 00100240 		.word	1073876992
 267 00b4 00000000 		.word	hdma_adc1
 268 00b8 08000240 		.word	1073872904
 269              		.cfi_endproc
 270              	.LFE343:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.code	16
 277              		.thumb_func
 279              	HAL_ADC_MspDeInit:
 280              	.LVL11:
 281              	.LFB344:
 143:Core/Src/stm32c0xx_hal_msp.c **** 
 144:Core/Src/stm32c0xx_hal_msp.c **** /**
 145:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 146:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 147:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 148:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 149:Core/Src/stm32c0xx_hal_msp.c ****   */
 150:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 151:Core/Src/stm32c0xx_hal_msp.c **** {
 282              		.loc 1 151 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		.loc 1 151 1 is_stmt 0 view .LVU80
 287 0000 10B5     		push	{r4, lr}
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 291 0002 0400     		movs	r4, r0
 152:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 292              		.loc 1 152 3 is_stmt 1 view .LVU81
 293              		.loc 1 152 10 is_stmt 0 view .LVU82
 294 0004 0268     		ldr	r2, [r0]
 295              		.loc 1 152 5 view .LVU83
 296 0006 094B     		ldr	r3, .L16
 297 0008 9A42     		cmp	r2, r3
 298 000a 00D0     		beq	.L15
 299              	.LVL12:
 300              	.L13:
 153:Core/Src/stm32c0xx_hal_msp.c ****   {
 154:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 155:Core/Src/stm32c0xx_hal_msp.c **** 
 156:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 157:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 159:Core/Src/stm32c0xx_hal_msp.c **** 
 160:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161:Core/Src/stm32c0xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 162:Core/Src/stm32c0xx_hal_msp.c ****     */
 163:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(HAL_ANALOG_GPIO_Port, HAL_ANALOG_Pin);
 164:Core/Src/stm32c0xx_hal_msp.c **** 
 165:Core/Src/stm32c0xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 166:Core/Src/stm32c0xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 10


 167:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 168:Core/Src/stm32c0xx_hal_msp.c **** 
 169:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 170:Core/Src/stm32c0xx_hal_msp.c ****   }
 171:Core/Src/stm32c0xx_hal_msp.c **** 
 172:Core/Src/stm32c0xx_hal_msp.c **** }
 301              		.loc 1 172 1 view .LVU84
 302              		@ sp needed
 303              	.LVL13:
 304              		.loc 1 172 1 view .LVU85
 305 000c 10BD     		pop	{r4, pc}
 306              	.LVL14:
 307              	.L15:
 158:Core/Src/stm32c0xx_hal_msp.c **** 
 308              		.loc 1 158 5 is_stmt 1 view .LVU86
 309 000e 084A     		ldr	r2, .L16+4
 310 0010 136C     		ldr	r3, [r2, #64]
 311 0012 0849     		ldr	r1, .L16+8
 312 0014 0B40     		ands	r3, r1
 313 0016 1364     		str	r3, [r2, #64]
 163:Core/Src/stm32c0xx_hal_msp.c **** 
 314              		.loc 1 163 5 view .LVU87
 315 0018 A020     		movs	r0, #160
 316              	.LVL15:
 163:Core/Src/stm32c0xx_hal_msp.c **** 
 317              		.loc 1 163 5 is_stmt 0 view .LVU88
 318 001a 0221     		movs	r1, #2
 319 001c C005     		lsls	r0, r0, #23
 320 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL16:
 166:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 322              		.loc 1 166 5 is_stmt 1 view .LVU89
 323 0022 206D     		ldr	r0, [r4, #80]
 324 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 325              	.LVL17:
 326              		.loc 1 172 1 is_stmt 0 view .LVU90
 327 0028 F0E7     		b	.L13
 328              	.L17:
 329 002a C046     		.align	2
 330              	.L16:
 331 002c 00240140 		.word	1073816576
 332 0030 00100240 		.word	1073876992
 333 0034 FFFFEFFF 		.word	-1048577
 334              		.cfi_endproc
 335              	.LFE344:
 337              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 338              		.align	1
 339              		.global	HAL_TIM_Base_MspInit
 340              		.syntax unified
 341              		.code	16
 342              		.thumb_func
 344              	HAL_TIM_Base_MspInit:
 345              	.LVL18:
 346              	.LFB345:
 173:Core/Src/stm32c0xx_hal_msp.c **** 
 174:Core/Src/stm32c0xx_hal_msp.c **** /**
 175:Core/Src/stm32c0xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 11


 176:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 177:Core/Src/stm32c0xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 178:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 179:Core/Src/stm32c0xx_hal_msp.c ****   */
 180:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 181:Core/Src/stm32c0xx_hal_msp.c **** {
 347              		.loc 1 181 1 is_stmt 1 view -0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 8
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		.loc 1 181 1 is_stmt 0 view .LVU92
 352 0000 00B5     		push	{lr}
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 14, -4
 355 0002 83B0     		sub	sp, sp, #12
 356              		.cfi_def_cfa_offset 16
 182:Core/Src/stm32c0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 357              		.loc 1 182 3 is_stmt 1 view .LVU93
 358              		.loc 1 182 15 is_stmt 0 view .LVU94
 359 0004 0268     		ldr	r2, [r0]
 360              		.loc 1 182 5 view .LVU95
 361 0006 0C4B     		ldr	r3, .L21
 362 0008 9A42     		cmp	r2, r3
 363 000a 01D0     		beq	.L20
 364              	.LVL19:
 365              	.L18:
 183:Core/Src/stm32c0xx_hal_msp.c ****   {
 184:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspInit 0 */
 185:Core/Src/stm32c0xx_hal_msp.c **** 
 186:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM14_MspInit 0 */
 187:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 188:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 189:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 190:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 191:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 192:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspInit 1 */
 193:Core/Src/stm32c0xx_hal_msp.c **** 
 194:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM14_MspInit 1 */
 195:Core/Src/stm32c0xx_hal_msp.c **** 
 196:Core/Src/stm32c0xx_hal_msp.c ****   }
 197:Core/Src/stm32c0xx_hal_msp.c **** 
 198:Core/Src/stm32c0xx_hal_msp.c **** }
 366              		.loc 1 198 1 view .LVU96
 367 000c 03B0     		add	sp, sp, #12
 368              		@ sp needed
 369 000e 00BD     		pop	{pc}
 370              	.LVL20:
 371              	.L20:
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 372              		.loc 1 188 5 is_stmt 1 view .LVU97
 373              	.LBB6:
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 374              		.loc 1 188 5 view .LVU98
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 375              		.loc 1 188 5 view .LVU99
 376 0010 0A4B     		ldr	r3, .L21+4
 377 0012 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 12


 378 0014 8021     		movs	r1, #128
 379 0016 0902     		lsls	r1, r1, #8
 380 0018 0A43     		orrs	r2, r1
 381 001a 1A64     		str	r2, [r3, #64]
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 382              		.loc 1 188 5 view .LVU100
 383 001c 1B6C     		ldr	r3, [r3, #64]
 384 001e 0B40     		ands	r3, r1
 385 0020 0193     		str	r3, [sp, #4]
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 386              		.loc 1 188 5 view .LVU101
 387 0022 019B     		ldr	r3, [sp, #4]
 388              	.LBE6:
 188:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 389              		.loc 1 188 5 view .LVU102
 190:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 390              		.loc 1 190 5 view .LVU103
 391 0024 0022     		movs	r2, #0
 392 0026 0021     		movs	r1, #0
 393 0028 1320     		movs	r0, #19
 394              	.LVL21:
 190:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 395              		.loc 1 190 5 is_stmt 0 view .LVU104
 396 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 397              	.LVL22:
 191:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspInit 1 */
 398              		.loc 1 191 5 is_stmt 1 view .LVU105
 399 002e 1320     		movs	r0, #19
 400 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 401              	.LVL23:
 402              		.loc 1 198 1 is_stmt 0 view .LVU106
 403 0034 EAE7     		b	.L18
 404              	.L22:
 405 0036 C046     		.align	2
 406              	.L21:
 407 0038 00200040 		.word	1073750016
 408 003c 00100240 		.word	1073876992
 409              		.cfi_endproc
 410              	.LFE345:
 412              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 413              		.align	1
 414              		.global	HAL_TIM_Base_MspDeInit
 415              		.syntax unified
 416              		.code	16
 417              		.thumb_func
 419              	HAL_TIM_Base_MspDeInit:
 420              	.LVL24:
 421              	.LFB346:
 199:Core/Src/stm32c0xx_hal_msp.c **** 
 200:Core/Src/stm32c0xx_hal_msp.c **** /**
 201:Core/Src/stm32c0xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 202:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 203:Core/Src/stm32c0xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 204:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 205:Core/Src/stm32c0xx_hal_msp.c ****   */
 206:Core/Src/stm32c0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 207:Core/Src/stm32c0xx_hal_msp.c **** {
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 13


 422              		.loc 1 207 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		.loc 1 207 1 is_stmt 0 view .LVU108
 427 0000 10B5     		push	{r4, lr}
 428              		.cfi_def_cfa_offset 8
 429              		.cfi_offset 4, -8
 430              		.cfi_offset 14, -4
 208:Core/Src/stm32c0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 431              		.loc 1 208 3 is_stmt 1 view .LVU109
 432              		.loc 1 208 15 is_stmt 0 view .LVU110
 433 0002 0268     		ldr	r2, [r0]
 434              		.loc 1 208 5 view .LVU111
 435 0004 064B     		ldr	r3, .L26
 436 0006 9A42     		cmp	r2, r3
 437 0008 00D0     		beq	.L25
 438              	.LVL25:
 439              	.L23:
 209:Core/Src/stm32c0xx_hal_msp.c ****   {
 210:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspDeInit 0 */
 211:Core/Src/stm32c0xx_hal_msp.c **** 
 212:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM14_MspDeInit 0 */
 213:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 215:Core/Src/stm32c0xx_hal_msp.c **** 
 216:Core/Src/stm32c0xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 217:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM14_IRQn);
 218:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspDeInit 1 */
 219:Core/Src/stm32c0xx_hal_msp.c **** 
 220:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END TIM14_MspDeInit 1 */
 221:Core/Src/stm32c0xx_hal_msp.c ****   }
 222:Core/Src/stm32c0xx_hal_msp.c **** 
 223:Core/Src/stm32c0xx_hal_msp.c **** }
 440              		.loc 1 223 1 view .LVU112
 441              		@ sp needed
 442 000a 10BD     		pop	{r4, pc}
 443              	.LVL26:
 444              	.L25:
 214:Core/Src/stm32c0xx_hal_msp.c **** 
 445              		.loc 1 214 5 is_stmt 1 view .LVU113
 446 000c 054A     		ldr	r2, .L26+4
 447 000e 136C     		ldr	r3, [r2, #64]
 448 0010 0549     		ldr	r1, .L26+8
 449 0012 0B40     		ands	r3, r1
 450 0014 1364     		str	r3, [r2, #64]
 217:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspDeInit 1 */
 451              		.loc 1 217 5 view .LVU114
 452 0016 1320     		movs	r0, #19
 453              	.LVL27:
 217:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN TIM14_MspDeInit 1 */
 454              		.loc 1 217 5 is_stmt 0 view .LVU115
 455 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 456              	.LVL28:
 457              		.loc 1 223 1 view .LVU116
 458 001c F5E7     		b	.L23
 459              	.L27:
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 14


 460 001e C046     		.align	2
 461              	.L26:
 462 0020 00200040 		.word	1073750016
 463 0024 00100240 		.word	1073876992
 464 0028 FF7FFFFF 		.word	-32769
 465              		.cfi_endproc
 466              	.LFE346:
 468              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 469              		.align	1
 470              		.global	HAL_UART_MspInit
 471              		.syntax unified
 472              		.code	16
 473              		.thumb_func
 475              	HAL_UART_MspInit:
 476              	.LVL29:
 477              	.LFB347:
 224:Core/Src/stm32c0xx_hal_msp.c **** 
 225:Core/Src/stm32c0xx_hal_msp.c **** /**
 226:Core/Src/stm32c0xx_hal_msp.c ****   * @brief UART MSP Initialization
 227:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 228:Core/Src/stm32c0xx_hal_msp.c ****   * @param huart: UART handle pointer
 229:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 230:Core/Src/stm32c0xx_hal_msp.c ****   */
 231:Core/Src/stm32c0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 232:Core/Src/stm32c0xx_hal_msp.c **** {
 478              		.loc 1 232 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 32
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		.loc 1 232 1 is_stmt 0 view .LVU118
 483 0000 10B5     		push	{r4, lr}
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 4, -8
 486              		.cfi_offset 14, -4
 487 0002 88B0     		sub	sp, sp, #32
 488              		.cfi_def_cfa_offset 40
 489 0004 0400     		movs	r4, r0
 233:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 490              		.loc 1 233 3 is_stmt 1 view .LVU119
 491              		.loc 1 233 20 is_stmt 0 view .LVU120
 492 0006 1422     		movs	r2, #20
 493 0008 0021     		movs	r1, #0
 494 000a 03A8     		add	r0, sp, #12
 495              	.LVL30:
 496              		.loc 1 233 20 view .LVU121
 497 000c FFF7FEFF 		bl	memset
 498              	.LVL31:
 234:Core/Src/stm32c0xx_hal_msp.c ****   if(huart->Instance==USART2)
 499              		.loc 1 234 3 is_stmt 1 view .LVU122
 500              		.loc 1 234 11 is_stmt 0 view .LVU123
 501 0010 2268     		ldr	r2, [r4]
 502              		.loc 1 234 5 view .LVU124
 503 0012 154B     		ldr	r3, .L31
 504 0014 9A42     		cmp	r2, r3
 505 0016 01D0     		beq	.L30
 506              	.L28:
 235:Core/Src/stm32c0xx_hal_msp.c ****   {
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 15


 236:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 237:Core/Src/stm32c0xx_hal_msp.c **** 
 238:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 239:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 240:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 241:Core/Src/stm32c0xx_hal_msp.c **** 
 242:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 243:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 244:Core/Src/stm32c0xx_hal_msp.c ****     PA2     ------> USART2_TX
 245:Core/Src/stm32c0xx_hal_msp.c ****     PA3     ------> USART2_RX
 246:Core/Src/stm32c0xx_hal_msp.c ****     */
 247:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 248:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 249:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 252:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 253:Core/Src/stm32c0xx_hal_msp.c **** 
 254:Core/Src/stm32c0xx_hal_msp.c ****     /* USART2 interrupt Init */
 255:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 256:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 257:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 258:Core/Src/stm32c0xx_hal_msp.c **** 
 259:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 260:Core/Src/stm32c0xx_hal_msp.c **** 
 261:Core/Src/stm32c0xx_hal_msp.c ****   }
 262:Core/Src/stm32c0xx_hal_msp.c **** 
 263:Core/Src/stm32c0xx_hal_msp.c **** }
 507              		.loc 1 263 1 view .LVU125
 508 0018 08B0     		add	sp, sp, #32
 509              		@ sp needed
 510              	.LVL32:
 511              		.loc 1 263 1 view .LVU126
 512 001a 10BD     		pop	{r4, pc}
 513              	.LVL33:
 514              	.L30:
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 515              		.loc 1 240 5 is_stmt 1 view .LVU127
 516              	.LBB7:
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 517              		.loc 1 240 5 view .LVU128
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 518              		.loc 1 240 5 view .LVU129
 519 001c 134B     		ldr	r3, .L31+4
 520 001e DA6B     		ldr	r2, [r3, #60]
 521 0020 8021     		movs	r1, #128
 522 0022 8902     		lsls	r1, r1, #10
 523 0024 0A43     		orrs	r2, r1
 524 0026 DA63     		str	r2, [r3, #60]
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 525              		.loc 1 240 5 view .LVU130
 526 0028 DA6B     		ldr	r2, [r3, #60]
 527 002a 0A40     		ands	r2, r1
 528 002c 0192     		str	r2, [sp, #4]
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 529              		.loc 1 240 5 view .LVU131
 530 002e 019A     		ldr	r2, [sp, #4]
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 16


 531              	.LBE7:
 240:Core/Src/stm32c0xx_hal_msp.c **** 
 532              		.loc 1 240 5 view .LVU132
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 533              		.loc 1 242 5 view .LVU133
 534              	.LBB8:
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 535              		.loc 1 242 5 view .LVU134
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 536              		.loc 1 242 5 view .LVU135
 537 0030 596B     		ldr	r1, [r3, #52]
 538 0032 0122     		movs	r2, #1
 539 0034 1143     		orrs	r1, r2
 540 0036 5963     		str	r1, [r3, #52]
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 541              		.loc 1 242 5 view .LVU136
 542 0038 5B6B     		ldr	r3, [r3, #52]
 543 003a 1340     		ands	r3, r2
 544 003c 0293     		str	r3, [sp, #8]
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 545              		.loc 1 242 5 view .LVU137
 546 003e 029B     		ldr	r3, [sp, #8]
 547              	.LBE8:
 242:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 548              		.loc 1 242 5 view .LVU138
 247:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 549              		.loc 1 247 5 view .LVU139
 247:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 247 25 is_stmt 0 view .LVU140
 551 0040 03A9     		add	r1, sp, #12
 552 0042 0C23     		movs	r3, #12
 553 0044 0393     		str	r3, [sp, #12]
 248:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 248 5 is_stmt 1 view .LVU141
 248:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 248 26 is_stmt 0 view .LVU142
 556 0046 0A3B     		subs	r3, r3, #10
 557 0048 4B60     		str	r3, [r1, #4]
 249:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 249 5 is_stmt 1 view .LVU143
 250:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 559              		.loc 1 250 5 view .LVU144
 251:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 560              		.loc 1 251 5 view .LVU145
 251:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 561              		.loc 1 251 31 is_stmt 0 view .LVU146
 562 004a 0A61     		str	r2, [r1, #16]
 252:Core/Src/stm32c0xx_hal_msp.c **** 
 563              		.loc 1 252 5 is_stmt 1 view .LVU147
 564 004c A020     		movs	r0, #160
 565 004e C005     		lsls	r0, r0, #23
 566 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL34:
 255:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 568              		.loc 1 255 5 view .LVU148
 569 0054 0022     		movs	r2, #0
 570 0056 0021     		movs	r1, #0
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 17


 571 0058 1C20     		movs	r0, #28
 572 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 573              	.LVL35:
 256:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 574              		.loc 1 256 5 view .LVU149
 575 005e 1C20     		movs	r0, #28
 576 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 577              	.LVL36:
 578              		.loc 1 263 1 is_stmt 0 view .LVU150
 579 0064 D8E7     		b	.L28
 580              	.L32:
 581 0066 C046     		.align	2
 582              	.L31:
 583 0068 00440040 		.word	1073759232
 584 006c 00100240 		.word	1073876992
 585              		.cfi_endproc
 586              	.LFE347:
 588              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 589              		.align	1
 590              		.global	HAL_UART_MspDeInit
 591              		.syntax unified
 592              		.code	16
 593              		.thumb_func
 595              	HAL_UART_MspDeInit:
 596              	.LVL37:
 597              	.LFB348:
 264:Core/Src/stm32c0xx_hal_msp.c **** 
 265:Core/Src/stm32c0xx_hal_msp.c **** /**
 266:Core/Src/stm32c0xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 267:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 268:Core/Src/stm32c0xx_hal_msp.c ****   * @param huart: UART handle pointer
 269:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 270:Core/Src/stm32c0xx_hal_msp.c ****   */
 271:Core/Src/stm32c0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 272:Core/Src/stm32c0xx_hal_msp.c **** {
 598              		.loc 1 272 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		.loc 1 272 1 is_stmt 0 view .LVU152
 603 0000 10B5     		push	{r4, lr}
 604              		.cfi_def_cfa_offset 8
 605              		.cfi_offset 4, -8
 606              		.cfi_offset 14, -4
 273:Core/Src/stm32c0xx_hal_msp.c ****   if(huart->Instance==USART2)
 607              		.loc 1 273 3 is_stmt 1 view .LVU153
 608              		.loc 1 273 11 is_stmt 0 view .LVU154
 609 0002 0268     		ldr	r2, [r0]
 610              		.loc 1 273 5 view .LVU155
 611 0004 084B     		ldr	r3, .L36
 612 0006 9A42     		cmp	r2, r3
 613 0008 00D0     		beq	.L35
 614              	.LVL38:
 615              	.L33:
 274:Core/Src/stm32c0xx_hal_msp.c ****   {
 275:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 276:Core/Src/stm32c0xx_hal_msp.c **** 
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 18


 277:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 278:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 279:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 280:Core/Src/stm32c0xx_hal_msp.c **** 
 281:Core/Src/stm32c0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 282:Core/Src/stm32c0xx_hal_msp.c ****     PA2     ------> USART2_TX
 283:Core/Src/stm32c0xx_hal_msp.c ****     PA3     ------> USART2_RX
 284:Core/Src/stm32c0xx_hal_msp.c ****     */
 285:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 286:Core/Src/stm32c0xx_hal_msp.c **** 
 287:Core/Src/stm32c0xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 288:Core/Src/stm32c0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 289:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 290:Core/Src/stm32c0xx_hal_msp.c **** 
 291:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 292:Core/Src/stm32c0xx_hal_msp.c ****   }
 293:Core/Src/stm32c0xx_hal_msp.c **** 
 294:Core/Src/stm32c0xx_hal_msp.c **** }
 616              		.loc 1 294 1 view .LVU156
 617              		@ sp needed
 618 000a 10BD     		pop	{r4, pc}
 619              	.LVL39:
 620              	.L35:
 279:Core/Src/stm32c0xx_hal_msp.c **** 
 621              		.loc 1 279 5 is_stmt 1 view .LVU157
 622 000c 074A     		ldr	r2, .L36+4
 623 000e D36B     		ldr	r3, [r2, #60]
 624 0010 0749     		ldr	r1, .L36+8
 625 0012 0B40     		ands	r3, r1
 626 0014 D363     		str	r3, [r2, #60]
 285:Core/Src/stm32c0xx_hal_msp.c **** 
 627              		.loc 1 285 5 view .LVU158
 628 0016 A020     		movs	r0, #160
 629              	.LVL40:
 285:Core/Src/stm32c0xx_hal_msp.c **** 
 630              		.loc 1 285 5 is_stmt 0 view .LVU159
 631 0018 0C21     		movs	r1, #12
 632 001a C005     		lsls	r0, r0, #23
 633 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 634              	.LVL41:
 288:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 635              		.loc 1 288 5 is_stmt 1 view .LVU160
 636 0020 1C20     		movs	r0, #28
 637 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 638              	.LVL42:
 639              		.loc 1 294 1 is_stmt 0 view .LVU161
 640 0026 F0E7     		b	.L33
 641              	.L37:
 642              		.align	2
 643              	.L36:
 644 0028 00440040 		.word	1073759232
 645 002c 00100240 		.word	1073876992
 646 0030 FFFFFDFF 		.word	-131073
 647              		.cfi_endproc
 648              	.LFE348:
 650              		.text
 651              	.Letext0:
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 19


 652              		.file 2 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h"
 653              		.file 3 "/Users/killzyy/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 654              		.file 4 "/Users/killzyy/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 655              		.file 5 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 656              		.file 6 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 657              		.file 7 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc_ex.h"
 658              		.file 8 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 659              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 660              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 661              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_tim.h"
 662              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_uart.h"
 663              		.file 13 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_cortex.h"
 664              		.file 14 "Core/Inc/main.h"
 665              		.file 15 "<built-in>"
ARM GAS  /var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_hal_msp.c
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:75     .text.HAL_MspInit:0000002c $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:80     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:86     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:265    .text.HAL_ADC_MspInit:000000ac $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:273    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:279    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:331    .text.HAL_ADC_MspDeInit:0000002c $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:338    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:344    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:407    .text.HAL_TIM_Base_MspInit:00000038 $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:413    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:419    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:462    .text.HAL_TIM_Base_MspDeInit:00000020 $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:469    .text.HAL_UART_MspInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:475    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:583    .text.HAL_UART_MspInit:00000068 $d
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:589    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:595    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/3q/0p8b__hx1wx8zj8b56q9glhc0000gn/T//cciTEXI0.s:644    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
