# mips_L_pipeline

This is a SystemVerilog implementation of the MIPS 5-stage pipeline described in 
"Digital Design and Computer Architecture" (2nd ed.) by David M. Harris and Sarah L. Harris (Morgan-Kaufmann, 2013).

![Schematic](https://github.com/jnestor/mips_L_pipeline/blob/master/doc/mips_pipeline_complete_jump.pdf)
