// Seed: 3293994601
module module_0;
  wire id_2;
  wor  id_3 = 1'h0;
  id_4(
      .id_0(id_2), .id_1(~id_1), .id_2(!id_3), .id_3(id_2), .id_4(1 == id_1)
  );
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  wire  id_6,
    input  logic id_7,
    output logic id_8,
    output tri0  id_9
);
  always @(posedge 1 > 1) id_8 = #1 id_7;
  xnor (id_3, id_6, id_7);
  module_0();
endmodule
