ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 14, 2019 at 21:54:54 CST
ncverilog
	+access+rwc
	testbench.v
Loading snapshot worklib.tb_adder:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
=============================================================
Congratulation!, Your design PASSed all the test patterns 
^     ^
 +++++
=============================================================
Simulation complete via $finish(1) at time 100 US + 0
./testbench.v:92 	$finish ;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 14, 2019 at 21:54:54 CST  (total: 00:00:00)
