/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/clock/mchp_sam_d5x_e5x_clock.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv7m-mpu";
				reg = <0xe000ed90 0x2c>;
			};
		};
	};

	soc {
		flash0: flash@0 {
			compatible = "soc-nv-flash";
			write-block-size = <8>;
			reg = <0x0 DT_SIZE_K(1024)>;
		};

		sram0: memory@20000000 {
			compatible = "mmio-sram";
			reg = <0x20000000 DT_SIZE_K(256)>;
		};

		clock: clock@40000800 {
			compatible = "microchip,sam-d5x-e5x-clock";
			reg = <0x40000800 0x24>, <0x40001000 0x58>,
			      <0x40001400 0x20>, <0x40001c00 0x140>;
			reg-names = "mclk", "oscctrl",
				    "osc32kctrl", "gclk";

			interrupts = <1 0>, <2 0>, <3 0>, <4 0>,
				     <5 0>, <6 0>, <7 0>;
			interrupt-names = "mclk", "xosc0", "xosc1", "dfll",
					  "fdpll0", "fdpll1", "xosc32k";

			xosc: xosc {
				compatible = "microchip,sam-d5x-e5x-xosc";
			};

			dfll: dfll {
				compatible = "microchip,sam-d5x-e5x-dfll";
			};

			fdpll: fdpll {
				compatible = "microchip,sam-d5x-e5x-fdpll";
			};

			rtcclock: rtcclock {
				compatible = "microchip,sam-d5x-e5x-rtc";
				#clock-cells = <1>;
			};

			xosc32k: xosc32k {
				compatible = "microchip,sam-d5x-e5x-xosc32k";
			};

			gclkgen: gclkgen {
				compatible = "microchip,sam-d5x-e5x-gclkgen";
			};

			gclkperiph: gclkperiph {
				compatible = "microchip,sam-d5x-e5x-gclkperiph";
				#clock-cells = <1>;
			};

			mclkcpu: mclkcpu {
				compatible = "microchip,sam-d5x-e5x-mclkcpu";
				mclk-cpu-div = <1>;
			};

			mclkperiph: mclkperiph {
				compatible = "microchip,sam-d5x-e5x-mclkperiph";
				#clock-cells = <1>;
			};
		};

		pinctrl: pinctrl@41008000 {
			compatible = "microchip,port-g1-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x41008000 0x41008000 0x200>;

			porta: gpio@41008000 {
				compatible = "microchip,port-g1-gpio";
				reg = <0x41008000 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
				status = "disabled";
			};

			portb: gpio@41008080 {
				compatible = "microchip,port-g1-gpio";
				reg = <0x41008080 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
				status = "disabled";
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
