<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Mar 20 17:28:11 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     SPI_loopback_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets pwm_clk]
            676 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_1983__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_1983__i0  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_1983__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i15216_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n17735
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15228_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n17747
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15943_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n12920
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_1983__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_1983__i1  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_1983__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i15216_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n17735
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15228_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n17747
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15943_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n12920
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_1983__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_1983__i2  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M1/cnt_1983__i5 to \PWM_I_M1/cnt_1983__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_1983__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M1/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M1/i15216_4_lut
Route         1   e 0.941                                  \PWM_I_M1/n17735
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15228_3_lut
Route         1   e 0.941                                  \PWM_I_M1/n17747
LUT4        ---     0.493              B to Z              \PWM_I_M1/i15943_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n12920
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.

Report: 6.884 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \CLKDIV_I/pi_clk]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 970.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i4_rep_387  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.127ns  (31.1% logic, 68.9% route), 19 logic levels.

 Constraint Details:

     29.127ns data_path \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.713ns

 Path Details: \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i4_rep_387 (from \CLKDIV_I/pi_clk)
Route        97   e 2.527                                  \PID_I/n19439
LUT4        ---     0.493              D to Z              \PID_I/i16002_4_lut_else_3_lut
Route         1   e 0.020                                  \PID_I/n19062
MUXL5       ---     0.233           BLUT to Z              \PID_I/i16058
Route        90   e 2.466                                  \PID_I/subOut[0]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_6
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_1_1
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_1_1
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_1_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_4
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_5
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_18
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_20
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_7
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_19
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_24
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_5
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_6
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1198[27]
                  --------
                   29.127  (31.1% logic, 68.9% route), 19 logic levels.


Passed:  The following path meets requirements by 970.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i4_rep_387  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.127ns  (31.1% logic, 68.9% route), 19 logic levels.

 Constraint Details:

     29.127ns data_path \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.713ns

 Path Details: \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i4_rep_387 (from \CLKDIV_I/pi_clk)
Route        97   e 2.527                                  \PID_I/n19439
LUT4        ---     0.493              C to Z              \PID_I/i16002_4_lut_then_3_lut
Route         1   e 0.020                                  \PID_I/n19063
MUXL5       ---     0.233           ALUT to Z              \PID_I/i16058
Route        90   e 2.466                                  \PID_I/subOut[0]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_6
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_1_1
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_1_1
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_2
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_1_2
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_1_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_4
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_5
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_18
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_1
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_19
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_24
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_5
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_6
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1198[27]
                  --------
                   29.127  (31.1% logic, 68.9% route), 19 logic levels.


Passed:  The following path meets requirements by 970.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \PID_I/ss_i4_rep_387  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  29.127ns  (31.1% logic, 68.9% route), 19 logic levels.

 Constraint Details:

     29.127ns data_path \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 970.713ns

 Path Details: \PID_I/ss_i4_rep_387 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i4_rep_387 (from \CLKDIV_I/pi_clk)
Route        97   e 2.527                                  \PID_I/n19439
LUT4        ---     0.493              C to Z              \PID_I/i16002_4_lut_then_3_lut
Route         1   e 0.020                                  \PID_I/n19063
MUXL5       ---     0.233           ALUT to Z              \PID_I/i16058
Route        90   e 2.466                                  \PID_I/multIn2[5]
LUT4        ---     0.493              B to Z              \PID_I/AND2_t58
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_4
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_7_1
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_5
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_1_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_4
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_5
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_16
LUT4        ---     0.493                to                \PID_I/Cadd_t_mult_29s_25s_0_12_1
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_1
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_19
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_24
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_5
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/co_t_mult_29s_25s_0_12_6
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1198[27]
                  --------
                   29.127  (31.1% logic, 68.9% route), 19 logic levels.

Report: 29.287 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_1mhz]
            2920 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M1/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M1/speed_i16  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i16 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M1/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M1/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M1/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n18
LUT4        ---     0.493              B to Z              \HALL_I_M1/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n20
LUT4        ---     0.493              B to Z              \HALL_I_M1/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n16841
LUT4        ---     0.493              B to Z              \HALL_I_M1/i1_4_lut_rep_318
Route        21   e 1.831                                  \HALL_I_M1/n18998
LUT4        ---     0.493              D to Z              \HALL_I_M1/i15906_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M1/clk_1mhz_enable_104
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M1/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M1/speed_i15  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i15 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M1/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M1/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M1/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n18
LUT4        ---     0.493              B to Z              \HALL_I_M1/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n20
LUT4        ---     0.493              B to Z              \HALL_I_M1/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n16841
LUT4        ---     0.493              B to Z              \HALL_I_M1/i1_4_lut_rep_318
Route        21   e 1.831                                  \HALL_I_M1/n18998
LUT4        ---     0.493              D to Z              \HALL_I_M1/i15906_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M1/clk_1mhz_enable_104
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M1/count__i1  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M1/speed_i14  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i14 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M1/count__i1 to \HALL_I_M1/speed_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M1/count__i1 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M1/count[1]
LUT4        ---     0.493              B to Z              \HALL_I_M1/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n18
LUT4        ---     0.493              B to Z              \HALL_I_M1/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n20
LUT4        ---     0.493              B to Z              \HALL_I_M1/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M1/n16841
LUT4        ---     0.493              B to Z              \HALL_I_M1/i1_4_lut_rep_318
Route        21   e 1.831                                  \HALL_I_M1/n18998
LUT4        ---     0.493              D to Z              \HALL_I_M1/i15906_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M1/clk_1mhz_enable_104
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.

Report: 11.098 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clkout_c]
            1266 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i47  (from clkout_c +)
   Destination:    FD1P3IX    CD             \SPI_I/speed_set_m2_i0_i20  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i47 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[59]
LUT4        ---     0.493              B to Z              \SPI_I/i3_2_lut_adj_171
Route         1   e 0.941                                  \SPI_I/n24_adj_1823
LUT4        ---     0.493              C to Z              \SPI_I/i17_4_lut_adj_168
Route         1   e 0.941                                  \SPI_I/n38_adj_1804
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_146
Route         1   e 0.941                                  \SPI_I/n40_adj_1801
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_142
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10999_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12964
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i47  (from clkout_c +)
   Destination:    FD1P3JX    PD             \SPI_I/speed_set_m2_i0_i1  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i47 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[59]
LUT4        ---     0.493              B to Z              \SPI_I/i3_2_lut_adj_171
Route         1   e 0.941                                  \SPI_I/n24_adj_1823
LUT4        ---     0.493              C to Z              \SPI_I/i17_4_lut_adj_168
Route         1   e 0.941                                  \SPI_I/n38_adj_1804
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_146
Route         1   e 0.941                                  \SPI_I/n40_adj_1801
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_142
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10999_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12964
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i47  (from clkout_c +)
   Destination:    FD1P3JX    PD             \SPI_I/speed_set_m2_i0_i2  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i47 to \SPI_I/speed_set_m2_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i47 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[59]
LUT4        ---     0.493              B to Z              \SPI_I/i3_2_lut_adj_171
Route         1   e 0.941                                  \SPI_I/n24_adj_1823
LUT4        ---     0.493              C to Z              \SPI_I/i17_4_lut_adj_168
Route         1   e 0.941                                  \SPI_I/n38_adj_1804
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_146
Route         1   e 0.941                                  \SPI_I/n40_adj_1801
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_142
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10999_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12964
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.

Report: 10.326 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |  1000.000 ns|     6.884 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |  1000.000 ns|    29.287 ns|    19  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_1mhz]                |  1000.000 ns|    11.098 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |  1000.000 ns|    10.326 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  24410974 paths, 2783 nets, and 8554 connections (89.6% coverage)


Peak memory: 132038656 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
