{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653303870182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653303870182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 12:04:30 2022 " "Processing started: Mon May 23 12:04:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653303870182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303870182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303870183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653303870486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653303870486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyscan-arq " "Found design unit 1: keyscan-arq" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877481 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877481 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1653303877482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arq " "Found design unit 1: mux-arq" {  } { { "mux.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877482 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arq " "Found design unit 1: dec-arq" {  } { { "decoder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877483 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "decoder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "register.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877485 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/fulladder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877486 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "ffd.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/ffd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877487 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "ffd.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/ffd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877488 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877489 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653303877489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303877489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyscan " "Elaborating entity \"keyscan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653303877512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u_mux " "Elaborating entity \"mux\" for hierarchy \"mux:u_mux\"" {  } { { "keyscan.vhd" "u_mux" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u_counter " "Elaborating entity \"counter\" for hierarchy \"counter:u_counter\"" {  } { { "keyscan.vhd" "u_counter" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q counter.vhd(11) " "VHDL Signal Declaration warning at counter.vhd(11): used implicit default value for signal \"Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "counter.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/counter.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653303877522 "|keyscan|counter:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg counter:u_counter\|reg:u_reg " "Elaborating entity \"reg\" for hierarchy \"counter:u_counter\|reg:u_reg\"" {  } { { "counter.vhd" "u_reg" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD counter:u_counter\|reg:u_reg\|FFD:u_FFD0 " "Elaborating entity \"FFD\" for hierarchy \"counter:u_counter\|reg:u_reg\|FFD:u_FFD0\"" {  } { { "register.vhd" "u_FFD0" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/register.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder counter:u_counter\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"counter:u_counter\|adder:u_adder\"" {  } { { "counter.vhd" "u_adder" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder counter:u_counter\|adder:u_adder\|fulladder:u_full_adder0 " "Elaborating entity \"fulladder\" for hierarchy \"counter:u_counter\|adder:u_adder\|fulladder:u_full_adder0\"" {  } { { "adder.vhd" "u_full_adder0" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:u_dec " "Elaborating entity \"dec\" for hierarchy \"dec:u_dec\"" {  } { { "keyscan.vhd" "u_dec" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "K\[0\] GND " "Pin \"K\[0\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|K[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "K\[1\] GND " "Pin \"K\[1\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|K[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "K\[2\] GND " "Pin \"K\[2\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|K[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "K\[3\] GND " "Pin \"K\[3\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|K[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] GND " "Pin \"C\[0\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] GND " "Pin \"C\[1\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[2\] GND " "Pin \"C\[2\]\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Kpress GND " "Pin \"Kpress\" is stuck at GND" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653303877876 "|keyscan|Kpress"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653303877876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653303877970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653303877970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ksc " "No output dependent on input pin \"Ksc\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|Ksc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[0\] " "No output dependent on input pin \"L\[0\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|L[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[1\] " "No output dependent on input pin \"L\[1\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|L[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[2\] " "No output dependent on input pin \"L\[2\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|L[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[3\] " "No output dependent on input pin \"L\[3\]\"" {  } { { "keyscan.vhd" "" { Text "C:/Users/pedri/OneDrive - Instituto Superior de Engenharia de Lisboa/Documents/ISEL/2º semestre/LIC/key_scan/keyscan.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653303877996 "|keyscan|L[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653303877996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653303877997 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653303877997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653303877997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653303878014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 12:04:38 2022 " "Processing ended: Mon May 23 12:04:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653303878014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653303878014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653303878014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653303878014 ""}
