	component Pll_50_to_25 is
		port (
			clk_clk           : in  std_logic := 'X'; -- clk
			pll_0_outclk0_clk : out std_logic;        -- clk
			reset_reset_n     : in  std_logic := 'X'  -- reset_n
		);
	end component Pll_50_to_25;

