// Seed: 2757442845
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    output wire id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13,
    output supply0 id_14,
    input wand id_15,
    output uwire id_16,
    input tri id_17,
    input uwire id_18,
    input supply1 id_19,
    output wand id_20,
    input wor id_21,
    output supply0 id_22,
    output uwire id_23,
    input supply0 id_24
    , id_32,
    input tri id_25
    , id_33,
    output supply1 id_26,
    input tri id_27,
    input supply1 id_28,
    input uwire id_29,
    input wand id_30
    , id_34
);
  wire id_35;
  assign module_1.type_7 = 0;
  assign id_6 = id_24;
  wire id_36;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15
);
  wire id_17;
  assign id_1 = id_12;
  wire id_18;
  assign id_0 = 1 | id_11 ? 1'b0 >> 1 : 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4,
      id_2,
      id_13,
      id_6,
      id_7,
      id_11,
      id_10,
      id_5,
      id_15,
      id_15,
      id_12,
      id_10,
      id_11,
      id_3,
      id_7,
      id_11,
      id_4,
      id_6,
      id_15,
      id_0,
      id_1,
      id_11,
      id_14,
      id_1,
      id_12,
      id_15,
      id_12,
      id_12
  );
endmodule
