Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 13:58:52 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_control_sets_placed.rpt
| Design       : snake
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              64 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             845 |          327 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D0/load                           | RE0/g_reset      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D0/O_i_1_n_0                      | RE0/g_reset      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D1/O_i_1__0_n_0                   | RE0/g_reset      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0                  | RE0/g_reset      |                1 |              1 |         1.00 |
|  snake_clk_BUFG               |                                                     | RE0/g_reset      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                |                                                     | RST_IBUF         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                |                                                     |                  |                3 |              3 |         1.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D0/count[3]_i_1_n_0               | RE0/g_reset      |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/C0/FSM_sequential_state_reg[0][0] | RE0/g_reset      |                1 |              4 |         4.00 |
|  snake_clk_BUFG               | K0/E[0]                                             | RE0/g_reset      |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]_1[0]      | RE0/g_reset      |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/D1/count[4]_i_1_n_0               | RE0/g_reset      |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG                | N2/IS_EATEN_reg_0[0]                                | RE0/g_reset      |                5 |              7 |         1.40 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/R0/E[0]                           | RE0/g_reset      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                |                                                     | RE0/g_reset      |                4 |              9 |         2.25 |
|  A0/pixel_clk                 | A1/countY[9]_i_1_n_0                                | RST_IBUF         |                5 |             10 |         2.00 |
|  A0/pixel_clk                 |                                                     | RST_IBUF         |                5 |             10 |         2.00 |
| ~K0/ps2_keyboard_0/D0/O_reg_0 |                                                     | RE0/g_reset      |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG                | K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0          | RE0/g_reset      |                4 |             13 |         3.25 |
|  frame_BUFG                   |                                                     | RE0/g_reset      |                8 |             31 |         3.88 |
|  frame_BUFG                   | N1/sel                                              | RE0/g_reset      |                8 |             31 |         3.88 |
|  snake_clk_BUFG               | frame_BUFG                                          | RE0/g_reset      |                9 |             33 |         3.67 |
|  snake_clk_BUFG               | S1/delay                                            | RE0/g_reset      |               10 |             36 |         3.60 |
|  snake_clk_BUFG               | G0/lenght_reg[2]_5[0]                               | RE0/g_reset      |               34 |             62 |         1.82 |
|  snake_clk_BUFG               | G0/lenght_reg[3]_1[0]                               | RE0/g_reset      |               24 |             62 |         2.58 |
|  snake_clk_BUFG               | G0/E[0]                                             | RE0/g_reset      |               24 |             62 |         2.58 |
|  snake_clk_BUFG               | G0/lenght_reg[2]_4[0]                               | RE0/g_reset      |               29 |             62 |         2.14 |
|  snake_clk_BUFG               | G0/lenght_reg[1]_1[0]                               | RE0/g_reset      |               26 |             62 |         2.38 |
|  snake_clk_BUFG               | G0/lenght_reg[0]_0[0]                               | RE0/g_reset      |               24 |             62 |         2.58 |
|  snake_clk_BUFG               | G0/lenght_reg[2]_2[0]                               | RE0/g_reset      |               28 |             62 |         2.21 |
|  snake_clk_BUFG               | G0/lenght_reg[2]_0[0]                               | RE0/g_reset      |               19 |             62 |         3.26 |
|  snake_clk_BUFG               | A1/countY_reg[1]_0                                  | RE0/g_reset      |               18 |             62 |         3.44 |
|  snake_clk_BUFG               | A1/E[0]                                             | RE0/g_reset      |               26 |             62 |         2.38 |
|  snake_clk_BUFG               | S1/E[0]                                             | RE0/g_reset      |               19 |             62 |         3.26 |
+-------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+


