network flow base simultan retim slack budget low power design bei sheqin dong yuchun tao lin song chen satoshi goto depart comput scienc technolog tsinghua univers beij china graduat school waseda univers kitakyushu japan email mail dongsq mail abstract low power design requir cmos technolog enter nanomet era time budget perform slow compon time slack appli reduc power consumpt maintain perform design retim procedur involv reloc flip flop ffs logic gate achiev faster clock speed paper retim slack budget problem formul convex cost dual network flow problem theoret analysi experiment effici approach reduc power consumpt speedup previous work introduct time constraint design low power design requir cmos technolog enter nanomet era hand devic trend small silicon area time clock frequenc push higher effect time optim scheme retim procedur involv reloc flip flop ffs logic gate achiev faster clock period hand tackl tremend growth design complex time budget perform relax time constraint compon violat time constraint retim time budget influenc time distribut design great leiserson sax propos idea retim power sequenti optim techniqu min area retim prob lem solv min cost network flow algorithm public propos effici retim algorithm minim period algorithm deriv present effici increment algorithm min period retim setup hold constraint min area retim clock period time constrain gate level synthesi time slack effect method potenti perform improv compon relax time constraint optim improv area power dissip design qualiti metric slack bud gete problem studi well previous slack budget approach suboptim heurist slack algorithm zsa formul slack budget problem maximum independ set mis delay slack delay slack fig reloc ffs increas potenti slack vio late time constraint potenti slack circuit move edg edg potenti slack increas sensit transit closur graph author propos combinatori method base net flow approach handl slack budget problem budget problem extend describ exact real word applic gate resiz multipl multipl assign number logic equival cell librari limit reason limit slack real design qiu power reduct proport slack amount propos piecewis linear model approxim relationship slack power reduct paper adopt model consid discret slack budget problem note method easili transfer continu slack budget problem exist slack budget algorithm combinatori circuit limit fix locat earli design stage flexibl schedul pipelin time distribut time slack fig period circuit minim delay slack label gate well potenti slack circuit retim slack budget process move edg edg potenti slack increas keep period minim time simultan retim slack budget algorithm dual vdd programm fpga power reduct propos lin prove slack budget problem view convex retim problem fail formul retim slack budget simulta neousli author propos simultan slack budget increment retim algorithm maxim potenti slack retim synchron sequenti circuit propos reason algorithm flow solut qualiti suffer aspect guarante algorithm will optim solut iter strategi easili trap local optimum slack budget problem translat maxim independ set mis problem hard problem integ linear program ilp separ convex object function special form constraint view convex cost dual network flow problem solv polynomi time model adopt work buffer insert multi voltag suppli clock skew schedul slack budget paper formul retim slack budget problem integ linear program ilp problem ilp list hard problem transform problem convex cost dual network flow problem loss optim experiment algorithm reduc power consumpt increas total slack budget effect speedup previous work remaind paper organ defin simultan slack budget retim problem present algorithm flow report experiment conclud paper problem formul model synchron sequenti circuit direct graph vertex repres combin gate edg repres signal pass gate negat gate delay vertex weight negat integ edg weight repres number ffs signal pass max clock period vertex three negat label repr latest arriv time requir time slack vertex calcul maxj minj set primari input set primari output repres incom outgo gate gate slack calcul retim circuit integ valu vertex label repres ffs move outgo edg incom edg vertex number ffs edg label formul follow definit power slack curv gate discret slack level power slack tradeoff rep resent sik sik power slack curv point connect neighbor point linear segment base relationship power reduct slack provid assum power slack curv convex decreas function definit simultan slack budget retim problem direct graph repres ing synchron sequenti circuit period constraint find ffs realloc repres power consumpt slack budget minim period constraint definit notat multan slack budget retim problem easili formul mathemat program min ski methodolog milp formul milp formul retim synchron circuit origin present minim clock period clock period exist assign real valu integ vertex condit satisfi wij wij suppos problem formul min iia iib wij iic iid iie iif tij iig tij wij iih nff gate problem solv common ilp solver comput ilp difficult combi natori optim problem runtim unaccept problem size small subsect will explain transform problem convex cost dual network flow problem formul simplif constraint iih problem complex solv network flow base algorithm consid simpl formul iii remov constraint iih compens lose accuraci add penalti function tij object function min tij iii iia iig tij wij tij coeffici set wij solut problem iii tij propos heurist method generat solut problem wij min tij wij denot problem iii problem min min min tij wij build connect solut problem problem iii calcul solut iii solut subsect will prove problem iii transform convex cost dual network flow problem remov redund constraint subsect will prove loss opti maliti problem iii remov constraint denot minimum case multipl valu minimum minimum will chosen defin function manner suppos wij variabl consid problem iii replac iia iib min tij iii iic iig tij wij theorem optim solut problem iii optim solut problem iii convers hold proof consid optim solut iii construct optim solut iii cost case consid case iia convex case set case case case set optim solut iii solut construct manner optim solut iii max theorem constraint problem iii remov proof theorem transform constraint iia equal constraint constraint iif remov constraint transform primal network flow problem simplifi problem iii transform vertex split vertex constraint iia iig iic transform connect relationship includ edg includ edg edg belong fig illustr simpl dag repres synchron sequenti circuit transform dag illustr fig problem formul simplifi min sij sij lij sij uij sij repres slack assign edg node edg sij lij uij edg sij wij lij wij uij wij slack pij lij uij slack pij lij uij nff slack pij lij uij nff fig power slack curv edg assum wij edg edg fig dag repres synchron sequenti circuit transform dag edg lij wij uij exampl power slack curv edg edg illustr fig fig elimin constraint sij modifi elimin bound sij uij sij uij uijp sij lij sij lij lij larg number sij convex function bound elimin object convex cost function defin simplif problem tran form problem min sij sij problem transform lagrangian relax lagrangian relax elimin constraint prob lem lagrangian problem sij sij xij easi xij xij xji lagrangian subproblem restat min sij xijsij start node interconnect node set edg denot power slack curv edg illustr fig transform formul min pij sij xijsij xij xji xij convex cost scale approach defin function hij xij hij xij minsij pij sij xijsij function hij xij piecewis linear concav function xij hij xij describ manner hij xij pij ijxij xij bij pij ijxij bij xij bij pij ijxij xij bij pij pij sqij sqij hij xij hij xij pij ijxij xij bij pij ijxij bij xij bij pij ijxij xij bij pij pij tqij tqij tqij wij pij sij hij xij minsij sijxi wij xij variabl lagrangian multipli bound xij hij xij xij xij xij note function hij xij concav defin cij xij hij xij cij xij piecewis linear convex function subsequ propos problem min cij xij xij xji xij xij transform problem minimum cost flow prob lem construct expand network kind edg consid introduc edg cost edg skij upper capac bij bij bij bij bij bij huge coeffici lower capac introduc edg cost edg tkij upper capac bij bij bij bij bij bij huge coeffici lower capac cost lower upper capac wij tabl characterist test case case gate edg max output max input tmin test test test test test test test test test test test test test test test test test test edg introduc cost lower upper capac cost scale algorithm solv minimum cost flow problem optim flow construct residu network solv shortest path problem determin shortest path distanc node node impli sij final solv problem iii experiment implement algorithm program languag execut linux machin cpu memori case bench mark test number gate number signal pass maximum number gate output input minimum period case tabl discret slack level gate energi consumpt gate slack level scale model experi min period retim algorithm employ generat minimum clock period list column tabl liu algorithm implement comparison note algo rithm direct solv discret slack budget problem sensit transit closur graph time constraint violat slack budget transit closur graph sensit transit closur graph evalu accuraci algorithm ilp achiev optim solut implement open sourc ilp solver cbc tabl comparison optim ilp algorithm algorithm column power consumpt actual power consumpt circuit power reduc compar optim tabl comparison optim ilp previous work benchmark power consumpt total slack runtim optim ilp optim ilp optim ilp test test test test test test test test test test test test test test test test test test avg diff solut algorithm increas power consumpt increas column total slack sum slack compar optim solut algorithm lose slack lose note power consumpt proport slack amount benchmark test optim ilp equal slack amount power consumpt column runtim compar time algorithm find optim ilp optim solut runtim unaccept compar algorithm generat better design speedup conclus paper retim slack budget problem simultan solv formulat ing problem convex cost dual network flow problem theoret analysi experiment effici approach reduc power consumpt speedup previous work refer leiserson sax retim synchron circuitri algorithmica maheshwari sapatnekar effici retim larg circuit ieee transact larg scale integr vlsi system zhou deriv effici algorithm min period retim acm ieee asia south pacif design autom confer aspdac effici retim algorithm deriv formal manipula tion acm tran des autom electron syst lin zhou effici retim algorithm setup hold constraint acm ieee design autom confer dac wang zhou effici increment algorithm min area retim acm ieee design autom confer dac nair berman haug yoffa generat perform constraint layout ieee transact comput aid design integr circuit system chen sarrafzadeh exact algorithm low power librari specif gate size acm ieee design autom con ferenc dac chen yang sarrafzadeh predict potenti formanc digit circuit ieee transact comput aid design integr circuit system ghiasi bozorgzadeh choudhuri sarrafzadeh unifi theori time budget manag acm ieee intern confer comput aid design iccad unifi theori time budget manag ieee tran action comput aid design integr circuit system nguyen davar orshanski chinneri thompson keutzer minim dynam static power joint assign threshold voltag size optim ieee intern symposium low power electron design islp srivastava sylvest blaauw power minim ing simultan gate size dual vdd dual vth assign acm ieee design autom confer dac kulkarni srivastava sylvest algorithm improv vdd assign low power dual vdd system ieee ternat symposium low power electron design islp qiu hong iposa novel slack distribut algorithm interconnect power optim intern sym posium qualiti electron design isq lin tuan simultan time slack budget retim dual vdd fpga power reduct acm ieee design autom confer dac lin xie zhou design closur driven delay relax base convex cost network flow confer design autom test europ liu hong wang simultan slack budget retim synchron circuit optim acm ieee asia south pacif design autom confer aspdac ahuja hochbaum orlin solv convex cost integ dual network flow problem manag sci chen zhou effici algorithm buffer insert general circuit base network flow acm ieee intern confer comput aid design iccad young network flow base power optim time constraint msv driven floorplan acm ieee interna tional confer comput aid design iccad dong goto chen voltag island driven floorplan ning consid level shifter posit acm great lake sympo sium vlsi glsvlsi lin zhou clock skew schedul delay pad prescrib skew domain acm ieee asia south pacif design autom confer aspdac network flow theori algo rithm applic prentic hall pearson onlin http project 