<?xml version="1.0" encoding="UTF-8"?>
<project name="ro.link">
  <platform vendor="xilinx" boardid="u2" name="gen3x4_xdma_gc_2" featureRomTime="0">
    <version major="202110" minor="1"/>
    <description/>
    <board name="xilinx.com:u2:1.0" vendor="xilinx.com" fpga="xcku15p-ffva1156-2LV-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x4"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="4GB"/>
      </memories>
      <images>
        <image name="u2_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="kintexuplus:xcku15p:ffva1156:-2LV:e" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz"/>
          <clock port="DATA_CLK" frequency="300.000000MHz"/>
        </kernelClocks>
        <kernel name="krnl_ro_rtl" language="ip_c" vlnv="xilinx.com:RTLKernel:krnl_ro_rtl_int:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" hwControlProtocol="ap_ctrl_hs">
          <port name="m_axi_gmem" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="a" addressQualifier="1" id="0" port="m_axi_gmem" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="b" addressQualifier="1" id="1" port="m_axi_gmem" size="0x8" offset="0x1c" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="d" addressQualifier="1" id="2" port="m_axi_gmem" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="c" addressQualifier="1" id="3" port="m_axi_gmem" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="length_r" addressQualifier="0" id="4" port="s_axi_control" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="ap_uint&lt;32&gt;"/>
          <arg name="ro_in" addressQualifier="0" id="5" port="s_axi_control" size="0x8" offset="0x48" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;64&gt;"/>
          <arg name="ro_out" addressQualifier="0" id="6" port="s_axi_control" size="0x8" offset="0x50" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;64&gt;"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="krnl_ro_rtl_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr1/interconnect_axilite_user_M01_AXI" dstType="kernel" dstInst="krnl_ro_rtl_1" dstPort="s_axi_control"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="axi_interconnect_0_S01_AXI" dstType="kernel" dstInst="krnl_ro_rtl_1" dstPort="m_axi_gmem"/>
      </core>
    </device>
  </platform>
</project>
