begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*	$NetBSD: i80321_mcu.c,v 1.2 2003/07/15 00:24:54 lukem Exp $	*/
end_comment

begin_comment
comment|/*  * Copyright (c) 2001, 2002 Wasabi Systems, Inc.  * All rights reserved.  *  * Written by Jason R. Thorpe for Wasabi Systems, Inc.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed for the NetBSD Project by  *	Wasabi Systems, Inc.  * 4. The name of Wasabi Systems, Inc. may not be used to endorse  *    or promote products derived from this software without specific prior  *    written permission.  *  * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Intel i80321 I/O Processor memory controller support.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<arm/xscale/i80321/i80321reg.h>
end_include

begin_include
include|#
directive|include
file|<arm/xscale/i80321/i80321var.h>
end_include

begin_comment
comment|/*  * i80321_sdram_bounds:  *  *	Retrieve the start and size of SDRAM.  */
end_comment

begin_function
name|void
name|i80321_sdram_bounds
parameter_list|(
name|bus_space_tag_t
name|st
parameter_list|,
name|bus_space_handle_t
name|sh
parameter_list|,
name|vm_paddr_t
modifier|*
name|start
parameter_list|,
name|vm_size_t
modifier|*
name|size
parameter_list|)
block|{
name|uint32_t
name|sdbr
decl_stmt|,
name|sbr0
decl_stmt|,
name|sbr1
decl_stmt|;
name|uint32_t
name|bank0
decl_stmt|,
name|bank1
decl_stmt|;
name|sdbr
operator|=
name|bus_space_read_4
argument_list|(
name|st
argument_list|,
name|sh
argument_list|,
name|MCU_SDBR
argument_list|)
expr_stmt|;
name|sbr0
operator|=
name|bus_space_read_4
argument_list|(
name|st
argument_list|,
name|sh
argument_list|,
name|MCU_SBR0
argument_list|)
expr_stmt|;
name|sbr1
operator|=
name|bus_space_read_4
argument_list|(
name|st
argument_list|,
name|sh
argument_list|,
name|MCU_SBR1
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|VERBOSE_INIT_ARM
name|printf
argument_list|(
literal|"i80321: SBDR = 0x%08x SBR0 = 0x%08x SBR1 = 0x%08x\n"
argument_list|,
name|sdbr
argument_list|,
name|sbr0
argument_list|,
name|sbr1
argument_list|)
expr_stmt|;
endif|#
directive|endif
operator|*
name|start
operator|=
name|sdbr
expr_stmt|;
name|sdbr
operator|=
operator|(
name|sdbr
operator|>>
literal|25
operator|)
operator|&
literal|0x1f
expr_stmt|;
name|sbr0
operator|&=
literal|0x3f
expr_stmt|;
name|sbr1
operator|&=
literal|0x3f
expr_stmt|;
name|bank0
operator|=
operator|(
name|sbr0
operator|-
name|sdbr
operator|)
operator|<<
literal|25
expr_stmt|;
name|bank1
operator|=
operator|(
name|sbr1
operator|-
name|sbr0
operator|)
operator|<<
literal|25
expr_stmt|;
ifdef|#
directive|ifdef
name|VERBOSE_INIT_ARM
name|printf
argument_list|(
literal|"i80321: BANK0 = 0x%08x BANK1 = 0x%08x\n"
argument_list|,
name|bank0
argument_list|,
name|bank1
argument_list|)
expr_stmt|;
endif|#
directive|endif
operator|*
name|size
operator|=
name|bank0
operator|+
name|bank1
expr_stmt|;
block|}
end_function

end_unit

