#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n15147.Q[0] (.latch clocked by pclk)
Endpoint  : n15871.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15147.clk[0] (.latch)                                           1.014     1.014
n15147.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15174.in[0] (.names)                                            1.014     2.070
n15174.out[0] (.names)                                           0.261     2.331
n15935.in[0] (.names)                                            1.014     3.344
n15935.out[0] (.names)                                           0.261     3.605
n15939.in[1] (.names)                                            1.014     4.619
n15939.out[0] (.names)                                           0.261     4.880
n15940.in[0] (.names)                                            1.014     5.894
n15940.out[0] (.names)                                           0.261     6.155
n15941.in[2] (.names)                                            1.014     7.169
n15941.out[0] (.names)                                           0.261     7.430
n15663.in[0] (.names)                                            1.014     8.444
n15663.out[0] (.names)                                           0.261     8.705
n15665.in[2] (.names)                                            1.014     9.719
n15665.out[0] (.names)                                           0.261     9.980
n15666.in[0] (.names)                                            1.014    10.993
n15666.out[0] (.names)                                           0.261    11.254
n15667.in[1] (.names)                                            1.014    12.268
n15667.out[0] (.names)                                           0.261    12.529
n15668.in[1] (.names)                                            1.014    13.543
n15668.out[0] (.names)                                           0.261    13.804
n15669.in[0] (.names)                                            1.014    14.818
n15669.out[0] (.names)                                           0.261    15.079
n15670.in[0] (.names)                                            1.014    16.093
n15670.out[0] (.names)                                           0.261    16.354
n15671.in[0] (.names)                                            1.014    17.367
n15671.out[0] (.names)                                           0.261    17.628
n15672.in[0] (.names)                                            1.014    18.642
n15672.out[0] (.names)                                           0.261    18.903
n15660.in[0] (.names)                                            1.014    19.917
n15660.out[0] (.names)                                           0.261    20.178
n15661.in[0] (.names)                                            1.014    21.192
n15661.out[0] (.names)                                           0.261    21.453
n15673.in[1] (.names)                                            1.014    22.467
n15673.out[0] (.names)                                           0.261    22.728
n15298.in[1] (.names)                                            1.014    23.742
n15298.out[0] (.names)                                           0.261    24.003
n15854.in[0] (.names)                                            1.014    25.016
n15854.out[0] (.names)                                           0.261    25.277
n15855.in[2] (.names)                                            1.014    26.291
n15855.out[0] (.names)                                           0.261    26.552
n15857.in[1] (.names)                                            1.014    27.566
n15857.out[0] (.names)                                           0.261    27.827
n15824.in[0] (.names)                                            1.014    28.841
n15824.out[0] (.names)                                           0.261    29.102
n15783.in[0] (.names)                                            1.014    30.116
n15783.out[0] (.names)                                           0.261    30.377
n15784.in[2] (.names)                                            1.014    31.390
n15784.out[0] (.names)                                           0.261    31.651
n15819.in[0] (.names)                                            1.014    32.665
n15819.out[0] (.names)                                           0.261    32.926
n14615.in[0] (.names)                                            1.014    33.940
n14615.out[0] (.names)                                           0.261    34.201
n15858.in[0] (.names)                                            1.014    35.215
n15858.out[0] (.names)                                           0.261    35.476
n15859.in[1] (.names)                                            1.014    36.490
n15859.out[0] (.names)                                           0.261    36.751
n15860.in[0] (.names)                                            1.014    37.765
n15860.out[0] (.names)                                           0.261    38.026
n15861.in[0] (.names)                                            1.014    39.039
n15861.out[0] (.names)                                           0.261    39.300
n15862.in[0] (.names)                                            1.014    40.314
n15862.out[0] (.names)                                           0.261    40.575
n13185.in[0] (.names)                                            1.014    41.589
n13185.out[0] (.names)                                           0.261    41.850
n15863.in[0] (.names)                                            1.014    42.864
n15863.out[0] (.names)                                           0.261    43.125
n15864.in[2] (.names)                                            1.014    44.139
n15864.out[0] (.names)                                           0.261    44.400
n15865.in[0] (.names)                                            1.014    45.413
n15865.out[0] (.names)                                           0.261    45.674
n15866.in[0] (.names)                                            1.014    46.688
n15866.out[0] (.names)                                           0.261    46.949
n15867.in[0] (.names)                                            1.014    47.963
n15867.out[0] (.names)                                           0.261    48.224
n15136.in[0] (.names)                                            1.014    49.238
n15136.out[0] (.names)                                           0.261    49.499
n15868.in[0] (.names)                                            1.014    50.513
n15868.out[0] (.names)                                           0.261    50.774
n15870.in[2] (.names)                                            1.014    51.787
n15870.out[0] (.names)                                           0.261    52.048
n15871.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15871.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n496.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1293.in[1] (.names)                                             1.014    37.765
n1293.out[0] (.names)                                            0.261    38.026
n1296.in[1] (.names)                                             1.014    39.039
n1296.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n1303.in[1] (.names)                                             1.014    41.589
n1303.out[0] (.names)                                            0.261    41.850
n1304.in[1] (.names)                                             1.014    42.864
n1304.out[0] (.names)                                            0.261    43.125
n1305.in[0] (.names)                                             1.014    44.139
n1305.out[0] (.names)                                            0.261    44.400
n1306.in[0] (.names)                                             1.014    45.413
n1306.out[0] (.names)                                            0.261    45.674
n1307.in[1] (.names)                                             1.014    46.688
n1307.out[0] (.names)                                            0.261    46.949
n1311.in[0] (.names)                                             1.014    47.963
n1311.out[0] (.names)                                            0.261    48.224
n489.in[1] (.names)                                              1.014    49.238
n489.out[0] (.names)                                             0.261    49.499
n1318.in[2] (.names)                                             1.014    50.513
n1318.out[0] (.names)                                            0.261    50.774
n495.in[1] (.names)                                              1.014    51.787
n495.out[0] (.names)                                             0.261    52.048
n496.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n496.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n1532.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1551.in[0] (.names)                                             1.014    44.139
n1551.out[0] (.names)                                            0.261    44.400
n1552.in[0] (.names)                                             1.014    45.413
n1552.out[0] (.names)                                            0.261    45.674
n1604.in[0] (.names)                                             1.014    46.688
n1604.out[0] (.names)                                            0.261    46.949
n1605.in[0] (.names)                                             1.014    47.963
n1605.out[0] (.names)                                            0.261    48.224
n499.in[0] (.names)                                              1.014    49.238
n499.out[0] (.names)                                             0.261    49.499
n1601.in[0] (.names)                                             1.014    50.513
n1601.out[0] (.names)                                            0.261    50.774
n1603.in[1] (.names)                                             1.014    51.787
n1603.out[0] (.names)                                            0.261    52.048
n1532.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1532.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n1681.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1551.in[0] (.names)                                             1.014    44.139
n1551.out[0] (.names)                                            0.261    44.400
n1552.in[0] (.names)                                             1.014    45.413
n1552.out[0] (.names)                                            0.261    45.674
n1604.in[0] (.names)                                             1.014    46.688
n1604.out[0] (.names)                                            0.261    46.949
n1605.in[0] (.names)                                             1.014    47.963
n1605.out[0] (.names)                                            0.261    48.224
n499.in[0] (.names)                                              1.014    49.238
n499.out[0] (.names)                                             0.261    49.499
n1710.in[3] (.names)                                             1.014    50.513
n1710.out[0] (.names)                                            0.261    50.774
n1711.in[1] (.names)                                             1.014    51.787
n1711.out[0] (.names)                                            0.261    52.048
n1681.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1681.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n436.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1573.in[0] (.names)                                             1.014    44.139
n1573.out[0] (.names)                                            0.261    44.400
n1574.in[0] (.names)                                             1.014    45.413
n1574.out[0] (.names)                                            0.261    45.674
n1575.in[1] (.names)                                             1.014    46.688
n1575.out[0] (.names)                                            0.261    46.949
n1576.in[1] (.names)                                             1.014    47.963
n1576.out[0] (.names)                                            0.261    48.224
n439.in[0] (.names)                                              1.014    49.238
n439.out[0] (.names)                                             0.261    49.499
n1544.in[2] (.names)                                             1.014    50.513
n1544.out[0] (.names)                                            0.261    50.774
n435.in[0] (.names)                                              1.014    51.787
n435.out[0] (.names)                                             0.261    52.048
n436.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n436.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n1521.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1573.in[0] (.names)                                             1.014    44.139
n1573.out[0] (.names)                                            0.261    44.400
n1574.in[0] (.names)                                             1.014    45.413
n1574.out[0] (.names)                                            0.261    45.674
n1575.in[1] (.names)                                             1.014    46.688
n1575.out[0] (.names)                                            0.261    46.949
n1576.in[1] (.names)                                             1.014    47.963
n1576.out[0] (.names)                                            0.261    48.224
n439.in[0] (.names)                                              1.014    49.238
n439.out[0] (.names)                                             0.261    49.499
n1544.in[2] (.names)                                             1.014    50.513
n1544.out[0] (.names)                                            0.261    50.774
n435.in[0] (.names)                                              1.014    51.787
n435.out[0] (.names)                                             0.261    52.048
n1521.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1521.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n271.Q[0] (.latch clocked by pclk)
Endpoint  : n2605.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n271.clk[0] (.latch)                                             1.014     1.014
n271.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3302.in[0] (.names)                                             1.014     2.070
n3302.out[0] (.names)                                            0.261     2.331
n3304.in[0] (.names)                                             1.014     3.344
n3304.out[0] (.names)                                            0.261     3.605
n3290.in[0] (.names)                                             1.014     4.619
n3290.out[0] (.names)                                            0.261     4.880
n3286.in[0] (.names)                                             1.014     5.894
n3286.out[0] (.names)                                            0.261     6.155
n3288.in[0] (.names)                                             1.014     7.169
n3288.out[0] (.names)                                            0.261     7.430
n3294.in[1] (.names)                                             1.014     8.444
n3294.out[0] (.names)                                            0.261     8.705
n3295.in[0] (.names)                                             1.014     9.719
n3295.out[0] (.names)                                            0.261     9.980
n3297.in[1] (.names)                                             1.014    10.993
n3297.out[0] (.names)                                            0.261    11.254
n3298.in[0] (.names)                                             1.014    12.268
n3298.out[0] (.names)                                            0.261    12.529
n2864.in[0] (.names)                                             1.014    13.543
n2864.out[0] (.names)                                            0.261    13.804
n2865.in[2] (.names)                                             1.014    14.818
n2865.out[0] (.names)                                            0.261    15.079
n2876.in[1] (.names)                                             1.014    16.093
n2876.out[0] (.names)                                            0.261    16.354
n2877.in[0] (.names)                                             1.014    17.367
n2877.out[0] (.names)                                            0.261    17.628
n2878.in[0] (.names)                                             1.014    18.642
n2878.out[0] (.names)                                            0.261    18.903
n2902.in[1] (.names)                                             1.014    19.917
n2902.out[0] (.names)                                            0.261    20.178
n2907.in[1] (.names)                                             1.014    21.192
n2907.out[0] (.names)                                            0.261    21.453
n2937.in[0] (.names)                                             1.014    22.467
n2937.out[0] (.names)                                            0.261    22.728
n2913.in[0] (.names)                                             1.014    23.742
n2913.out[0] (.names)                                            0.261    24.003
n2911.in[0] (.names)                                             1.014    25.016
n2911.out[0] (.names)                                            0.261    25.277
n2914.in[0] (.names)                                             1.014    26.291
n2914.out[0] (.names)                                            0.261    26.552
n2910.in[0] (.names)                                             1.014    27.566
n2910.out[0] (.names)                                            0.261    27.827
n2909.in[0] (.names)                                             1.014    28.841
n2909.out[0] (.names)                                            0.261    29.102
n2912.in[0] (.names)                                             1.014    30.116
n2912.out[0] (.names)                                            0.261    30.377
n2915.in[1] (.names)                                             1.014    31.390
n2915.out[0] (.names)                                            0.261    31.651
n2917.in[2] (.names)                                             1.014    32.665
n2917.out[0] (.names)                                            0.261    32.926
n2918.in[0] (.names)                                             1.014    33.940
n2918.out[0] (.names)                                            0.261    34.201
n3494.in[1] (.names)                                             1.014    35.215
n3494.out[0] (.names)                                            0.261    35.476
n3495.in[1] (.names)                                             1.014    36.490
n3495.out[0] (.names)                                            0.261    36.751
n3496.in[0] (.names)                                             1.014    37.765
n3496.out[0] (.names)                                            0.261    38.026
n3497.in[1] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3498.in[0] (.names)                                             1.014    40.314
n3498.out[0] (.names)                                            0.261    40.575
n2640.in[0] (.names)                                             1.014    41.589
n2640.out[0] (.names)                                            0.261    41.850
n3499.in[0] (.names)                                             1.014    42.864
n3499.out[0] (.names)                                            0.261    43.125
n3500.in[1] (.names)                                             1.014    44.139
n3500.out[0] (.names)                                            0.261    44.400
n3501.in[1] (.names)                                             1.014    45.413
n3501.out[0] (.names)                                            0.261    45.674
n2598.in[0] (.names)                                             1.014    46.688
n2598.out[0] (.names)                                            0.261    46.949
n3502.in[0] (.names)                                             1.014    47.963
n3502.out[0] (.names)                                            0.261    48.224
n3503.in[0] (.names)                                             1.014    49.238
n3503.out[0] (.names)                                            0.261    49.499
n2602.in[1] (.names)                                             1.014    50.513
n2602.out[0] (.names)                                            0.261    50.774
n2604.in[0] (.names)                                             1.014    51.787
n2604.out[0] (.names)                                            0.261    52.048
n2605.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2605.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n4162.Q[0] (.latch clocked by pclk)
Endpoint  : n5044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4162.clk[0] (.latch)                                            1.014     1.014
n4162.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5126.in[0] (.names)                                             1.014     2.070
n5126.out[0] (.names)                                            0.261     2.331
n5145.in[3] (.names)                                             1.014     3.344
n5145.out[0] (.names)                                            0.261     3.605
n5146.in[1] (.names)                                             1.014     4.619
n5146.out[0] (.names)                                            0.261     4.880
n5147.in[0] (.names)                                             1.014     5.894
n5147.out[0] (.names)                                            0.261     6.155
n5148.in[0] (.names)                                             1.014     7.169
n5148.out[0] (.names)                                            0.261     7.430
n5149.in[0] (.names)                                             1.014     8.444
n5149.out[0] (.names)                                            0.261     8.705
n5076.in[2] (.names)                                             1.014     9.719
n5076.out[0] (.names)                                            0.261     9.980
n5287.in[2] (.names)                                             1.014    10.993
n5287.out[0] (.names)                                            0.261    11.254
n5282.in[1] (.names)                                             1.014    12.268
n5282.out[0] (.names)                                            0.261    12.529
n5284.in[0] (.names)                                             1.014    13.543
n5284.out[0] (.names)                                            0.261    13.804
n5286.in[1] (.names)                                             1.014    14.818
n5286.out[0] (.names)                                            0.261    15.079
n5288.in[1] (.names)                                             1.014    16.093
n5288.out[0] (.names)                                            0.261    16.354
n5297.in[1] (.names)                                             1.014    17.367
n5297.out[0] (.names)                                            0.261    17.628
n5298.in[0] (.names)                                             1.014    18.642
n5298.out[0] (.names)                                            0.261    18.903
n5299.in[0] (.names)                                             1.014    19.917
n5299.out[0] (.names)                                            0.261    20.178
n5302.in[1] (.names)                                             1.014    21.192
n5302.out[0] (.names)                                            0.261    21.453
n5303.in[0] (.names)                                             1.014    22.467
n5303.out[0] (.names)                                            0.261    22.728
n5289.in[0] (.names)                                             1.014    23.742
n5289.out[0] (.names)                                            0.261    24.003
n5304.in[0] (.names)                                             1.014    25.016
n5304.out[0] (.names)                                            0.261    25.277
n5314.in[3] (.names)                                             1.014    26.291
n5314.out[0] (.names)                                            0.261    26.552
n5315.in[0] (.names)                                             1.014    27.566
n5315.out[0] (.names)                                            0.261    27.827
n5318.in[1] (.names)                                             1.014    28.841
n5318.out[0] (.names)                                            0.261    29.102
n5319.in[0] (.names)                                             1.014    30.116
n5319.out[0] (.names)                                            0.261    30.377
n5321.in[0] (.names)                                             1.014    31.390
n5321.out[0] (.names)                                            0.261    31.651
n5322.in[0] (.names)                                             1.014    32.665
n5322.out[0] (.names)                                            0.261    32.926
n5026.in[2] (.names)                                             1.014    33.940
n5026.out[0] (.names)                                            0.261    34.201
n5028.in[1] (.names)                                             1.014    35.215
n5028.out[0] (.names)                                            0.261    35.476
n5029.in[1] (.names)                                             1.014    36.490
n5029.out[0] (.names)                                            0.261    36.751
n5030.in[0] (.names)                                             1.014    37.765
n5030.out[0] (.names)                                            0.261    38.026
n4158.in[0] (.names)                                             1.014    39.039
n4158.out[0] (.names)                                            0.261    39.300
n5032.in[0] (.names)                                             1.014    40.314
n5032.out[0] (.names)                                            0.261    40.575
n5033.in[0] (.names)                                             1.014    41.589
n5033.out[0] (.names)                                            0.261    41.850
n5037.in[1] (.names)                                             1.014    42.864
n5037.out[0] (.names)                                            0.261    43.125
n5052.in[2] (.names)                                             1.014    44.139
n5052.out[0] (.names)                                            0.261    44.400
n5053.in[1] (.names)                                             1.014    45.413
n5053.out[0] (.names)                                            0.261    45.674
n5054.in[0] (.names)                                             1.014    46.688
n5054.out[0] (.names)                                            0.261    46.949
n5055.in[0] (.names)                                             1.014    47.963
n5055.out[0] (.names)                                            0.261    48.224
n5040.in[0] (.names)                                             1.014    49.238
n5040.out[0] (.names)                                            0.261    49.499
n5042.in[2] (.names)                                             1.014    50.513
n5042.out[0] (.names)                                            0.261    50.774
n5043.in[0] (.names)                                             1.014    51.787
n5043.out[0] (.names)                                            0.261    52.048
n5044.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5044.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n601.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7598.in[0] (.names)                                             1.014     5.894
n7598.out[0] (.names)                                            0.261     6.155
n7601.in[3] (.names)                                             1.014     7.169
n7601.out[0] (.names)                                            0.261     7.430
n7604.in[0] (.names)                                             1.014     8.444
n7604.out[0] (.names)                                            0.261     8.705
n7605.in[1] (.names)                                             1.014     9.719
n7605.out[0] (.names)                                            0.261     9.980
n7606.in[0] (.names)                                             1.014    10.993
n7606.out[0] (.names)                                            0.261    11.254
n7609.in[1] (.names)                                             1.014    12.268
n7609.out[0] (.names)                                            0.261    12.529
n7610.in[0] (.names)                                             1.014    13.543
n7610.out[0] (.names)                                            0.261    13.804
n7611.in[0] (.names)                                             1.014    14.818
n7611.out[0] (.names)                                            0.261    15.079
n7612.in[0] (.names)                                             1.014    16.093
n7612.out[0] (.names)                                            0.261    16.354
n7613.in[0] (.names)                                             1.014    17.367
n7613.out[0] (.names)                                            0.261    17.628
n7614.in[0] (.names)                                             1.014    18.642
n7614.out[0] (.names)                                            0.261    18.903
n7619.in[1] (.names)                                             1.014    19.917
n7619.out[0] (.names)                                            0.261    20.178
n7620.in[1] (.names)                                             1.014    21.192
n7620.out[0] (.names)                                            0.261    21.453
n7621.in[0] (.names)                                             1.014    22.467
n7621.out[0] (.names)                                            0.261    22.728
n7623.in[1] (.names)                                             1.014    23.742
n7623.out[0] (.names)                                            0.261    24.003
n7624.in[0] (.names)                                             1.014    25.016
n7624.out[0] (.names)                                            0.261    25.277
n7625.in[0] (.names)                                             1.014    26.291
n7625.out[0] (.names)                                            0.261    26.552
n7626.in[0] (.names)                                             1.014    27.566
n7626.out[0] (.names)                                            0.261    27.827
n7628.in[0] (.names)                                             1.014    28.841
n7628.out[0] (.names)                                            0.261    29.102
n6729.in[1] (.names)                                             1.014    30.116
n6729.out[0] (.names)                                            0.261    30.377
n7627.in[0] (.names)                                             1.014    31.390
n7627.out[0] (.names)                                            0.261    31.651
n7629.in[1] (.names)                                             1.014    32.665
n7629.out[0] (.names)                                            0.261    32.926
n7630.in[0] (.names)                                             1.014    33.940
n7630.out[0] (.names)                                            0.261    34.201
n6581.in[0] (.names)                                             1.014    35.215
n6581.out[0] (.names)                                            0.261    35.476
n6582.in[1] (.names)                                             1.014    36.490
n6582.out[0] (.names)                                            0.261    36.751
n6583.in[0] (.names)                                             1.014    37.765
n6583.out[0] (.names)                                            0.261    38.026
n6584.in[0] (.names)                                             1.014    39.039
n6584.out[0] (.names)                                            0.261    39.300
n6591.in[1] (.names)                                             1.014    40.314
n6591.out[0] (.names)                                            0.261    40.575
n6588.in[0] (.names)                                             1.014    41.589
n6588.out[0] (.names)                                            0.261    41.850
n6589.in[1] (.names)                                             1.014    42.864
n6589.out[0] (.names)                                            0.261    43.125
n6590.in[1] (.names)                                             1.014    44.139
n6590.out[0] (.names)                                            0.261    44.400
n6594.in[1] (.names)                                             1.014    45.413
n6594.out[0] (.names)                                            0.261    45.674
n6595.in[1] (.names)                                             1.014    46.688
n6595.out[0] (.names)                                            0.261    46.949
n6596.in[0] (.names)                                             1.014    47.963
n6596.out[0] (.names)                                            0.261    48.224
n6598.in[0] (.names)                                             1.014    49.238
n6598.out[0] (.names)                                            0.261    49.499
n6529.in[0] (.names)                                             1.014    50.513
n6529.out[0] (.names)                                            0.261    50.774
n6536.in[0] (.names)                                             1.014    51.787
n6536.out[0] (.names)                                            0.261    52.048
n601.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n601.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n9772.in[2] (.names)                                             1.014    13.543
n9772.out[0] (.names)                                            0.261    13.804
n9773.in[2] (.names)                                             1.014    14.818
n9773.out[0] (.names)                                            0.261    15.079
n9775.in[0] (.names)                                             1.014    16.093
n9775.out[0] (.names)                                            0.261    16.354
n9769.in[1] (.names)                                             1.014    17.367
n9769.out[0] (.names)                                            0.261    17.628
n9776.in[0] (.names)                                             1.014    18.642
n9776.out[0] (.names)                                            0.261    18.903
n7894.in[2] (.names)                                             1.014    19.917
n7894.out[0] (.names)                                            0.261    20.178
n7011.in[1] (.names)                                             1.014    21.192
n7011.out[0] (.names)                                            0.261    21.453
n7012.in[1] (.names)                                             1.014    22.467
n7012.out[0] (.names)                                            0.261    22.728
n7001.in[3] (.names)                                             1.014    23.742
n7001.out[0] (.names)                                            0.261    24.003
n7014.in[2] (.names)                                             1.014    25.016
n7014.out[0] (.names)                                            0.261    25.277
n7015.in[1] (.names)                                             1.014    26.291
n7015.out[0] (.names)                                            0.261    26.552
n7016.in[3] (.names)                                             1.014    27.566
n7016.out[0] (.names)                                            0.261    27.827
n7017.in[1] (.names)                                             1.014    28.841
n7017.out[0] (.names)                                            0.261    29.102
n7018.in[1] (.names)                                             1.014    30.116
n7018.out[0] (.names)                                            0.261    30.377
n7004.in[0] (.names)                                             1.014    31.390
n7004.out[0] (.names)                                            0.261    31.651
n7061.in[0] (.names)                                             1.014    32.665
n7061.out[0] (.names)                                            0.261    32.926
n7072.in[1] (.names)                                             1.014    33.940
n7072.out[0] (.names)                                            0.261    34.201
n7073.in[0] (.names)                                             1.014    35.215
n7073.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n6721.in[2] (.names)                                             1.014    37.765
n6721.out[0] (.names)                                            0.261    38.026
n7035.in[1] (.names)                                             1.014    39.039
n7035.out[0] (.names)                                            0.261    39.300
n7038.in[0] (.names)                                             1.014    40.314
n7038.out[0] (.names)                                            0.261    40.575
n7039.in[0] (.names)                                             1.014    41.589
n7039.out[0] (.names)                                            0.261    41.850
n7029.in[0] (.names)                                             1.014    42.864
n7029.out[0] (.names)                                            0.261    43.125
n7040.in[0] (.names)                                             1.014    44.139
n7040.out[0] (.names)                                            0.261    44.400
n5591.in[0] (.names)                                             1.014    45.413
n5591.out[0] (.names)                                            0.261    45.674
n6531.in[0] (.names)                                             1.014    46.688
n6531.out[0] (.names)                                            0.261    46.949
n7005.in[1] (.names)                                             1.014    47.963
n7005.out[0] (.names)                                            0.261    48.224
n7007.in[2] (.names)                                             1.014    49.238
n7007.out[0] (.names)                                            0.261    49.499
n7008.in[0] (.names)                                             1.014    50.513
n7008.out[0] (.names)                                            0.261    50.774
n6511.in[1] (.names)                                             1.014    51.787
n6511.out[0] (.names)                                            0.261    52.048
n294.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n294.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n6708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n9772.in[2] (.names)                                             1.014    13.543
n9772.out[0] (.names)                                            0.261    13.804
n9773.in[2] (.names)                                             1.014    14.818
n9773.out[0] (.names)                                            0.261    15.079
n9775.in[0] (.names)                                             1.014    16.093
n9775.out[0] (.names)                                            0.261    16.354
n9769.in[1] (.names)                                             1.014    17.367
n9769.out[0] (.names)                                            0.261    17.628
n9776.in[0] (.names)                                             1.014    18.642
n9776.out[0] (.names)                                            0.261    18.903
n7894.in[2] (.names)                                             1.014    19.917
n7894.out[0] (.names)                                            0.261    20.178
n7011.in[1] (.names)                                             1.014    21.192
n7011.out[0] (.names)                                            0.261    21.453
n7012.in[1] (.names)                                             1.014    22.467
n7012.out[0] (.names)                                            0.261    22.728
n7001.in[3] (.names)                                             1.014    23.742
n7001.out[0] (.names)                                            0.261    24.003
n7014.in[2] (.names)                                             1.014    25.016
n7014.out[0] (.names)                                            0.261    25.277
n7015.in[1] (.names)                                             1.014    26.291
n7015.out[0] (.names)                                            0.261    26.552
n7016.in[3] (.names)                                             1.014    27.566
n7016.out[0] (.names)                                            0.261    27.827
n7017.in[1] (.names)                                             1.014    28.841
n7017.out[0] (.names)                                            0.261    29.102
n7018.in[1] (.names)                                             1.014    30.116
n7018.out[0] (.names)                                            0.261    30.377
n7004.in[0] (.names)                                             1.014    31.390
n7004.out[0] (.names)                                            0.261    31.651
n7061.in[0] (.names)                                             1.014    32.665
n7061.out[0] (.names)                                            0.261    32.926
n7072.in[1] (.names)                                             1.014    33.940
n7072.out[0] (.names)                                            0.261    34.201
n7073.in[0] (.names)                                             1.014    35.215
n7073.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n6721.in[2] (.names)                                             1.014    37.765
n6721.out[0] (.names)                                            0.261    38.026
n7035.in[1] (.names)                                             1.014    39.039
n7035.out[0] (.names)                                            0.261    39.300
n7038.in[0] (.names)                                             1.014    40.314
n7038.out[0] (.names)                                            0.261    40.575
n7039.in[0] (.names)                                             1.014    41.589
n7039.out[0] (.names)                                            0.261    41.850
n7029.in[0] (.names)                                             1.014    42.864
n7029.out[0] (.names)                                            0.261    43.125
n7040.in[0] (.names)                                             1.014    44.139
n7040.out[0] (.names)                                            0.261    44.400
n5591.in[0] (.names)                                             1.014    45.413
n5591.out[0] (.names)                                            0.261    45.674
n6531.in[0] (.names)                                             1.014    46.688
n6531.out[0] (.names)                                            0.261    46.949
n7005.in[1] (.names)                                             1.014    47.963
n7005.out[0] (.names)                                            0.261    48.224
n7007.in[2] (.names)                                             1.014    49.238
n7007.out[0] (.names)                                            0.261    49.499
n7009.in[0] (.names)                                             1.014    50.513
n7009.out[0] (.names)                                            0.261    50.774
n6707.in[0] (.names)                                             1.014    51.787
n6707.out[0] (.names)                                            0.261    52.048
n6708.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6708.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n7010.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n9772.in[2] (.names)                                             1.014    13.543
n9772.out[0] (.names)                                            0.261    13.804
n9773.in[2] (.names)                                             1.014    14.818
n9773.out[0] (.names)                                            0.261    15.079
n9775.in[0] (.names)                                             1.014    16.093
n9775.out[0] (.names)                                            0.261    16.354
n9769.in[1] (.names)                                             1.014    17.367
n9769.out[0] (.names)                                            0.261    17.628
n9776.in[0] (.names)                                             1.014    18.642
n9776.out[0] (.names)                                            0.261    18.903
n7894.in[2] (.names)                                             1.014    19.917
n7894.out[0] (.names)                                            0.261    20.178
n7011.in[1] (.names)                                             1.014    21.192
n7011.out[0] (.names)                                            0.261    21.453
n7012.in[1] (.names)                                             1.014    22.467
n7012.out[0] (.names)                                            0.261    22.728
n7001.in[3] (.names)                                             1.014    23.742
n7001.out[0] (.names)                                            0.261    24.003
n7014.in[2] (.names)                                             1.014    25.016
n7014.out[0] (.names)                                            0.261    25.277
n7015.in[1] (.names)                                             1.014    26.291
n7015.out[0] (.names)                                            0.261    26.552
n7016.in[3] (.names)                                             1.014    27.566
n7016.out[0] (.names)                                            0.261    27.827
n7017.in[1] (.names)                                             1.014    28.841
n7017.out[0] (.names)                                            0.261    29.102
n7018.in[1] (.names)                                             1.014    30.116
n7018.out[0] (.names)                                            0.261    30.377
n7004.in[0] (.names)                                             1.014    31.390
n7004.out[0] (.names)                                            0.261    31.651
n7061.in[0] (.names)                                             1.014    32.665
n7061.out[0] (.names)                                            0.261    32.926
n7072.in[1] (.names)                                             1.014    33.940
n7072.out[0] (.names)                                            0.261    34.201
n7073.in[0] (.names)                                             1.014    35.215
n7073.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n6721.in[2] (.names)                                             1.014    37.765
n6721.out[0] (.names)                                            0.261    38.026
n7035.in[1] (.names)                                             1.014    39.039
n7035.out[0] (.names)                                            0.261    39.300
n7038.in[0] (.names)                                             1.014    40.314
n7038.out[0] (.names)                                            0.261    40.575
n7039.in[0] (.names)                                             1.014    41.589
n7039.out[0] (.names)                                            0.261    41.850
n7029.in[0] (.names)                                             1.014    42.864
n7029.out[0] (.names)                                            0.261    43.125
n7040.in[0] (.names)                                             1.014    44.139
n7040.out[0] (.names)                                            0.261    44.400
n5591.in[0] (.names)                                             1.014    45.413
n5591.out[0] (.names)                                            0.261    45.674
n6531.in[0] (.names)                                             1.014    46.688
n6531.out[0] (.names)                                            0.261    46.949
n7005.in[1] (.names)                                             1.014    47.963
n7005.out[0] (.names)                                            0.261    48.224
n7007.in[2] (.names)                                             1.014    49.238
n7007.out[0] (.names)                                            0.261    49.499
n7009.in[0] (.names)                                             1.014    50.513
n7009.out[0] (.names)                                            0.261    50.774
n6707.in[0] (.names)                                             1.014    51.787
n6707.out[0] (.names)                                            0.261    52.048
n7010.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7010.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n8803.Q[0] (.latch clocked by pclk)
Endpoint  : n368.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8803.clk[0] (.latch)                                            1.014     1.014
n8803.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8804.in[0] (.names)                                             1.014     2.070
n8804.out[0] (.names)                                            0.261     2.331
n8779.in[0] (.names)                                             1.014     3.344
n8779.out[0] (.names)                                            0.261     3.605
n8780.in[0] (.names)                                             1.014     4.619
n8780.out[0] (.names)                                            0.261     4.880
n8888.in[1] (.names)                                             1.014     5.894
n8888.out[0] (.names)                                            0.261     6.155
n8883.in[0] (.names)                                             1.014     7.169
n8883.out[0] (.names)                                            0.261     7.430
n8885.in[0] (.names)                                             1.014     8.444
n8885.out[0] (.names)                                            0.261     8.705
n8890.in[0] (.names)                                             1.014     9.719
n8890.out[0] (.names)                                            0.261     9.980
n8819.in[0] (.names)                                             1.014    10.993
n8819.out[0] (.names)                                            0.261    11.254
n8807.in[0] (.names)                                             1.014    12.268
n8807.out[0] (.names)                                            0.261    12.529
n8808.in[1] (.names)                                             1.014    13.543
n8808.out[0] (.names)                                            0.261    13.804
n8809.in[0] (.names)                                             1.014    14.818
n8809.out[0] (.names)                                            0.261    15.079
n8810.in[0] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8811.in[0] (.names)                                             1.014    17.367
n8811.out[0] (.names)                                            0.261    17.628
n8820.in[2] (.names)                                             1.014    18.642
n8820.out[0] (.names)                                            0.261    18.903
n8822.in[1] (.names)                                             1.014    19.917
n8822.out[0] (.names)                                            0.261    20.178
n8823.in[3] (.names)                                             1.014    21.192
n8823.out[0] (.names)                                            0.261    21.453
n8824.in[2] (.names)                                             1.014    22.467
n8824.out[0] (.names)                                            0.261    22.728
n8825.in[0] (.names)                                             1.014    23.742
n8825.out[0] (.names)                                            0.261    24.003
n8827.in[1] (.names)                                             1.014    25.016
n8827.out[0] (.names)                                            0.261    25.277
n8871.in[0] (.names)                                             1.014    26.291
n8871.out[0] (.names)                                            0.261    26.552
n8872.in[1] (.names)                                             1.014    27.566
n8872.out[0] (.names)                                            0.261    27.827
n8875.in[0] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8902.in[2] (.names)                                             1.014    30.116
n8902.out[0] (.names)                                            0.261    30.377
n8828.in[0] (.names)                                             1.014    31.390
n8828.out[0] (.names)                                            0.261    31.651
n8039.in[0] (.names)                                             1.014    32.665
n8039.out[0] (.names)                                            0.261    32.926
n8040.in[1] (.names)                                             1.014    33.940
n8040.out[0] (.names)                                            0.261    34.201
n8043.in[0] (.names)                                             1.014    35.215
n8043.out[0] (.names)                                            0.261    35.476
n8046.in[1] (.names)                                             1.014    36.490
n8046.out[0] (.names)                                            0.261    36.751
n8047.in[0] (.names)                                             1.014    37.765
n8047.out[0] (.names)                                            0.261    38.026
n8048.in[0] (.names)                                             1.014    39.039
n8048.out[0] (.names)                                            0.261    39.300
n8033.in[0] (.names)                                             1.014    40.314
n8033.out[0] (.names)                                            0.261    40.575
n8068.in[2] (.names)                                             1.014    41.589
n8068.out[0] (.names)                                            0.261    41.850
n8069.in[1] (.names)                                             1.014    42.864
n8069.out[0] (.names)                                            0.261    43.125
n7780.in[0] (.names)                                             1.014    44.139
n7780.out[0] (.names)                                            0.261    44.400
n8070.in[0] (.names)                                             1.014    45.413
n8070.out[0] (.names)                                            0.261    45.674
n8060.in[1] (.names)                                             1.014    46.688
n8060.out[0] (.names)                                            0.261    46.949
n8057.in[1] (.names)                                             1.014    47.963
n8057.out[0] (.names)                                            0.261    48.224
n8058.in[0] (.names)                                             1.014    49.238
n8058.out[0] (.names)                                            0.261    49.499
n7874.in[0] (.names)                                             1.014    50.513
n7874.out[0] (.names)                                            0.261    50.774
n367.in[0] (.names)                                              1.014    51.787
n367.out[0] (.names)                                             0.261    52.048
n368.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n368.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n8680.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9588.in[1] (.names)                                             1.014    16.093
n9588.out[0] (.names)                                            0.261    16.354
n9591.in[1] (.names)                                             1.014    17.367
n9591.out[0] (.names)                                            0.261    17.628
n9589.in[0] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n8677.in[2] (.names)                                             1.014    19.917
n8677.out[0] (.names)                                            0.261    20.178
n9640.in[1] (.names)                                             1.014    21.192
n9640.out[0] (.names)                                            0.261    21.453
n9641.in[0] (.names)                                             1.014    22.467
n9641.out[0] (.names)                                            0.261    22.728
n9643.in[1] (.names)                                             1.014    23.742
n9643.out[0] (.names)                                            0.261    24.003
n7896.in[0] (.names)                                             1.014    25.016
n7896.out[0] (.names)                                            0.261    25.277
n9397.in[2] (.names)                                             1.014    26.291
n9397.out[0] (.names)                                            0.261    26.552
n9398.in[1] (.names)                                             1.014    27.566
n9398.out[0] (.names)                                            0.261    27.827
n9400.in[0] (.names)                                             1.014    28.841
n9400.out[0] (.names)                                            0.261    29.102
n9402.in[2] (.names)                                             1.014    30.116
n9402.out[0] (.names)                                            0.261    30.377
n9395.in[2] (.names)                                             1.014    31.390
n9395.out[0] (.names)                                            0.261    31.651
n9396.in[0] (.names)                                             1.014    32.665
n9396.out[0] (.names)                                            0.261    32.926
n9403.in[2] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9405.in[1] (.names)                                             1.014    35.215
n9405.out[0] (.names)                                            0.261    35.476
n9406.in[0] (.names)                                             1.014    36.490
n9406.out[0] (.names)                                            0.261    36.751
n9407.in[0] (.names)                                             1.014    37.765
n9407.out[0] (.names)                                            0.261    38.026
n9408.in[0] (.names)                                             1.014    39.039
n9408.out[0] (.names)                                            0.261    39.300
n9409.in[0] (.names)                                             1.014    40.314
n9409.out[0] (.names)                                            0.261    40.575
n9411.in[1] (.names)                                             1.014    41.589
n9411.out[0] (.names)                                            0.261    41.850
n9412.in[0] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n8688.in[0] (.names)                                             1.014    44.139
n8688.out[0] (.names)                                            0.261    44.400
n9410.in[0] (.names)                                             1.014    45.413
n9410.out[0] (.names)                                            0.261    45.674
n5584.in[1] (.names)                                             1.014    46.688
n5584.out[0] (.names)                                            0.261    46.949
n9419.in[0] (.names)                                             1.014    47.963
n9419.out[0] (.names)                                            0.261    48.224
n9421.in[0] (.names)                                             1.014    49.238
n9421.out[0] (.names)                                            0.261    49.499
n8744.in[0] (.names)                                             1.014    50.513
n8744.out[0] (.names)                                            0.261    50.774
n8679.in[0] (.names)                                             1.014    51.787
n8679.out[0] (.names)                                            0.261    52.048
n8680.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8680.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n11974.Q[0] (.latch clocked by pclk)
Endpoint  : n251.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11974.clk[0] (.latch)                                           1.014     1.014
n11974.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12851.in[0] (.names)                                            1.014     2.070
n12851.out[0] (.names)                                           0.261     2.331
n12852.in[0] (.names)                                            1.014     3.344
n12852.out[0] (.names)                                           0.261     3.605
n12853.in[0] (.names)                                            1.014     4.619
n12853.out[0] (.names)                                           0.261     4.880
n12766.in[0] (.names)                                            1.014     5.894
n12766.out[0] (.names)                                           0.261     6.155
n12767.in[0] (.names)                                            1.014     7.169
n12767.out[0] (.names)                                           0.261     7.430
n12768.in[1] (.names)                                            1.014     8.444
n12768.out[0] (.names)                                           0.261     8.705
n12777.in[0] (.names)                                            1.014     9.719
n12777.out[0] (.names)                                           0.261     9.980
n12776.in[0] (.names)                                            1.014    10.993
n12776.out[0] (.names)                                           0.261    11.254
n12753.in[1] (.names)                                            1.014    12.268
n12753.out[0] (.names)                                           0.261    12.529
n12838.in[3] (.names)                                            1.014    13.543
n12838.out[0] (.names)                                           0.261    13.804
n12843.in[0] (.names)                                            1.014    14.818
n12843.out[0] (.names)                                           0.261    15.079
n12845.in[0] (.names)                                            1.014    16.093
n12845.out[0] (.names)                                           0.261    16.354
n12841.in[0] (.names)                                            1.014    17.367
n12841.out[0] (.names)                                           0.261    17.628
n307.in[1] (.names)                                              1.014    18.642
n307.out[0] (.names)                                             0.261    18.903
n14474.in[2] (.names)                                            1.014    19.917
n14474.out[0] (.names)                                           0.261    20.178
n14475.in[1] (.names)                                            1.014    21.192
n14475.out[0] (.names)                                           0.261    21.453
n14476.in[1] (.names)                                            1.014    22.467
n14476.out[0] (.names)                                           0.261    22.728
n14477.in[0] (.names)                                            1.014    23.742
n14477.out[0] (.names)                                           0.261    24.003
n14481.in[1] (.names)                                            1.014    25.016
n14481.out[0] (.names)                                           0.261    25.277
n14451.in[0] (.names)                                            1.014    26.291
n14451.out[0] (.names)                                           0.261    26.552
n14479.in[1] (.names)                                            1.014    27.566
n14479.out[0] (.names)                                           0.261    27.827
n14482.in[1] (.names)                                            1.014    28.841
n14482.out[0] (.names)                                           0.261    29.102
n14483.in[0] (.names)                                            1.014    30.116
n14483.out[0] (.names)                                           0.261    30.377
n13207.in[1] (.names)                                            1.014    31.390
n13207.out[0] (.names)                                           0.261    31.651
n14444.in[0] (.names)                                            1.014    32.665
n14444.out[0] (.names)                                           0.261    32.926
n14514.in[3] (.names)                                            1.014    33.940
n14514.out[0] (.names)                                           0.261    34.201
n14515.in[3] (.names)                                            1.014    35.215
n14515.out[0] (.names)                                           0.261    35.476
n14517.in[0] (.names)                                            1.014    36.490
n14517.out[0] (.names)                                           0.261    36.751
n14518.in[0] (.names)                                            1.014    37.765
n14518.out[0] (.names)                                           0.261    38.026
n14519.in[0] (.names)                                            1.014    39.039
n14519.out[0] (.names)                                           0.261    39.300
n13232.in[0] (.names)                                            1.014    40.314
n13232.out[0] (.names)                                           0.261    40.575
n14544.in[2] (.names)                                            1.014    41.589
n14544.out[0] (.names)                                           0.261    41.850
n14545.in[1] (.names)                                            1.014    42.864
n14545.out[0] (.names)                                           0.261    43.125
n14546.in[0] (.names)                                            1.014    44.139
n14546.out[0] (.names)                                           0.261    44.400
n14547.in[0] (.names)                                            1.014    45.413
n14547.out[0] (.names)                                           0.261    45.674
n14548.in[0] (.names)                                            1.014    46.688
n14548.out[0] (.names)                                           0.261    46.949
n14554.in[1] (.names)                                            1.014    47.963
n14554.out[0] (.names)                                           0.261    48.224
n14555.in[0] (.names)                                            1.014    49.238
n14555.out[0] (.names)                                           0.261    49.499
n14556.in[1] (.names)                                            1.014    50.513
n14556.out[0] (.names)                                           0.261    50.774
n13234.in[1] (.names)                                            1.014    51.787
n13234.out[0] (.names)                                           0.261    52.048
n251.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n251.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n563.Q[0] (.latch clocked by pclk)
Endpoint  : n11244.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n563.clk[0] (.latch)                                             1.014     1.014
n563.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13151.in[0] (.names)                                            1.014     2.070
n13151.out[0] (.names)                                           0.261     2.331
n13149.in[0] (.names)                                            1.014     3.344
n13149.out[0] (.names)                                           0.261     3.605
n13148.in[0] (.names)                                            1.014     4.619
n13148.out[0] (.names)                                           0.261     4.880
n13150.in[0] (.names)                                            1.014     5.894
n13150.out[0] (.names)                                           0.261     6.155
n13143.in[1] (.names)                                            1.014     7.169
n13143.out[0] (.names)                                           0.261     7.430
n13142.in[2] (.names)                                            1.014     8.444
n13142.out[0] (.names)                                           0.261     8.705
n13153.in[1] (.names)                                            1.014     9.719
n13153.out[0] (.names)                                           0.261     9.980
n13155.in[1] (.names)                                            1.014    10.993
n13155.out[0] (.names)                                           0.261    11.254
n13157.in[0] (.names)                                            1.014    12.268
n13157.out[0] (.names)                                           0.261    12.529
n13158.in[0] (.names)                                            1.014    13.543
n13158.out[0] (.names)                                           0.261    13.804
n13159.in[0] (.names)                                            1.014    14.818
n13159.out[0] (.names)                                           0.261    15.079
n13144.in[1] (.names)                                            1.014    16.093
n13144.out[0] (.names)                                           0.261    16.354
n13160.in[0] (.names)                                            1.014    17.367
n13160.out[0] (.names)                                           0.261    17.628
n13161.in[0] (.names)                                            1.014    18.642
n13161.out[0] (.names)                                           0.261    18.903
n13162.in[0] (.names)                                            1.014    19.917
n13162.out[0] (.names)                                           0.261    20.178
n12233.in[2] (.names)                                            1.014    21.192
n12233.out[0] (.names)                                           0.261    21.453
n12234.in[2] (.names)                                            1.014    22.467
n12234.out[0] (.names)                                           0.261    22.728
n12235.in[1] (.names)                                            1.014    23.742
n12235.out[0] (.names)                                           0.261    24.003
n12237.in[0] (.names)                                            1.014    25.016
n12237.out[0] (.names)                                           0.261    25.277
n12238.in[0] (.names)                                            1.014    26.291
n12238.out[0] (.names)                                           0.261    26.552
n12243.in[1] (.names)                                            1.014    27.566
n12243.out[0] (.names)                                           0.261    27.827
n12244.in[1] (.names)                                            1.014    28.841
n12244.out[0] (.names)                                           0.261    29.102
n12245.in[0] (.names)                                            1.014    30.116
n12245.out[0] (.names)                                           0.261    30.377
n12247.in[1] (.names)                                            1.014    31.390
n12247.out[0] (.names)                                           0.261    31.651
n12248.in[0] (.names)                                            1.014    32.665
n12248.out[0] (.names)                                           0.261    32.926
n12249.in[1] (.names)                                            1.014    33.940
n12249.out[0] (.names)                                           0.261    34.201
n12251.in[1] (.names)                                            1.014    35.215
n12251.out[0] (.names)                                           0.261    35.476
n12253.in[0] (.names)                                            1.014    36.490
n12253.out[0] (.names)                                           0.261    36.751
n12254.in[0] (.names)                                            1.014    37.765
n12254.out[0] (.names)                                           0.261    38.026
n12171.in[1] (.names)                                            1.014    39.039
n12171.out[0] (.names)                                           0.261    39.300
n12213.in[0] (.names)                                            1.014    40.314
n12213.out[0] (.names)                                           0.261    40.575
n12214.in[0] (.names)                                            1.014    41.589
n12214.out[0] (.names)                                           0.261    41.850
n12216.in[1] (.names)                                            1.014    42.864
n12216.out[0] (.names)                                           0.261    43.125
n12217.in[0] (.names)                                            1.014    44.139
n12217.out[0] (.names)                                           0.261    44.400
n11290.in[0] (.names)                                            1.014    45.413
n11290.out[0] (.names)                                           0.261    45.674
n12218.in[0] (.names)                                            1.014    46.688
n12218.out[0] (.names)                                           0.261    46.949
n13114.in[2] (.names)                                            1.014    47.963
n13114.out[0] (.names)                                           0.261    48.224
n13115.in[0] (.names)                                            1.014    49.238
n13115.out[0] (.names)                                           0.261    49.499
n7790.in[0] (.names)                                             1.014    50.513
n7790.out[0] (.names)                                            0.261    50.774
n11243.in[0] (.names)                                            1.014    51.787
n11243.out[0] (.names)                                           0.261    52.048
n11244.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11244.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2221.Q[0] (.latch clocked by pclk)
Endpoint  : n14258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2221.clk[0] (.latch)                                            1.014     1.014
n2221.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14179.in[0] (.names)                                            1.014     2.070
n14179.out[0] (.names)                                           0.261     2.331
n14180.in[0] (.names)                                            1.014     3.344
n14180.out[0] (.names)                                           0.261     3.605
n14181.in[0] (.names)                                            1.014     4.619
n14181.out[0] (.names)                                           0.261     4.880
n14182.in[1] (.names)                                            1.014     5.894
n14182.out[0] (.names)                                           0.261     6.155
n14184.in[1] (.names)                                            1.014     7.169
n14184.out[0] (.names)                                           0.261     7.430
n14185.in[0] (.names)                                            1.014     8.444
n14185.out[0] (.names)                                           0.261     8.705
n14196.in[1] (.names)                                            1.014     9.719
n14196.out[0] (.names)                                           0.261     9.980
n14200.in[0] (.names)                                            1.014    10.993
n14200.out[0] (.names)                                           0.261    11.254
n14201.in[0] (.names)                                            1.014    12.268
n14201.out[0] (.names)                                           0.261    12.529
n14202.in[0] (.names)                                            1.014    13.543
n14202.out[0] (.names)                                           0.261    13.804
n14203.in[3] (.names)                                            1.014    14.818
n14203.out[0] (.names)                                           0.261    15.079
n14204.in[2] (.names)                                            1.014    16.093
n14204.out[0] (.names)                                           0.261    16.354
n14124.in[0] (.names)                                            1.014    17.367
n14124.out[0] (.names)                                           0.261    17.628
n14205.in[0] (.names)                                            1.014    18.642
n14205.out[0] (.names)                                           0.261    18.903
n13722.in[0] (.names)                                            1.014    19.917
n13722.out[0] (.names)                                           0.261    20.178
n14220.in[1] (.names)                                            1.014    21.192
n14220.out[0] (.names)                                           0.261    21.453
n14211.in[0] (.names)                                            1.014    22.467
n14211.out[0] (.names)                                           0.261    22.728
n14193.in[0] (.names)                                            1.014    23.742
n14193.out[0] (.names)                                           0.261    24.003
n14236.in[0] (.names)                                            1.014    25.016
n14236.out[0] (.names)                                           0.261    25.277
n14207.in[0] (.names)                                            1.014    26.291
n14207.out[0] (.names)                                           0.261    26.552
n14238.in[0] (.names)                                            1.014    27.566
n14238.out[0] (.names)                                           0.261    27.827
n14239.in[0] (.names)                                            1.014    28.841
n14239.out[0] (.names)                                           0.261    29.102
n14240.in[1] (.names)                                            1.014    30.116
n14240.out[0] (.names)                                           0.261    30.377
n14210.in[0] (.names)                                            1.014    31.390
n14210.out[0] (.names)                                           0.261    31.651
n14242.in[0] (.names)                                            1.014    32.665
n14242.out[0] (.names)                                           0.261    32.926
n14191.in[1] (.names)                                            1.014    33.940
n14191.out[0] (.names)                                           0.261    34.201
n14208.in[0] (.names)                                            1.014    35.215
n14208.out[0] (.names)                                           0.261    35.476
n14248.in[1] (.names)                                            1.014    36.490
n14248.out[0] (.names)                                           0.261    36.751
n14165.in[0] (.names)                                            1.014    37.765
n14165.out[0] (.names)                                           0.261    38.026
n14249.in[0] (.names)                                            1.014    39.039
n14249.out[0] (.names)                                           0.261    39.300
n14254.in[2] (.names)                                            1.014    40.314
n14254.out[0] (.names)                                           0.261    40.575
n14255.in[0] (.names)                                            1.014    41.589
n14255.out[0] (.names)                                           0.261    41.850
n14308.in[0] (.names)                                            1.014    42.864
n14308.out[0] (.names)                                           0.261    43.125
n14312.in[1] (.names)                                            1.014    44.139
n14312.out[0] (.names)                                           0.261    44.400
n14313.in[0] (.names)                                            1.014    45.413
n14313.out[0] (.names)                                           0.261    45.674
n14316.in[3] (.names)                                            1.014    46.688
n14316.out[0] (.names)                                           0.261    46.949
n14309.in[1] (.names)                                            1.014    47.963
n14309.out[0] (.names)                                           0.261    48.224
n14318.in[1] (.names)                                            1.014    49.238
n14318.out[0] (.names)                                           0.261    49.499
n13334.in[0] (.names)                                            1.014    50.513
n13334.out[0] (.names)                                           0.261    50.774
n14257.in[0] (.names)                                            1.014    51.787
n14257.out[0] (.names)                                           0.261    52.048
n14258.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14258.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n7006.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n9772.in[2] (.names)                                             1.014    13.543
n9772.out[0] (.names)                                            0.261    13.804
n9773.in[2] (.names)                                             1.014    14.818
n9773.out[0] (.names)                                            0.261    15.079
n9775.in[0] (.names)                                             1.014    16.093
n9775.out[0] (.names)                                            0.261    16.354
n9769.in[1] (.names)                                             1.014    17.367
n9769.out[0] (.names)                                            0.261    17.628
n9776.in[0] (.names)                                             1.014    18.642
n9776.out[0] (.names)                                            0.261    18.903
n7894.in[2] (.names)                                             1.014    19.917
n7894.out[0] (.names)                                            0.261    20.178
n7011.in[1] (.names)                                             1.014    21.192
n7011.out[0] (.names)                                            0.261    21.453
n7012.in[1] (.names)                                             1.014    22.467
n7012.out[0] (.names)                                            0.261    22.728
n7001.in[3] (.names)                                             1.014    23.742
n7001.out[0] (.names)                                            0.261    24.003
n7014.in[2] (.names)                                             1.014    25.016
n7014.out[0] (.names)                                            0.261    25.277
n7015.in[1] (.names)                                             1.014    26.291
n7015.out[0] (.names)                                            0.261    26.552
n7016.in[3] (.names)                                             1.014    27.566
n7016.out[0] (.names)                                            0.261    27.827
n7017.in[1] (.names)                                             1.014    28.841
n7017.out[0] (.names)                                            0.261    29.102
n7018.in[1] (.names)                                             1.014    30.116
n7018.out[0] (.names)                                            0.261    30.377
n7004.in[0] (.names)                                             1.014    31.390
n7004.out[0] (.names)                                            0.261    31.651
n7061.in[0] (.names)                                             1.014    32.665
n7061.out[0] (.names)                                            0.261    32.926
n7072.in[1] (.names)                                             1.014    33.940
n7072.out[0] (.names)                                            0.261    34.201
n7073.in[0] (.names)                                             1.014    35.215
n7073.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n6721.in[2] (.names)                                             1.014    37.765
n6721.out[0] (.names)                                            0.261    38.026
n7035.in[1] (.names)                                             1.014    39.039
n7035.out[0] (.names)                                            0.261    39.300
n7038.in[0] (.names)                                             1.014    40.314
n7038.out[0] (.names)                                            0.261    40.575
n7039.in[0] (.names)                                             1.014    41.589
n7039.out[0] (.names)                                            0.261    41.850
n7029.in[0] (.names)                                             1.014    42.864
n7029.out[0] (.names)                                            0.261    43.125
n7040.in[0] (.names)                                             1.014    44.139
n7040.out[0] (.names)                                            0.261    44.400
n5591.in[0] (.names)                                             1.014    45.413
n5591.out[0] (.names)                                            0.261    45.674
n6531.in[0] (.names)                                             1.014    46.688
n6531.out[0] (.names)                                            0.261    46.949
n7005.in[1] (.names)                                             1.014    47.963
n7005.out[0] (.names)                                            0.261    48.224
n7007.in[2] (.names)                                             1.014    49.238
n7007.out[0] (.names)                                            0.261    49.499
n7008.in[0] (.names)                                             1.014    50.513
n7008.out[0] (.names)                                            0.261    50.774
n6511.in[1] (.names)                                             1.014    51.787
n6511.out[0] (.names)                                            0.261    52.048
n7006.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7006.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n15916.Q[0] (.latch clocked by pclk)
Endpoint  : out:n281.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15916.clk[0] (.latch)                                           1.014     1.014
n15916.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15917.in[0] (.names)                                            1.014     2.070
n15917.out[0] (.names)                                           0.261     2.331
n15918.in[0] (.names)                                            1.014     3.344
n15918.out[0] (.names)                                           0.261     3.605
n15922.in[0] (.names)                                            1.014     4.619
n15922.out[0] (.names)                                           0.261     4.880
n15923.in[0] (.names)                                            1.014     5.894
n15923.out[0] (.names)                                           0.261     6.155
n15926.in[1] (.names)                                            1.014     7.169
n15926.out[0] (.names)                                           0.261     7.430
n15927.in[1] (.names)                                            1.014     8.444
n15927.out[0] (.names)                                           0.261     8.705
n15928.in[0] (.names)                                            1.014     9.719
n15928.out[0] (.names)                                           0.261     9.980
n15925.in[1] (.names)                                            1.014    10.993
n15925.out[0] (.names)                                           0.261    11.254
n15924.in[0] (.names)                                            1.014    12.268
n15924.out[0] (.names)                                           0.261    12.529
n15929.in[0] (.names)                                            1.014    13.543
n15929.out[0] (.names)                                           0.261    13.804
n15930.in[2] (.names)                                            1.014    14.818
n15930.out[0] (.names)                                           0.261    15.079
n15931.in[1] (.names)                                            1.014    16.093
n15931.out[0] (.names)                                           0.261    16.354
n15919.in[0] (.names)                                            1.014    17.367
n15919.out[0] (.names)                                           0.261    17.628
n15898.in[0] (.names)                                            1.014    18.642
n15898.out[0] (.names)                                           0.261    18.903
n15899.in[1] (.names)                                            1.014    19.917
n15899.out[0] (.names)                                           0.261    20.178
n15900.in[0] (.names)                                            1.014    21.192
n15900.out[0] (.names)                                           0.261    21.453
n15901.in[0] (.names)                                            1.014    22.467
n15901.out[0] (.names)                                           0.261    22.728
n15902.in[0] (.names)                                            1.014    23.742
n15902.out[0] (.names)                                           0.261    24.003
n15878.in[0] (.names)                                            1.014    25.016
n15878.out[0] (.names)                                           0.261    25.277
n15301.in[0] (.names)                                            1.014    26.291
n15301.out[0] (.names)                                           0.261    26.552
n15302.in[0] (.names)                                            1.014    27.566
n15302.out[0] (.names)                                           0.261    27.827
n15218.in[0] (.names)                                            1.014    28.841
n15218.out[0] (.names)                                           0.261    29.102
n15304.in[1] (.names)                                            1.014    30.116
n15304.out[0] (.names)                                           0.261    30.377
n15306.in[0] (.names)                                            1.014    31.390
n15306.out[0] (.names)                                           0.261    31.651
n15307.in[0] (.names)                                            1.014    32.665
n15307.out[0] (.names)                                           0.261    32.926
n15308.in[0] (.names)                                            1.014    33.940
n15308.out[0] (.names)                                           0.261    34.201
n15309.in[0] (.names)                                            1.014    35.215
n15309.out[0] (.names)                                           0.261    35.476
n353.in[2] (.names)                                              1.014    36.490
n353.out[0] (.names)                                             0.261    36.751
n15311.in[0] (.names)                                            1.014    37.765
n15311.out[0] (.names)                                           0.261    38.026
n15313.in[0] (.names)                                            1.014    39.039
n15313.out[0] (.names)                                           0.261    39.300
n15314.in[0] (.names)                                            1.014    40.314
n15314.out[0] (.names)                                           0.261    40.575
n15315.in[0] (.names)                                            1.014    41.589
n15315.out[0] (.names)                                           0.261    41.850
n15316.in[0] (.names)                                            1.014    42.864
n15316.out[0] (.names)                                           0.261    43.125
n15317.in[1] (.names)                                            1.014    44.139
n15317.out[0] (.names)                                           0.261    44.400
n15318.in[1] (.names)                                            1.014    45.413
n15318.out[0] (.names)                                           0.261    45.674
n15319.in[0] (.names)                                            1.014    46.688
n15319.out[0] (.names)                                           0.261    46.949
n15320.in[2] (.names)                                            1.014    47.963
n15320.out[0] (.names)                                           0.261    48.224
n15130.in[0] (.names)                                            1.014    49.238
n15130.out[0] (.names)                                           0.261    49.499
n281.in[0] (.names)                                              1.014    50.513
n281.out[0] (.names)                                             0.261    50.774
out:n281.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 20
Startpoint: n7128.Q[0] (.latch clocked by pclk)
Endpoint  : out:n240.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7128.clk[0] (.latch)                                            1.014     1.014
n7128.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7129.in[0] (.names)                                             1.014     2.070
n7129.out[0] (.names)                                            0.261     2.331
n7130.in[0] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7176.in[0] (.names)                                             1.014     4.619
n7176.out[0] (.names)                                            0.261     4.880
n7177.in[1] (.names)                                             1.014     5.894
n7177.out[0] (.names)                                            0.261     6.155
n7156.in[2] (.names)                                             1.014     7.169
n7156.out[0] (.names)                                            0.261     7.430
n7183.in[1] (.names)                                             1.014     8.444
n7183.out[0] (.names)                                            0.261     8.705
n7184.in[0] (.names)                                             1.014     9.719
n7184.out[0] (.names)                                            0.261     9.980
n7185.in[0] (.names)                                             1.014    10.993
n7185.out[0] (.names)                                            0.261    11.254
n7187.in[0] (.names)                                             1.014    12.268
n7187.out[0] (.names)                                            0.261    12.529
n7189.in[0] (.names)                                             1.014    13.543
n7189.out[0] (.names)                                            0.261    13.804
n7190.in[0] (.names)                                             1.014    14.818
n7190.out[0] (.names)                                            0.261    15.079
n7191.in[0] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7192.in[0] (.names)                                             1.014    17.367
n7192.out[0] (.names)                                            0.261    17.628
n7193.in[0] (.names)                                             1.014    18.642
n7193.out[0] (.names)                                            0.261    18.903
n7107.in[0] (.names)                                             1.014    19.917
n7107.out[0] (.names)                                            0.261    20.178
n7195.in[0] (.names)                                             1.014    21.192
n7195.out[0] (.names)                                            0.261    21.453
n7196.in[0] (.names)                                             1.014    22.467
n7196.out[0] (.names)                                            0.261    22.728
n7094.in[0] (.names)                                             1.014    23.742
n7094.out[0] (.names)                                            0.261    24.003
n7091.in[0] (.names)                                             1.014    25.016
n7091.out[0] (.names)                                            0.261    25.277
n7095.in[0] (.names)                                             1.014    26.291
n7095.out[0] (.names)                                            0.261    26.552
n7102.in[0] (.names)                                             1.014    27.566
n7102.out[0] (.names)                                            0.261    27.827
n7103.in[0] (.names)                                             1.014    28.841
n7103.out[0] (.names)                                            0.261    29.102
n7382.in[2] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7383.in[3] (.names)                                             1.014    31.390
n7383.out[0] (.names)                                            0.261    31.651
n7384.in[0] (.names)                                             1.014    32.665
n7384.out[0] (.names)                                            0.261    32.926
n7385.in[1] (.names)                                             1.014    33.940
n7385.out[0] (.names)                                            0.261    34.201
n7377.in[0] (.names)                                             1.014    35.215
n7377.out[0] (.names)                                            0.261    35.476
n7370.in[0] (.names)                                             1.014    36.490
n7370.out[0] (.names)                                            0.261    36.751
n7390.in[0] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n7391.in[0] (.names)                                             1.014    39.039
n7391.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7371.in[0] (.names)                                             1.014    41.589
n7371.out[0] (.names)                                            0.261    41.850
n5572.in[3] (.names)                                             1.014    42.864
n5572.out[0] (.names)                                            0.261    43.125
n7372.in[0] (.names)                                             1.014    44.139
n7372.out[0] (.names)                                            0.261    44.400
n7373.in[0] (.names)                                             1.014    45.413
n7373.out[0] (.names)                                            0.261    45.674
n7374.in[1] (.names)                                             1.014    46.688
n7374.out[0] (.names)                                            0.261    46.949
n7375.in[2] (.names)                                             1.014    47.963
n7375.out[0] (.names)                                            0.261    48.224
n6703.in[0] (.names)                                             1.014    49.238
n6703.out[0] (.names)                                            0.261    49.499
n240.in[0] (.names)                                              1.014    50.513
n240.out[0] (.names)                                             0.261    50.774
out:n240.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 21
Startpoint: n4379.Q[0] (.latch clocked by pclk)
Endpoint  : n1046.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4379.clk[0] (.latch)                                            1.014     1.014
n4379.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4890.in[0] (.names)                                             1.014     2.070
n4890.out[0] (.names)                                            0.261     2.331
n4901.in[1] (.names)                                             1.014     3.344
n4901.out[0] (.names)                                            0.261     3.605
n4844.in[0] (.names)                                             1.014     4.619
n4844.out[0] (.names)                                            0.261     4.880
n4845.in[0] (.names)                                             1.014     5.894
n4845.out[0] (.names)                                            0.261     6.155
n4523.in[1] (.names)                                             1.014     7.169
n4523.out[0] (.names)                                            0.261     7.430
n4524.in[3] (.names)                                             1.014     8.444
n4524.out[0] (.names)                                            0.261     8.705
n4525.in[3] (.names)                                             1.014     9.719
n4525.out[0] (.names)                                            0.261     9.980
n4526.in[3] (.names)                                             1.014    10.993
n4526.out[0] (.names)                                            0.261    11.254
n4528.in[1] (.names)                                             1.014    12.268
n4528.out[0] (.names)                                            0.261    12.529
n4530.in[0] (.names)                                             1.014    13.543
n4530.out[0] (.names)                                            0.261    13.804
n4531.in[0] (.names)                                             1.014    14.818
n4531.out[0] (.names)                                            0.261    15.079
n4532.in[0] (.names)                                             1.014    16.093
n4532.out[0] (.names)                                            0.261    16.354
n4541.in[1] (.names)                                             1.014    17.367
n4541.out[0] (.names)                                            0.261    17.628
n4533.in[1] (.names)                                             1.014    18.642
n4533.out[0] (.names)                                            0.261    18.903
n4536.in[0] (.names)                                             1.014    19.917
n4536.out[0] (.names)                                            0.261    20.178
n4516.in[1] (.names)                                             1.014    21.192
n4516.out[0] (.names)                                            0.261    21.453
n4517.in[0] (.names)                                             1.014    22.467
n4517.out[0] (.names)                                            0.261    22.728
n4553.in[1] (.names)                                             1.014    23.742
n4553.out[0] (.names)                                            0.261    24.003
n4513.in[0] (.names)                                             1.014    25.016
n4513.out[0] (.names)                                            0.261    25.277
n4514.in[2] (.names)                                             1.014    26.291
n4514.out[0] (.names)                                            0.261    26.552
n4497.in[0] (.names)                                             1.014    27.566
n4497.out[0] (.names)                                            0.261    27.827
n4498.in[2] (.names)                                             1.014    28.841
n4498.out[0] (.names)                                            0.261    29.102
n4495.in[0] (.names)                                             1.014    30.116
n4495.out[0] (.names)                                            0.261    30.377
n4496.in[0] (.names)                                             1.014    31.390
n4496.out[0] (.names)                                            0.261    31.651
n4499.in[0] (.names)                                             1.014    32.665
n4499.out[0] (.names)                                            0.261    32.926
n4500.in[0] (.names)                                             1.014    33.940
n4500.out[0] (.names)                                            0.261    34.201
n4501.in[0] (.names)                                             1.014    35.215
n4501.out[0] (.names)                                            0.261    35.476
n4502.in[2] (.names)                                             1.014    36.490
n4502.out[0] (.names)                                            0.261    36.751
n4503.in[0] (.names)                                             1.014    37.765
n4503.out[0] (.names)                                            0.261    38.026
n4374.in[1] (.names)                                             1.014    39.039
n4374.out[0] (.names)                                            0.261    39.300
n4504.in[2] (.names)                                             1.014    40.314
n4504.out[0] (.names)                                            0.261    40.575
n4505.in[0] (.names)                                             1.014    41.589
n4505.out[0] (.names)                                            0.261    41.850
n4506.in[0] (.names)                                             1.014    42.864
n4506.out[0] (.names)                                            0.261    43.125
n4507.in[1] (.names)                                             1.014    44.139
n4507.out[0] (.names)                                            0.261    44.400
n4508.in[0] (.names)                                             1.014    45.413
n4508.out[0] (.names)                                            0.261    45.674
n4509.in[0] (.names)                                             1.014    46.688
n4509.out[0] (.names)                                            0.261    46.949
n4510.in[0] (.names)                                             1.014    47.963
n4510.out[0] (.names)                                            0.261    48.224
n4156.in[0] (.names)                                             1.014    49.238
n4156.out[0] (.names)                                            0.261    49.499
n1754.in[0] (.names)                                             1.014    50.513
n1754.out[0] (.names)                                            0.261    50.774
n1046.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1046.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n7128.Q[0] (.latch clocked by pclk)
Endpoint  : n7482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7128.clk[0] (.latch)                                            1.014     1.014
n7128.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7129.in[0] (.names)                                             1.014     2.070
n7129.out[0] (.names)                                            0.261     2.331
n7130.in[0] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7176.in[0] (.names)                                             1.014     4.619
n7176.out[0] (.names)                                            0.261     4.880
n7177.in[1] (.names)                                             1.014     5.894
n7177.out[0] (.names)                                            0.261     6.155
n7156.in[2] (.names)                                             1.014     7.169
n7156.out[0] (.names)                                            0.261     7.430
n7183.in[1] (.names)                                             1.014     8.444
n7183.out[0] (.names)                                            0.261     8.705
n7184.in[0] (.names)                                             1.014     9.719
n7184.out[0] (.names)                                            0.261     9.980
n7185.in[0] (.names)                                             1.014    10.993
n7185.out[0] (.names)                                            0.261    11.254
n7187.in[0] (.names)                                             1.014    12.268
n7187.out[0] (.names)                                            0.261    12.529
n7189.in[0] (.names)                                             1.014    13.543
n7189.out[0] (.names)                                            0.261    13.804
n7190.in[0] (.names)                                             1.014    14.818
n7190.out[0] (.names)                                            0.261    15.079
n7191.in[0] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7192.in[0] (.names)                                             1.014    17.367
n7192.out[0] (.names)                                            0.261    17.628
n7193.in[0] (.names)                                             1.014    18.642
n7193.out[0] (.names)                                            0.261    18.903
n7107.in[0] (.names)                                             1.014    19.917
n7107.out[0] (.names)                                            0.261    20.178
n7195.in[0] (.names)                                             1.014    21.192
n7195.out[0] (.names)                                            0.261    21.453
n7196.in[0] (.names)                                             1.014    22.467
n7196.out[0] (.names)                                            0.261    22.728
n7094.in[0] (.names)                                             1.014    23.742
n7094.out[0] (.names)                                            0.261    24.003
n7091.in[0] (.names)                                             1.014    25.016
n7091.out[0] (.names)                                            0.261    25.277
n7095.in[0] (.names)                                             1.014    26.291
n7095.out[0] (.names)                                            0.261    26.552
n7102.in[0] (.names)                                             1.014    27.566
n7102.out[0] (.names)                                            0.261    27.827
n7103.in[0] (.names)                                             1.014    28.841
n7103.out[0] (.names)                                            0.261    29.102
n7382.in[2] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7383.in[3] (.names)                                             1.014    31.390
n7383.out[0] (.names)                                            0.261    31.651
n7384.in[0] (.names)                                             1.014    32.665
n7384.out[0] (.names)                                            0.261    32.926
n7385.in[1] (.names)                                             1.014    33.940
n7385.out[0] (.names)                                            0.261    34.201
n7377.in[0] (.names)                                             1.014    35.215
n7377.out[0] (.names)                                            0.261    35.476
n7370.in[0] (.names)                                             1.014    36.490
n7370.out[0] (.names)                                            0.261    36.751
n7390.in[0] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n7391.in[0] (.names)                                             1.014    39.039
n7391.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7371.in[0] (.names)                                             1.014    41.589
n7371.out[0] (.names)                                            0.261    41.850
n5572.in[3] (.names)                                             1.014    42.864
n5572.out[0] (.names)                                            0.261    43.125
n7587.in[0] (.names)                                             1.014    44.139
n7587.out[0] (.names)                                            0.261    44.400
n7450.in[0] (.names)                                             1.014    45.413
n7450.out[0] (.names)                                            0.261    45.674
n7475.in[2] (.names)                                             1.014    46.688
n7475.out[0] (.names)                                            0.261    46.949
n7588.in[1] (.names)                                             1.014    47.963
n7588.out[0] (.names)                                            0.261    48.224
n7480.in[1] (.names)                                             1.014    49.238
n7480.out[0] (.names)                                            0.261    49.499
n7481.in[0] (.names)                                             1.014    50.513
n7481.out[0] (.names)                                            0.261    50.774
n7482.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7482.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n6530.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7598.in[0] (.names)                                             1.014     5.894
n7598.out[0] (.names)                                            0.261     6.155
n7601.in[3] (.names)                                             1.014     7.169
n7601.out[0] (.names)                                            0.261     7.430
n7604.in[0] (.names)                                             1.014     8.444
n7604.out[0] (.names)                                            0.261     8.705
n7605.in[1] (.names)                                             1.014     9.719
n7605.out[0] (.names)                                            0.261     9.980
n7606.in[0] (.names)                                             1.014    10.993
n7606.out[0] (.names)                                            0.261    11.254
n7609.in[1] (.names)                                             1.014    12.268
n7609.out[0] (.names)                                            0.261    12.529
n7610.in[0] (.names)                                             1.014    13.543
n7610.out[0] (.names)                                            0.261    13.804
n7611.in[0] (.names)                                             1.014    14.818
n7611.out[0] (.names)                                            0.261    15.079
n7612.in[0] (.names)                                             1.014    16.093
n7612.out[0] (.names)                                            0.261    16.354
n7613.in[0] (.names)                                             1.014    17.367
n7613.out[0] (.names)                                            0.261    17.628
n7614.in[0] (.names)                                             1.014    18.642
n7614.out[0] (.names)                                            0.261    18.903
n7619.in[1] (.names)                                             1.014    19.917
n7619.out[0] (.names)                                            0.261    20.178
n7620.in[1] (.names)                                             1.014    21.192
n7620.out[0] (.names)                                            0.261    21.453
n7621.in[0] (.names)                                             1.014    22.467
n7621.out[0] (.names)                                            0.261    22.728
n7623.in[1] (.names)                                             1.014    23.742
n7623.out[0] (.names)                                            0.261    24.003
n7624.in[0] (.names)                                             1.014    25.016
n7624.out[0] (.names)                                            0.261    25.277
n7625.in[0] (.names)                                             1.014    26.291
n7625.out[0] (.names)                                            0.261    26.552
n7626.in[0] (.names)                                             1.014    27.566
n7626.out[0] (.names)                                            0.261    27.827
n7628.in[0] (.names)                                             1.014    28.841
n7628.out[0] (.names)                                            0.261    29.102
n6729.in[1] (.names)                                             1.014    30.116
n6729.out[0] (.names)                                            0.261    30.377
n7627.in[0] (.names)                                             1.014    31.390
n7627.out[0] (.names)                                            0.261    31.651
n7629.in[1] (.names)                                             1.014    32.665
n7629.out[0] (.names)                                            0.261    32.926
n7630.in[0] (.names)                                             1.014    33.940
n7630.out[0] (.names)                                            0.261    34.201
n6581.in[0] (.names)                                             1.014    35.215
n6581.out[0] (.names)                                            0.261    35.476
n6582.in[1] (.names)                                             1.014    36.490
n6582.out[0] (.names)                                            0.261    36.751
n6583.in[0] (.names)                                             1.014    37.765
n6583.out[0] (.names)                                            0.261    38.026
n6584.in[0] (.names)                                             1.014    39.039
n6584.out[0] (.names)                                            0.261    39.300
n6591.in[1] (.names)                                             1.014    40.314
n6591.out[0] (.names)                                            0.261    40.575
n6588.in[0] (.names)                                             1.014    41.589
n6588.out[0] (.names)                                            0.261    41.850
n6589.in[1] (.names)                                             1.014    42.864
n6589.out[0] (.names)                                            0.261    43.125
n6590.in[1] (.names)                                             1.014    44.139
n6590.out[0] (.names)                                            0.261    44.400
n6594.in[1] (.names)                                             1.014    45.413
n6594.out[0] (.names)                                            0.261    45.674
n6595.in[1] (.names)                                             1.014    46.688
n6595.out[0] (.names)                                            0.261    46.949
n6596.in[0] (.names)                                             1.014    47.963
n6596.out[0] (.names)                                            0.261    48.224
n6598.in[0] (.names)                                             1.014    49.238
n6598.out[0] (.names)                                            0.261    49.499
n6529.in[0] (.names)                                             1.014    50.513
n6529.out[0] (.names)                                            0.261    50.774
n6530.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6530.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n6516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7426.in[2] (.names)                                             1.014     5.894
n7426.out[0] (.names)                                            0.261     6.155
n7422.in[0] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7427.in[0] (.names)                                             1.014     8.444
n7427.out[0] (.names)                                            0.261     8.705
n7421.in[1] (.names)                                             1.014     9.719
n7421.out[0] (.names)                                            0.261     9.980
n7349.in[0] (.names)                                             1.014    10.993
n7349.out[0] (.names)                                            0.261    11.254
n7351.in[0] (.names)                                             1.014    12.268
n7351.out[0] (.names)                                            0.261    12.529
n7396.in[3] (.names)                                             1.014    13.543
n7396.out[0] (.names)                                            0.261    13.804
n7423.in[3] (.names)                                             1.014    14.818
n7423.out[0] (.names)                                            0.261    15.079
n7394.in[1] (.names)                                             1.014    16.093
n7394.out[0] (.names)                                            0.261    16.354
n7778.in[0] (.names)                                             1.014    17.367
n7778.out[0] (.names)                                            0.261    17.628
n7755.in[1] (.names)                                             1.014    18.642
n7755.out[0] (.names)                                            0.261    18.903
n7779.in[0] (.names)                                             1.014    19.917
n7779.out[0] (.names)                                            0.261    20.178
n7645.in[0] (.names)                                             1.014    21.192
n7645.out[0] (.names)                                            0.261    21.453
n7646.in[0] (.names)                                             1.014    22.467
n7646.out[0] (.names)                                            0.261    22.728
n7653.in[2] (.names)                                             1.014    23.742
n7653.out[0] (.names)                                            0.261    24.003
n7643.in[0] (.names)                                             1.014    25.016
n7643.out[0] (.names)                                            0.261    25.277
n7654.in[2] (.names)                                             1.014    26.291
n7654.out[0] (.names)                                            0.261    26.552
n7656.in[2] (.names)                                             1.014    27.566
n7656.out[0] (.names)                                            0.261    27.827
n7657.in[1] (.names)                                             1.014    28.841
n7657.out[0] (.names)                                            0.261    29.102
n7662.in[1] (.names)                                             1.014    30.116
n7662.out[0] (.names)                                            0.261    30.377
n7659.in[1] (.names)                                             1.014    31.390
n7659.out[0] (.names)                                            0.261    31.651
n7660.in[1] (.names)                                             1.014    32.665
n7660.out[0] (.names)                                            0.261    32.926
n7664.in[1] (.names)                                             1.014    33.940
n7664.out[0] (.names)                                            0.261    34.201
n7668.in[1] (.names)                                             1.014    35.215
n7668.out[0] (.names)                                            0.261    35.476
n7672.in[0] (.names)                                             1.014    36.490
n7672.out[0] (.names)                                            0.261    36.751
n7640.in[0] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7200.in[0] (.names)                                             1.014    39.039
n7200.out[0] (.names)                                            0.261    39.300
n7197.in[2] (.names)                                             1.014    40.314
n7197.out[0] (.names)                                            0.261    40.575
n6521.in[0] (.names)                                             1.014    41.589
n6521.out[0] (.names)                                            0.261    41.850
n7201.in[0] (.names)                                             1.014    42.864
n7201.out[0] (.names)                                            0.261    43.125
n7202.in[2] (.names)                                             1.014    44.139
n7202.out[0] (.names)                                            0.261    44.400
n7203.in[1] (.names)                                             1.014    45.413
n7203.out[0] (.names)                                            0.261    45.674
n7204.in[1] (.names)                                             1.014    46.688
n7204.out[0] (.names)                                            0.261    46.949
n5616.in[0] (.names)                                             1.014    47.963
n5616.out[0] (.names)                                            0.261    48.224
n7205.in[0] (.names)                                             1.014    49.238
n7205.out[0] (.names)                                            0.261    49.499
n6515.in[0] (.names)                                             1.014    50.513
n6515.out[0] (.names)                                            0.261    50.774
n6516.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6516.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n7198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7426.in[2] (.names)                                             1.014     5.894
n7426.out[0] (.names)                                            0.261     6.155
n7422.in[0] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7427.in[0] (.names)                                             1.014     8.444
n7427.out[0] (.names)                                            0.261     8.705
n7421.in[1] (.names)                                             1.014     9.719
n7421.out[0] (.names)                                            0.261     9.980
n7349.in[0] (.names)                                             1.014    10.993
n7349.out[0] (.names)                                            0.261    11.254
n7351.in[0] (.names)                                             1.014    12.268
n7351.out[0] (.names)                                            0.261    12.529
n7396.in[3] (.names)                                             1.014    13.543
n7396.out[0] (.names)                                            0.261    13.804
n7423.in[3] (.names)                                             1.014    14.818
n7423.out[0] (.names)                                            0.261    15.079
n7394.in[1] (.names)                                             1.014    16.093
n7394.out[0] (.names)                                            0.261    16.354
n7778.in[0] (.names)                                             1.014    17.367
n7778.out[0] (.names)                                            0.261    17.628
n7755.in[1] (.names)                                             1.014    18.642
n7755.out[0] (.names)                                            0.261    18.903
n7779.in[0] (.names)                                             1.014    19.917
n7779.out[0] (.names)                                            0.261    20.178
n7645.in[0] (.names)                                             1.014    21.192
n7645.out[0] (.names)                                            0.261    21.453
n7646.in[0] (.names)                                             1.014    22.467
n7646.out[0] (.names)                                            0.261    22.728
n7653.in[2] (.names)                                             1.014    23.742
n7653.out[0] (.names)                                            0.261    24.003
n7643.in[0] (.names)                                             1.014    25.016
n7643.out[0] (.names)                                            0.261    25.277
n7654.in[2] (.names)                                             1.014    26.291
n7654.out[0] (.names)                                            0.261    26.552
n7656.in[2] (.names)                                             1.014    27.566
n7656.out[0] (.names)                                            0.261    27.827
n7657.in[1] (.names)                                             1.014    28.841
n7657.out[0] (.names)                                            0.261    29.102
n7662.in[1] (.names)                                             1.014    30.116
n7662.out[0] (.names)                                            0.261    30.377
n7659.in[1] (.names)                                             1.014    31.390
n7659.out[0] (.names)                                            0.261    31.651
n7660.in[1] (.names)                                             1.014    32.665
n7660.out[0] (.names)                                            0.261    32.926
n7664.in[1] (.names)                                             1.014    33.940
n7664.out[0] (.names)                                            0.261    34.201
n7668.in[1] (.names)                                             1.014    35.215
n7668.out[0] (.names)                                            0.261    35.476
n7672.in[0] (.names)                                             1.014    36.490
n7672.out[0] (.names)                                            0.261    36.751
n7640.in[0] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7200.in[0] (.names)                                             1.014    39.039
n7200.out[0] (.names)                                            0.261    39.300
n7197.in[2] (.names)                                             1.014    40.314
n7197.out[0] (.names)                                            0.261    40.575
n6521.in[0] (.names)                                             1.014    41.589
n6521.out[0] (.names)                                            0.261    41.850
n7201.in[0] (.names)                                             1.014    42.864
n7201.out[0] (.names)                                            0.261    43.125
n7202.in[2] (.names)                                             1.014    44.139
n7202.out[0] (.names)                                            0.261    44.400
n7203.in[1] (.names)                                             1.014    45.413
n7203.out[0] (.names)                                            0.261    45.674
n7204.in[1] (.names)                                             1.014    46.688
n7204.out[0] (.names)                                            0.261    46.949
n5616.in[0] (.names)                                             1.014    47.963
n5616.out[0] (.names)                                            0.261    48.224
n7205.in[0] (.names)                                             1.014    49.238
n7205.out[0] (.names)                                            0.261    49.499
n6515.in[0] (.names)                                             1.014    50.513
n6515.out[0] (.names)                                            0.261    50.774
n7198.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7198.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n7712.Q[0] (.latch clocked by pclk)
Endpoint  : n7208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7712.clk[0] (.latch)                                            1.014     1.014
n7712.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7713.in[0] (.names)                                             1.014     2.070
n7713.out[0] (.names)                                            0.261     2.331
n7714.in[1] (.names)                                             1.014     3.344
n7714.out[0] (.names)                                            0.261     3.605
n7715.in[0] (.names)                                             1.014     4.619
n7715.out[0] (.names)                                            0.261     4.880
n7649.in[0] (.names)                                             1.014     5.894
n7649.out[0] (.names)                                            0.261     6.155
n7742.in[1] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7743.in[0] (.names)                                             1.014     8.444
n7743.out[0] (.names)                                            0.261     8.705
n7759.in[2] (.names)                                             1.014     9.719
n7759.out[0] (.names)                                            0.261     9.980
n7761.in[0] (.names)                                             1.014    10.993
n7761.out[0] (.names)                                            0.261    11.254
n7762.in[0] (.names)                                             1.014    12.268
n7762.out[0] (.names)                                            0.261    12.529
n7737.in[0] (.names)                                             1.014    13.543
n7737.out[0] (.names)                                            0.261    13.804
n7735.in[2] (.names)                                             1.014    14.818
n7735.out[0] (.names)                                            0.261    15.079
n7734.in[1] (.names)                                             1.014    16.093
n7734.out[0] (.names)                                            0.261    16.354
n7736.in[0] (.names)                                             1.014    17.367
n7736.out[0] (.names)                                            0.261    17.628
n7740.in[2] (.names)                                             1.014    18.642
n7740.out[0] (.names)                                            0.261    18.903
n7741.in[0] (.names)                                             1.014    19.917
n7741.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n7749.in[0] (.names)                                             1.014    22.467
n7749.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7751.in[0] (.names)                                             1.014    25.016
n7751.out[0] (.names)                                            0.261    25.277
n7752.in[0] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7756.in[1] (.names)                                             1.014    27.566
n7756.out[0] (.names)                                            0.261    27.827
n7760.in[1] (.names)                                             1.014    28.841
n7760.out[0] (.names)                                            0.261    29.102
n7167.in[0] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n7168.in[0] (.names)                                             1.014    31.390
n7168.out[0] (.names)                                            0.261    31.651
n7170.in[0] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7145.in[0] (.names)                                             1.014    33.940
n7145.out[0] (.names)                                            0.261    34.201
n7173.in[0] (.names)                                             1.014    35.215
n7173.out[0] (.names)                                            0.261    35.476
n7141.in[0] (.names)                                             1.014    36.490
n7141.out[0] (.names)                                            0.261    36.751
n7146.in[0] (.names)                                             1.014    37.765
n7146.out[0] (.names)                                            0.261    38.026
n7147.in[3] (.names)                                             1.014    39.039
n7147.out[0] (.names)                                            0.261    39.300
n7148.in[0] (.names)                                             1.014    40.314
n7148.out[0] (.names)                                            0.261    40.575
n7122.in[0] (.names)                                             1.014    41.589
n7122.out[0] (.names)                                            0.261    41.850
n7123.in[0] (.names)                                             1.014    42.864
n7123.out[0] (.names)                                            0.261    43.125
n5566.in[1] (.names)                                             1.014    44.139
n5566.out[0] (.names)                                            0.261    44.400
n7137.in[1] (.names)                                             1.014    45.413
n7137.out[0] (.names)                                            0.261    45.674
n7138.in[1] (.names)                                             1.014    46.688
n7138.out[0] (.names)                                            0.261    46.949
n7139.in[0] (.names)                                             1.014    47.963
n7139.out[0] (.names)                                            0.261    48.224
n6723.in[0] (.names)                                             1.014    49.238
n6723.out[0] (.names)                                            0.261    49.499
n7140.in[0] (.names)                                             1.014    50.513
n7140.out[0] (.names)                                            0.261    50.774
n7208.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7208.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n8295.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n8429.in[3] (.names)                                             1.014    13.543
n8429.out[0] (.names)                                            0.261    13.804
n8431.in[2] (.names)                                             1.014    14.818
n8431.out[0] (.names)                                            0.261    15.079
n8433.in[0] (.names)                                             1.014    16.093
n8433.out[0] (.names)                                            0.261    16.354
n8434.in[0] (.names)                                             1.014    17.367
n8434.out[0] (.names)                                            0.261    17.628
n8436.in[0] (.names)                                             1.014    18.642
n8436.out[0] (.names)                                            0.261    18.903
n8437.in[0] (.names)                                             1.014    19.917
n8437.out[0] (.names)                                            0.261    20.178
n8438.in[0] (.names)                                             1.014    21.192
n8438.out[0] (.names)                                            0.261    21.453
n8439.in[0] (.names)                                             1.014    22.467
n8439.out[0] (.names)                                            0.261    22.728
n8440.in[0] (.names)                                             1.014    23.742
n8440.out[0] (.names)                                            0.261    24.003
n8453.in[0] (.names)                                             1.014    25.016
n8453.out[0] (.names)                                            0.261    25.277
n8449.in[1] (.names)                                             1.014    26.291
n8449.out[0] (.names)                                            0.261    26.552
n8451.in[0] (.names)                                             1.014    27.566
n8451.out[0] (.names)                                            0.261    27.827
n8455.in[0] (.names)                                             1.014    28.841
n8455.out[0] (.names)                                            0.261    29.102
n8459.in[0] (.names)                                             1.014    30.116
n8459.out[0] (.names)                                            0.261    30.377
n8460.in[0] (.names)                                             1.014    31.390
n8460.out[0] (.names)                                            0.261    31.651
n8461.in[1] (.names)                                             1.014    32.665
n8461.out[0] (.names)                                            0.261    32.926
n8462.in[0] (.names)                                             1.014    33.940
n8462.out[0] (.names)                                            0.261    34.201
n8470.in[0] (.names)                                             1.014    35.215
n8470.out[0] (.names)                                            0.261    35.476
n8471.in[1] (.names)                                             1.014    36.490
n8471.out[0] (.names)                                            0.261    36.751
n8478.in[2] (.names)                                             1.014    37.765
n8478.out[0] (.names)                                            0.261    38.026
n8474.in[0] (.names)                                             1.014    39.039
n8474.out[0] (.names)                                            0.261    39.300
n8472.in[0] (.names)                                             1.014    40.314
n8472.out[0] (.names)                                            0.261    40.575
n8473.in[0] (.names)                                             1.014    41.589
n8473.out[0] (.names)                                            0.261    41.850
n8481.in[0] (.names)                                             1.014    42.864
n8481.out[0] (.names)                                            0.261    43.125
n8479.in[0] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8480.in[0] (.names)                                             1.014    45.413
n8480.out[0] (.names)                                            0.261    45.674
n8303.in[0] (.names)                                             1.014    46.688
n8303.out[0] (.names)                                            0.261    46.949
n8286.in[2] (.names)                                             1.014    47.963
n8286.out[0] (.names)                                            0.261    48.224
n8288.in[3] (.names)                                             1.014    49.238
n8288.out[0] (.names)                                            0.261    49.499
n8294.in[1] (.names)                                             1.014    50.513
n8294.out[0] (.names)                                            0.261    50.774
n8295.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8295.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n8666.Q[0] (.latch clocked by pclk)
Endpoint  : n8297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
n8666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8667.in[0] (.names)                                             1.014     2.070
n8667.out[0] (.names)                                            0.261     2.331
n8488.in[0] (.names)                                             1.014     3.344
n8488.out[0] (.names)                                            0.261     3.605
n8668.in[1] (.names)                                             1.014     4.619
n8668.out[0] (.names)                                            0.261     4.880
n8669.in[1] (.names)                                             1.014     5.894
n8669.out[0] (.names)                                            0.261     6.155
n8670.in[0] (.names)                                             1.014     7.169
n8670.out[0] (.names)                                            0.261     7.430
n8672.in[2] (.names)                                             1.014     8.444
n8672.out[0] (.names)                                            0.261     8.705
n8673.in[0] (.names)                                             1.014     9.719
n8673.out[0] (.names)                                            0.261     9.980
n8643.in[0] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8676.in[0] (.names)                                             1.014    12.268
n8676.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[2] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8553.in[1] (.names)                                             1.014    16.093
n8553.out[0] (.names)                                            0.261    16.354
n8564.in[2] (.names)                                             1.014    17.367
n8564.out[0] (.names)                                            0.261    17.628
n8565.in[2] (.names)                                             1.014    18.642
n8565.out[0] (.names)                                            0.261    18.903
n8566.in[0] (.names)                                             1.014    19.917
n8566.out[0] (.names)                                            0.261    20.178
n8527.in[0] (.names)                                             1.014    21.192
n8527.out[0] (.names)                                            0.261    21.453
n8567.in[0] (.names)                                             1.014    22.467
n8567.out[0] (.names)                                            0.261    22.728
n8571.in[1] (.names)                                             1.014    23.742
n8571.out[0] (.names)                                            0.261    24.003
n8572.in[1] (.names)                                             1.014    25.016
n8572.out[0] (.names)                                            0.261    25.277
n8573.in[0] (.names)                                             1.014    26.291
n8573.out[0] (.names)                                            0.261    26.552
n8574.in[0] (.names)                                             1.014    27.566
n8574.out[0] (.names)                                            0.261    27.827
n8589.in[0] (.names)                                             1.014    28.841
n8589.out[0] (.names)                                            0.261    29.102
n8590.in[2] (.names)                                             1.014    30.116
n8590.out[0] (.names)                                            0.261    30.377
n8495.in[2] (.names)                                             1.014    31.390
n8495.out[0] (.names)                                            0.261    31.651
n8591.in[0] (.names)                                             1.014    32.665
n8591.out[0] (.names)                                            0.261    32.926
n8592.in[0] (.names)                                             1.014    33.940
n8592.out[0] (.names)                                            0.261    34.201
n8587.in[1] (.names)                                             1.014    35.215
n8587.out[0] (.names)                                            0.261    35.476
n8581.in[1] (.names)                                             1.014    36.490
n8581.out[0] (.names)                                            0.261    36.751
n8583.in[0] (.names)                                             1.014    37.765
n8583.out[0] (.names)                                            0.261    38.026
n8585.in[0] (.names)                                             1.014    39.039
n8585.out[0] (.names)                                            0.261    39.300
n8586.in[0] (.names)                                             1.014    40.314
n8586.out[0] (.names)                                            0.261    40.575
n8596.in[0] (.names)                                             1.014    41.589
n8596.out[0] (.names)                                            0.261    41.850
n8601.in[3] (.names)                                             1.014    42.864
n8601.out[0] (.names)                                            0.261    43.125
n8598.in[0] (.names)                                             1.014    44.139
n8598.out[0] (.names)                                            0.261    44.400
n8597.in[0] (.names)                                             1.014    45.413
n8597.out[0] (.names)                                            0.261    45.674
n8599.in[0] (.names)                                             1.014    46.688
n8599.out[0] (.names)                                            0.261    46.949
n8602.in[1] (.names)                                             1.014    47.963
n8602.out[0] (.names)                                            0.261    48.224
n8301.in[1] (.names)                                             1.014    49.238
n8301.out[0] (.names)                                            0.261    49.499
n8296.in[0] (.names)                                             1.014    50.513
n8296.out[0] (.names)                                            0.261    50.774
n8297.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8297.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n8666.Q[0] (.latch clocked by pclk)
Endpoint  : n8299.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
n8666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8667.in[0] (.names)                                             1.014     2.070
n8667.out[0] (.names)                                            0.261     2.331
n8488.in[0] (.names)                                             1.014     3.344
n8488.out[0] (.names)                                            0.261     3.605
n8668.in[1] (.names)                                             1.014     4.619
n8668.out[0] (.names)                                            0.261     4.880
n8669.in[1] (.names)                                             1.014     5.894
n8669.out[0] (.names)                                            0.261     6.155
n8670.in[0] (.names)                                             1.014     7.169
n8670.out[0] (.names)                                            0.261     7.430
n8672.in[2] (.names)                                             1.014     8.444
n8672.out[0] (.names)                                            0.261     8.705
n8673.in[0] (.names)                                             1.014     9.719
n8673.out[0] (.names)                                            0.261     9.980
n8643.in[0] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8676.in[0] (.names)                                             1.014    12.268
n8676.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8406.in[0] (.names)                                             1.014    14.818
n8406.out[0] (.names)                                            0.261    15.079
n8620.in[0] (.names)                                             1.014    16.093
n8620.out[0] (.names)                                            0.261    16.354
n8642.in[0] (.names)                                             1.014    17.367
n8642.out[0] (.names)                                            0.261    17.628
n8644.in[0] (.names)                                             1.014    18.642
n8644.out[0] (.names)                                            0.261    18.903
n8646.in[0] (.names)                                             1.014    19.917
n8646.out[0] (.names)                                            0.261    20.178
n8576.in[1] (.names)                                             1.014    21.192
n8576.out[0] (.names)                                            0.261    21.453
n8622.in[1] (.names)                                             1.014    22.467
n8622.out[0] (.names)                                            0.261    22.728
n8623.in[1] (.names)                                             1.014    23.742
n8623.out[0] (.names)                                            0.261    24.003
n8624.in[0] (.names)                                             1.014    25.016
n8624.out[0] (.names)                                            0.261    25.277
n8625.in[2] (.names)                                             1.014    26.291
n8625.out[0] (.names)                                            0.261    26.552
n8626.in[0] (.names)                                             1.014    27.566
n8626.out[0] (.names)                                            0.261    27.827
n8627.in[0] (.names)                                             1.014    28.841
n8627.out[0] (.names)                                            0.261    29.102
n8631.in[2] (.names)                                             1.014    30.116
n8631.out[0] (.names)                                            0.261    30.377
n8647.in[1] (.names)                                             1.014    31.390
n8647.out[0] (.names)                                            0.261    31.651
n8649.in[1] (.names)                                             1.014    32.665
n8649.out[0] (.names)                                            0.261    32.926
n8652.in[3] (.names)                                             1.014    33.940
n8652.out[0] (.names)                                            0.261    34.201
n8653.in[0] (.names)                                             1.014    35.215
n8653.out[0] (.names)                                            0.261    35.476
n8654.in[0] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8656.in[2] (.names)                                             1.014    37.765
n8656.out[0] (.names)                                            0.261    38.026
n8657.in[0] (.names)                                             1.014    39.039
n8657.out[0] (.names)                                            0.261    39.300
n8658.in[0] (.names)                                             1.014    40.314
n8658.out[0] (.names)                                            0.261    40.575
n8316.in[0] (.names)                                             1.014    41.589
n8316.out[0] (.names)                                            0.261    41.850
n8659.in[0] (.names)                                             1.014    42.864
n8659.out[0] (.names)                                            0.261    43.125
n8660.in[0] (.names)                                             1.014    44.139
n8660.out[0] (.names)                                            0.261    44.400
n8661.in[0] (.names)                                             1.014    45.413
n8661.out[0] (.names)                                            0.261    45.674
n8662.in[1] (.names)                                             1.014    46.688
n8662.out[0] (.names)                                            0.261    46.949
n8663.in[1] (.names)                                             1.014    47.963
n8663.out[0] (.names)                                            0.261    48.224
n8664.in[0] (.names)                                             1.014    49.238
n8664.out[0] (.names)                                            0.261    49.499
n8298.in[0] (.names)                                             1.014    50.513
n8298.out[0] (.names)                                            0.261    50.774
n8299.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8299.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n8666.Q[0] (.latch clocked by pclk)
Endpoint  : n8666.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
n8666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8667.in[0] (.names)                                             1.014     2.070
n8667.out[0] (.names)                                            0.261     2.331
n8488.in[0] (.names)                                             1.014     3.344
n8488.out[0] (.names)                                            0.261     3.605
n8668.in[1] (.names)                                             1.014     4.619
n8668.out[0] (.names)                                            0.261     4.880
n8669.in[1] (.names)                                             1.014     5.894
n8669.out[0] (.names)                                            0.261     6.155
n8670.in[0] (.names)                                             1.014     7.169
n8670.out[0] (.names)                                            0.261     7.430
n8672.in[2] (.names)                                             1.014     8.444
n8672.out[0] (.names)                                            0.261     8.705
n8673.in[0] (.names)                                             1.014     9.719
n8673.out[0] (.names)                                            0.261     9.980
n8643.in[0] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8676.in[0] (.names)                                             1.014    12.268
n8676.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8406.in[0] (.names)                                             1.014    14.818
n8406.out[0] (.names)                                            0.261    15.079
n8620.in[0] (.names)                                             1.014    16.093
n8620.out[0] (.names)                                            0.261    16.354
n8642.in[0] (.names)                                             1.014    17.367
n8642.out[0] (.names)                                            0.261    17.628
n8644.in[0] (.names)                                             1.014    18.642
n8644.out[0] (.names)                                            0.261    18.903
n8646.in[0] (.names)                                             1.014    19.917
n8646.out[0] (.names)                                            0.261    20.178
n8576.in[1] (.names)                                             1.014    21.192
n8576.out[0] (.names)                                            0.261    21.453
n8622.in[1] (.names)                                             1.014    22.467
n8622.out[0] (.names)                                            0.261    22.728
n8623.in[1] (.names)                                             1.014    23.742
n8623.out[0] (.names)                                            0.261    24.003
n8624.in[0] (.names)                                             1.014    25.016
n8624.out[0] (.names)                                            0.261    25.277
n8625.in[2] (.names)                                             1.014    26.291
n8625.out[0] (.names)                                            0.261    26.552
n8626.in[0] (.names)                                             1.014    27.566
n8626.out[0] (.names)                                            0.261    27.827
n8627.in[0] (.names)                                             1.014    28.841
n8627.out[0] (.names)                                            0.261    29.102
n8631.in[2] (.names)                                             1.014    30.116
n8631.out[0] (.names)                                            0.261    30.377
n8647.in[1] (.names)                                             1.014    31.390
n8647.out[0] (.names)                                            0.261    31.651
n8649.in[1] (.names)                                             1.014    32.665
n8649.out[0] (.names)                                            0.261    32.926
n8652.in[3] (.names)                                             1.014    33.940
n8652.out[0] (.names)                                            0.261    34.201
n8653.in[0] (.names)                                             1.014    35.215
n8653.out[0] (.names)                                            0.261    35.476
n8654.in[0] (.names)                                             1.014    36.490
n8654.out[0] (.names)                                            0.261    36.751
n8656.in[2] (.names)                                             1.014    37.765
n8656.out[0] (.names)                                            0.261    38.026
n8657.in[0] (.names)                                             1.014    39.039
n8657.out[0] (.names)                                            0.261    39.300
n8658.in[0] (.names)                                             1.014    40.314
n8658.out[0] (.names)                                            0.261    40.575
n8316.in[0] (.names)                                             1.014    41.589
n8316.out[0] (.names)                                            0.261    41.850
n8659.in[0] (.names)                                             1.014    42.864
n8659.out[0] (.names)                                            0.261    43.125
n8660.in[0] (.names)                                             1.014    44.139
n8660.out[0] (.names)                                            0.261    44.400
n8661.in[0] (.names)                                             1.014    45.413
n8661.out[0] (.names)                                            0.261    45.674
n8662.in[1] (.names)                                             1.014    46.688
n8662.out[0] (.names)                                            0.261    46.949
n8663.in[1] (.names)                                             1.014    47.963
n8663.out[0] (.names)                                            0.261    48.224
n8664.in[0] (.names)                                             1.014    49.238
n8664.out[0] (.names)                                            0.261    49.499
n8665.in[0] (.names)                                             1.014    50.513
n8665.out[0] (.names)                                            0.261    50.774
n8666.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n3053.Q[0] (.latch clocked by pclk)
Endpoint  : n1817.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3053.clk[0] (.latch)                                            1.014     1.014
n3053.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3054.in[0] (.names)                                             1.014     2.070
n3054.out[0] (.names)                                            0.261     2.331
n3029.in[0] (.names)                                             1.014     3.344
n3029.out[0] (.names)                                            0.261     3.605
n3030.in[0] (.names)                                             1.014     4.619
n3030.out[0] (.names)                                            0.261     4.880
n3031.in[0] (.names)                                             1.014     5.894
n3031.out[0] (.names)                                            0.261     6.155
n3032.in[0] (.names)                                             1.014     7.169
n3032.out[0] (.names)                                            0.261     7.430
n3033.in[1] (.names)                                             1.014     8.444
n3033.out[0] (.names)                                            0.261     8.705
n3035.in[1] (.names)                                             1.014     9.719
n3035.out[0] (.names)                                            0.261     9.980
n3036.in[0] (.names)                                             1.014    10.993
n3036.out[0] (.names)                                            0.261    11.254
n3058.in[1] (.names)                                             1.014    12.268
n3058.out[0] (.names)                                            0.261    12.529
n3109.in[2] (.names)                                             1.014    13.543
n3109.out[0] (.names)                                            0.261    13.804
n3110.in[0] (.names)                                             1.014    14.818
n3110.out[0] (.names)                                            0.261    15.079
n3106.in[0] (.names)                                             1.014    16.093
n3106.out[0] (.names)                                            0.261    16.354
n3107.in[2] (.names)                                             1.014    17.367
n3107.out[0] (.names)                                            0.261    17.628
n3108.in[1] (.names)                                             1.014    18.642
n3108.out[0] (.names)                                            0.261    18.903
n3113.in[0] (.names)                                             1.014    19.917
n3113.out[0] (.names)                                            0.261    20.178
n3073.in[0] (.names)                                             1.014    21.192
n3073.out[0] (.names)                                            0.261    21.453
n3065.in[0] (.names)                                             1.014    22.467
n3065.out[0] (.names)                                            0.261    22.728
n3066.in[2] (.names)                                             1.014    23.742
n3066.out[0] (.names)                                            0.261    24.003
n3068.in[0] (.names)                                             1.014    25.016
n3068.out[0] (.names)                                            0.261    25.277
n3069.in[0] (.names)                                             1.014    26.291
n3069.out[0] (.names)                                            0.261    26.552
n3071.in[0] (.names)                                             1.014    27.566
n3071.out[0] (.names)                                            0.261    27.827
n3072.in[0] (.names)                                             1.014    28.841
n3072.out[0] (.names)                                            0.261    29.102
n3074.in[1] (.names)                                             1.014    30.116
n3074.out[0] (.names)                                            0.261    30.377
n3075.in[0] (.names)                                             1.014    31.390
n3075.out[0] (.names)                                            0.261    31.651
n3076.in[1] (.names)                                             1.014    32.665
n3076.out[0] (.names)                                            0.261    32.926
n3077.in[0] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n3078.in[3] (.names)                                             1.014    35.215
n3078.out[0] (.names)                                            0.261    35.476
n3084.in[0] (.names)                                             1.014    36.490
n3084.out[0] (.names)                                            0.261    36.751
n3082.in[0] (.names)                                             1.014    37.765
n3082.out[0] (.names)                                            0.261    38.026
n3083.in[0] (.names)                                             1.014    39.039
n3083.out[0] (.names)                                            0.261    39.300
n3086.in[1] (.names)                                             1.014    40.314
n3086.out[0] (.names)                                            0.261    40.575
n3087.in[0] (.names)                                             1.014    41.589
n3087.out[0] (.names)                                            0.261    41.850
n3079.in[1] (.names)                                             1.014    42.864
n3079.out[0] (.names)                                            0.261    43.125
n3062.in[0] (.names)                                             1.014    44.139
n3062.out[0] (.names)                                            0.261    44.400
n3090.in[2] (.names)                                             1.014    45.413
n3090.out[0] (.names)                                            0.261    45.674
n3096.in[0] (.names)                                             1.014    46.688
n3096.out[0] (.names)                                            0.261    46.949
n3102.in[0] (.names)                                             1.014    47.963
n3102.out[0] (.names)                                            0.261    48.224
n2614.in[0] (.names)                                             1.014    49.238
n2614.out[0] (.names)                                            0.261    49.499
n1816.in[0] (.names)                                             1.014    50.513
n1816.out[0] (.names)                                            0.261    50.774
n1817.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1817.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n8803.Q[0] (.latch clocked by pclk)
Endpoint  : n7875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8803.clk[0] (.latch)                                            1.014     1.014
n8803.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8804.in[0] (.names)                                             1.014     2.070
n8804.out[0] (.names)                                            0.261     2.331
n8779.in[0] (.names)                                             1.014     3.344
n8779.out[0] (.names)                                            0.261     3.605
n8780.in[0] (.names)                                             1.014     4.619
n8780.out[0] (.names)                                            0.261     4.880
n8888.in[1] (.names)                                             1.014     5.894
n8888.out[0] (.names)                                            0.261     6.155
n8883.in[0] (.names)                                             1.014     7.169
n8883.out[0] (.names)                                            0.261     7.430
n8885.in[0] (.names)                                             1.014     8.444
n8885.out[0] (.names)                                            0.261     8.705
n8890.in[0] (.names)                                             1.014     9.719
n8890.out[0] (.names)                                            0.261     9.980
n8819.in[0] (.names)                                             1.014    10.993
n8819.out[0] (.names)                                            0.261    11.254
n8807.in[0] (.names)                                             1.014    12.268
n8807.out[0] (.names)                                            0.261    12.529
n8808.in[1] (.names)                                             1.014    13.543
n8808.out[0] (.names)                                            0.261    13.804
n8809.in[0] (.names)                                             1.014    14.818
n8809.out[0] (.names)                                            0.261    15.079
n8810.in[0] (.names)                                             1.014    16.093
n8810.out[0] (.names)                                            0.261    16.354
n8811.in[0] (.names)                                             1.014    17.367
n8811.out[0] (.names)                                            0.261    17.628
n8820.in[2] (.names)                                             1.014    18.642
n8820.out[0] (.names)                                            0.261    18.903
n8822.in[1] (.names)                                             1.014    19.917
n8822.out[0] (.names)                                            0.261    20.178
n8823.in[3] (.names)                                             1.014    21.192
n8823.out[0] (.names)                                            0.261    21.453
n8824.in[2] (.names)                                             1.014    22.467
n8824.out[0] (.names)                                            0.261    22.728
n8825.in[0] (.names)                                             1.014    23.742
n8825.out[0] (.names)                                            0.261    24.003
n8827.in[1] (.names)                                             1.014    25.016
n8827.out[0] (.names)                                            0.261    25.277
n8871.in[0] (.names)                                             1.014    26.291
n8871.out[0] (.names)                                            0.261    26.552
n8872.in[1] (.names)                                             1.014    27.566
n8872.out[0] (.names)                                            0.261    27.827
n8875.in[0] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8902.in[2] (.names)                                             1.014    30.116
n8902.out[0] (.names)                                            0.261    30.377
n8828.in[0] (.names)                                             1.014    31.390
n8828.out[0] (.names)                                            0.261    31.651
n8039.in[0] (.names)                                             1.014    32.665
n8039.out[0] (.names)                                            0.261    32.926
n8040.in[1] (.names)                                             1.014    33.940
n8040.out[0] (.names)                                            0.261    34.201
n8043.in[0] (.names)                                             1.014    35.215
n8043.out[0] (.names)                                            0.261    35.476
n8046.in[1] (.names)                                             1.014    36.490
n8046.out[0] (.names)                                            0.261    36.751
n8047.in[0] (.names)                                             1.014    37.765
n8047.out[0] (.names)                                            0.261    38.026
n8048.in[0] (.names)                                             1.014    39.039
n8048.out[0] (.names)                                            0.261    39.300
n8033.in[0] (.names)                                             1.014    40.314
n8033.out[0] (.names)                                            0.261    40.575
n8068.in[2] (.names)                                             1.014    41.589
n8068.out[0] (.names)                                            0.261    41.850
n8069.in[1] (.names)                                             1.014    42.864
n8069.out[0] (.names)                                            0.261    43.125
n7780.in[0] (.names)                                             1.014    44.139
n7780.out[0] (.names)                                            0.261    44.400
n8070.in[0] (.names)                                             1.014    45.413
n8070.out[0] (.names)                                            0.261    45.674
n8060.in[1] (.names)                                             1.014    46.688
n8060.out[0] (.names)                                            0.261    46.949
n8057.in[1] (.names)                                             1.014    47.963
n8057.out[0] (.names)                                            0.261    48.224
n8058.in[0] (.names)                                             1.014    49.238
n8058.out[0] (.names)                                            0.261    49.499
n7874.in[0] (.names)                                             1.014    50.513
n7874.out[0] (.names)                                            0.261    50.774
n7875.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7875.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n654.Q[0] (.latch clocked by pclk)
Endpoint  : n378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n654.clk[0] (.latch)                                             1.014     1.014
n654.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n521.in[0] (.names)                                              1.014     2.070
n521.out[0] (.names)                                             0.261     2.331
n583.in[1] (.names)                                              1.014     3.344
n583.out[0] (.names)                                             0.261     3.605
n584.in[1] (.names)                                              1.014     4.619
n584.out[0] (.names)                                             0.261     4.880
n585.in[0] (.names)                                              1.014     5.894
n585.out[0] (.names)                                             0.261     6.155
n587.in[0] (.names)                                              1.014     7.169
n587.out[0] (.names)                                             0.261     7.430
n588.in[2] (.names)                                              1.014     8.444
n588.out[0] (.names)                                             0.261     8.705
n589.in[0] (.names)                                              1.014     9.719
n589.out[0] (.names)                                             0.261     9.980
n590.in[0] (.names)                                              1.014    10.993
n590.out[0] (.names)                                             0.261    11.254
n592.in[0] (.names)                                              1.014    12.268
n592.out[0] (.names)                                             0.261    12.529
n593.in[1] (.names)                                              1.014    13.543
n593.out[0] (.names)                                             0.261    13.804
n596.in[0] (.names)                                              1.014    14.818
n596.out[0] (.names)                                             0.261    15.079
n540.in[0] (.names)                                              1.014    16.093
n540.out[0] (.names)                                             0.261    16.354
n541.in[2] (.names)                                              1.014    17.367
n541.out[0] (.names)                                             0.261    17.628
n546.in[1] (.names)                                              1.014    18.642
n546.out[0] (.names)                                             0.261    18.903
n547.in[0] (.names)                                              1.014    19.917
n547.out[0] (.names)                                             0.261    20.178
n548.in[0] (.names)                                              1.014    21.192
n548.out[0] (.names)                                             0.261    21.453
n523.in[0] (.names)                                              1.014    22.467
n523.out[0] (.names)                                             0.261    22.728
n524.in[1] (.names)                                              1.014    23.742
n524.out[0] (.names)                                             0.261    24.003
n916.in[0] (.names)                                              1.014    25.016
n916.out[0] (.names)                                             0.261    25.277
n973.in[0] (.names)                                              1.014    26.291
n973.out[0] (.names)                                             0.261    26.552
n949.in[0] (.names)                                              1.014    27.566
n949.out[0] (.names)                                             0.261    27.827
n983.in[2] (.names)                                              1.014    28.841
n983.out[0] (.names)                                             0.261    29.102
n984.in[0] (.names)                                              1.014    30.116
n984.out[0] (.names)                                             0.261    30.377
n985.in[0] (.names)                                              1.014    31.390
n985.out[0] (.names)                                             0.261    31.651
n988.in[1] (.names)                                              1.014    32.665
n988.out[0] (.names)                                             0.261    32.926
n967.in[1] (.names)                                              1.014    33.940
n967.out[0] (.names)                                             0.261    34.201
n991.in[1] (.names)                                              1.014    35.215
n991.out[0] (.names)                                             0.261    35.476
n992.in[0] (.names)                                              1.014    36.490
n992.out[0] (.names)                                             0.261    36.751
n994.in[1] (.names)                                              1.014    37.765
n994.out[0] (.names)                                             0.261    38.026
n995.in[0] (.names)                                              1.014    39.039
n995.out[0] (.names)                                             0.261    39.300
n996.in[0] (.names)                                              1.014    40.314
n996.out[0] (.names)                                             0.261    40.575
n997.in[1] (.names)                                              1.014    41.589
n997.out[0] (.names)                                             0.261    41.850
n998.in[0] (.names)                                              1.014    42.864
n998.out[0] (.names)                                             0.261    43.125
n999.in[2] (.names)                                              1.014    44.139
n999.out[0] (.names)                                             0.261    44.400
n452.in[1] (.names)                                              1.014    45.413
n452.out[0] (.names)                                             0.261    45.674
n1001.in[3] (.names)                                             1.014    46.688
n1001.out[0] (.names)                                            0.261    46.949
n1003.in[2] (.names)                                             1.014    47.963
n1003.out[0] (.names)                                            0.261    48.224
n481.in[1] (.names)                                              1.014    49.238
n481.out[0] (.names)                                             0.261    49.499
n377.in[0] (.names)                                              1.014    50.513
n377.out[0] (.names)                                             0.261    50.774
n378.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n378.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n821.Q[0] (.latch clocked by pclk)
Endpoint  : n525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n821.clk[0] (.latch)                                             1.014     1.014
n821.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3624.in[0] (.names)                                             1.014     2.070
n3624.out[0] (.names)                                            0.261     2.331
n3630.in[0] (.names)                                             1.014     3.344
n3630.out[0] (.names)                                            0.261     3.605
n3551.in[0] (.names)                                             1.014     4.619
n3551.out[0] (.names)                                            0.261     4.880
n3620.in[2] (.names)                                             1.014     5.894
n3620.out[0] (.names)                                            0.261     6.155
n3621.in[1] (.names)                                             1.014     7.169
n3621.out[0] (.names)                                            0.261     7.430
n3543.in[0] (.names)                                             1.014     8.444
n3543.out[0] (.names)                                            0.261     8.705
n3544.in[2] (.names)                                             1.014     9.719
n3544.out[0] (.names)                                            0.261     9.980
n3546.in[0] (.names)                                             1.014    10.993
n3546.out[0] (.names)                                            0.261    11.254
n3548.in[0] (.names)                                             1.014    12.268
n3548.out[0] (.names)                                            0.261    12.529
n3550.in[2] (.names)                                             1.014    13.543
n3550.out[0] (.names)                                            0.261    13.804
n3553.in[2] (.names)                                             1.014    14.818
n3553.out[0] (.names)                                            0.261    15.079
n3555.in[2] (.names)                                             1.014    16.093
n3555.out[0] (.names)                                            0.261    16.354
n3556.in[0] (.names)                                             1.014    17.367
n3556.out[0] (.names)                                            0.261    17.628
n3557.in[1] (.names)                                             1.014    18.642
n3557.out[0] (.names)                                            0.261    18.903
n3558.in[0] (.names)                                             1.014    19.917
n3558.out[0] (.names)                                            0.261    20.178
n3559.in[0] (.names)                                             1.014    21.192
n3559.out[0] (.names)                                            0.261    21.453
n3561.in[0] (.names)                                             1.014    22.467
n3561.out[0] (.names)                                            0.261    22.728
n3563.in[0] (.names)                                             1.014    23.742
n3563.out[0] (.names)                                            0.261    24.003
n3564.in[0] (.names)                                             1.014    25.016
n3564.out[0] (.names)                                            0.261    25.277
n3568.in[2] (.names)                                             1.014    26.291
n3568.out[0] (.names)                                            0.261    26.552
n3569.in[2] (.names)                                             1.014    27.566
n3569.out[0] (.names)                                            0.261    27.827
n3570.in[0] (.names)                                             1.014    28.841
n3570.out[0] (.names)                                            0.261    29.102
n3571.in[0] (.names)                                             1.014    30.116
n3571.out[0] (.names)                                            0.261    30.377
n3572.in[3] (.names)                                             1.014    31.390
n3572.out[0] (.names)                                            0.261    31.651
n4124.in[1] (.names)                                             1.014    32.665
n4124.out[0] (.names)                                            0.261    32.926
n4126.in[2] (.names)                                             1.014    33.940
n4126.out[0] (.names)                                            0.261    34.201
n4128.in[1] (.names)                                             1.014    35.215
n4128.out[0] (.names)                                            0.261    35.476
n4129.in[0] (.names)                                             1.014    36.490
n4129.out[0] (.names)                                            0.261    36.751
n4130.in[0] (.names)                                             1.014    37.765
n4130.out[0] (.names)                                            0.261    38.026
n4132.in[0] (.names)                                             1.014    39.039
n4132.out[0] (.names)                                            0.261    39.300
n4134.in[1] (.names)                                             1.014    40.314
n4134.out[0] (.names)                                            0.261    40.575
n4088.in[0] (.names)                                             1.014    41.589
n4088.out[0] (.names)                                            0.261    41.850
n4089.in[0] (.names)                                             1.014    42.864
n4089.out[0] (.names)                                            0.261    43.125
n4090.in[1] (.names)                                             1.014    44.139
n4090.out[0] (.names)                                            0.261    44.400
n4091.in[0] (.names)                                             1.014    45.413
n4091.out[0] (.names)                                            0.261    45.674
n4102.in[1] (.names)                                             1.014    46.688
n4102.out[0] (.names)                                            0.261    46.949
n1781.in[0] (.names)                                             1.014    47.963
n1781.out[0] (.names)                                            0.261    48.224
n4104.in[2] (.names)                                             1.014    49.238
n4104.out[0] (.names)                                            0.261    49.499
n1719.in[1] (.names)                                             1.014    50.513
n1719.out[0] (.names)                                            0.261    50.774
n525.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n525.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n2730.Q[0] (.latch clocked by pclk)
Endpoint  : n2895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2730.clk[0] (.latch)                                            1.014     1.014
n2730.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2731.in[0] (.names)                                             1.014     2.070
n2731.out[0] (.names)                                            0.261     2.331
n2733.in[0] (.names)                                             1.014     3.344
n2733.out[0] (.names)                                            0.261     3.605
n2655.in[0] (.names)                                             1.014     4.619
n2655.out[0] (.names)                                            0.261     4.880
n2658.in[1] (.names)                                             1.014     5.894
n2658.out[0] (.names)                                            0.261     6.155
n2659.in[0] (.names)                                             1.014     7.169
n2659.out[0] (.names)                                            0.261     7.430
n2661.in[0] (.names)                                             1.014     8.444
n2661.out[0] (.names)                                            0.261     8.705
n2662.in[0] (.names)                                             1.014     9.719
n2662.out[0] (.names)                                            0.261     9.980
n2728.in[1] (.names)                                             1.014    10.993
n2728.out[0] (.names)                                            0.261    11.254
n2729.in[0] (.names)                                             1.014    12.268
n2729.out[0] (.names)                                            0.261    12.529
n2689.in[0] (.names)                                             1.014    13.543
n2689.out[0] (.names)                                            0.261    13.804
n2666.in[0] (.names)                                             1.014    14.818
n2666.out[0] (.names)                                            0.261    15.079
n2744.in[0] (.names)                                             1.014    16.093
n2744.out[0] (.names)                                            0.261    16.354
n2747.in[0] (.names)                                             1.014    17.367
n2747.out[0] (.names)                                            0.261    17.628
n2748.in[0] (.names)                                             1.014    18.642
n2748.out[0] (.names)                                            0.261    18.903
n2749.in[0] (.names)                                             1.014    19.917
n2749.out[0] (.names)                                            0.261    20.178
n2750.in[0] (.names)                                             1.014    21.192
n2750.out[0] (.names)                                            0.261    21.453
n2751.in[0] (.names)                                             1.014    22.467
n2751.out[0] (.names)                                            0.261    22.728
n2755.in[1] (.names)                                             1.014    23.742
n2755.out[0] (.names)                                            0.261    24.003
n2758.in[0] (.names)                                             1.014    25.016
n2758.out[0] (.names)                                            0.261    25.277
n2759.in[0] (.names)                                             1.014    26.291
n2759.out[0] (.names)                                            0.261    26.552
n2760.in[0] (.names)                                             1.014    27.566
n2760.out[0] (.names)                                            0.261    27.827
n2762.in[0] (.names)                                             1.014    28.841
n2762.out[0] (.names)                                            0.261    29.102
n2764.in[0] (.names)                                             1.014    30.116
n2764.out[0] (.names)                                            0.261    30.377
n2763.in[1] (.names)                                             1.014    31.390
n2763.out[0] (.names)                                            0.261    31.651
n2965.in[1] (.names)                                             1.014    32.665
n2965.out[0] (.names)                                            0.261    32.926
n2969.in[0] (.names)                                             1.014    33.940
n2969.out[0] (.names)                                            0.261    34.201
n2958.in[0] (.names)                                             1.014    35.215
n2958.out[0] (.names)                                            0.261    35.476
n2971.in[0] (.names)                                             1.014    36.490
n2971.out[0] (.names)                                            0.261    36.751
n2972.in[1] (.names)                                             1.014    37.765
n2972.out[0] (.names)                                            0.261    38.026
n2890.in[0] (.names)                                             1.014    39.039
n2890.out[0] (.names)                                            0.261    39.300
n2980.in[3] (.names)                                             1.014    40.314
n2980.out[0] (.names)                                            0.261    40.575
n2976.in[1] (.names)                                             1.014    41.589
n2976.out[0] (.names)                                            0.261    41.850
n2887.in[0] (.names)                                             1.014    42.864
n2887.out[0] (.names)                                            0.261    43.125
n2889.in[0] (.names)                                             1.014    44.139
n2889.out[0] (.names)                                            0.261    44.400
n2891.in[2] (.names)                                             1.014    45.413
n2891.out[0] (.names)                                            0.261    45.674
n2892.in[0] (.names)                                             1.014    46.688
n2892.out[0] (.names)                                            0.261    46.949
n2894.in[0] (.names)                                             1.014    47.963
n2894.out[0] (.names)                                            0.261    48.224
n2896.in[0] (.names)                                             1.014    49.238
n2896.out[0] (.names)                                            0.261    49.499
n2648.in[0] (.names)                                             1.014    50.513
n2648.out[0] (.names)                                            0.261    50.774
n2895.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2895.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n2730.Q[0] (.latch clocked by pclk)
Endpoint  : n2649.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2730.clk[0] (.latch)                                            1.014     1.014
n2730.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2731.in[0] (.names)                                             1.014     2.070
n2731.out[0] (.names)                                            0.261     2.331
n2733.in[0] (.names)                                             1.014     3.344
n2733.out[0] (.names)                                            0.261     3.605
n2655.in[0] (.names)                                             1.014     4.619
n2655.out[0] (.names)                                            0.261     4.880
n2658.in[1] (.names)                                             1.014     5.894
n2658.out[0] (.names)                                            0.261     6.155
n2659.in[0] (.names)                                             1.014     7.169
n2659.out[0] (.names)                                            0.261     7.430
n2661.in[0] (.names)                                             1.014     8.444
n2661.out[0] (.names)                                            0.261     8.705
n2662.in[0] (.names)                                             1.014     9.719
n2662.out[0] (.names)                                            0.261     9.980
n2728.in[1] (.names)                                             1.014    10.993
n2728.out[0] (.names)                                            0.261    11.254
n2729.in[0] (.names)                                             1.014    12.268
n2729.out[0] (.names)                                            0.261    12.529
n2689.in[0] (.names)                                             1.014    13.543
n2689.out[0] (.names)                                            0.261    13.804
n2666.in[0] (.names)                                             1.014    14.818
n2666.out[0] (.names)                                            0.261    15.079
n2744.in[0] (.names)                                             1.014    16.093
n2744.out[0] (.names)                                            0.261    16.354
n2747.in[0] (.names)                                             1.014    17.367
n2747.out[0] (.names)                                            0.261    17.628
n2748.in[0] (.names)                                             1.014    18.642
n2748.out[0] (.names)                                            0.261    18.903
n2749.in[0] (.names)                                             1.014    19.917
n2749.out[0] (.names)                                            0.261    20.178
n2750.in[0] (.names)                                             1.014    21.192
n2750.out[0] (.names)                                            0.261    21.453
n2751.in[0] (.names)                                             1.014    22.467
n2751.out[0] (.names)                                            0.261    22.728
n2755.in[1] (.names)                                             1.014    23.742
n2755.out[0] (.names)                                            0.261    24.003
n2758.in[0] (.names)                                             1.014    25.016
n2758.out[0] (.names)                                            0.261    25.277
n2759.in[0] (.names)                                             1.014    26.291
n2759.out[0] (.names)                                            0.261    26.552
n2760.in[0] (.names)                                             1.014    27.566
n2760.out[0] (.names)                                            0.261    27.827
n2762.in[0] (.names)                                             1.014    28.841
n2762.out[0] (.names)                                            0.261    29.102
n2764.in[0] (.names)                                             1.014    30.116
n2764.out[0] (.names)                                            0.261    30.377
n2763.in[1] (.names)                                             1.014    31.390
n2763.out[0] (.names)                                            0.261    31.651
n2965.in[1] (.names)                                             1.014    32.665
n2965.out[0] (.names)                                            0.261    32.926
n2969.in[0] (.names)                                             1.014    33.940
n2969.out[0] (.names)                                            0.261    34.201
n2958.in[0] (.names)                                             1.014    35.215
n2958.out[0] (.names)                                            0.261    35.476
n2971.in[0] (.names)                                             1.014    36.490
n2971.out[0] (.names)                                            0.261    36.751
n2972.in[1] (.names)                                             1.014    37.765
n2972.out[0] (.names)                                            0.261    38.026
n2890.in[0] (.names)                                             1.014    39.039
n2890.out[0] (.names)                                            0.261    39.300
n2980.in[3] (.names)                                             1.014    40.314
n2980.out[0] (.names)                                            0.261    40.575
n2976.in[1] (.names)                                             1.014    41.589
n2976.out[0] (.names)                                            0.261    41.850
n2887.in[0] (.names)                                             1.014    42.864
n2887.out[0] (.names)                                            0.261    43.125
n2889.in[0] (.names)                                             1.014    44.139
n2889.out[0] (.names)                                            0.261    44.400
n2891.in[2] (.names)                                             1.014    45.413
n2891.out[0] (.names)                                            0.261    45.674
n2892.in[0] (.names)                                             1.014    46.688
n2892.out[0] (.names)                                            0.261    46.949
n2894.in[0] (.names)                                             1.014    47.963
n2894.out[0] (.names)                                            0.261    48.224
n2896.in[0] (.names)                                             1.014    49.238
n2896.out[0] (.names)                                            0.261    49.499
n2648.in[0] (.names)                                             1.014    50.513
n2648.out[0] (.names)                                            0.261    50.774
n2649.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2649.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n3306.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3423.in[0] (.names)                                             1.014     2.070
n3423.out[0] (.names)                                            0.261     2.331
n3424.in[1] (.names)                                             1.014     3.344
n3424.out[0] (.names)                                            0.261     3.605
n3425.in[0] (.names)                                             1.014     4.619
n3425.out[0] (.names)                                            0.261     4.880
n3426.in[0] (.names)                                             1.014     5.894
n3426.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3428.in[1] (.names)                                             1.014     8.444
n3428.out[0] (.names)                                            0.261     8.705
n3430.in[0] (.names)                                             1.014     9.719
n3430.out[0] (.names)                                            0.261     9.980
n3431.in[0] (.names)                                             1.014    10.993
n3431.out[0] (.names)                                            0.261    11.254
n3433.in[0] (.names)                                             1.014    12.268
n3433.out[0] (.names)                                            0.261    12.529
n3434.in[0] (.names)                                             1.014    13.543
n3434.out[0] (.names)                                            0.261    13.804
n3415.in[1] (.names)                                             1.014    14.818
n3415.out[0] (.names)                                            0.261    15.079
n3416.in[0] (.names)                                             1.014    16.093
n3416.out[0] (.names)                                            0.261    16.354
n3389.in[0] (.names)                                             1.014    17.367
n3389.out[0] (.names)                                            0.261    17.628
n3390.in[1] (.names)                                             1.014    18.642
n3390.out[0] (.names)                                            0.261    18.903
n3352.in[0] (.names)                                             1.014    19.917
n3352.out[0] (.names)                                            0.261    20.178
n3392.in[0] (.names)                                             1.014    21.192
n3392.out[0] (.names)                                            0.261    21.453
n3393.in[0] (.names)                                             1.014    22.467
n3393.out[0] (.names)                                            0.261    22.728
n3394.in[0] (.names)                                             1.014    23.742
n3394.out[0] (.names)                                            0.261    24.003
n3395.in[0] (.names)                                             1.014    25.016
n3395.out[0] (.names)                                            0.261    25.277
n3398.in[0] (.names)                                             1.014    26.291
n3398.out[0] (.names)                                            0.261    26.552
n1824.in[1] (.names)                                             1.014    27.566
n1824.out[0] (.names)                                            0.261    27.827
n3139.in[2] (.names)                                             1.014    28.841
n3139.out[0] (.names)                                            0.261    29.102
n3142.in[0] (.names)                                             1.014    30.116
n3142.out[0] (.names)                                            0.261    30.377
n3144.in[1] (.names)                                             1.014    31.390
n3144.out[0] (.names)                                            0.261    31.651
n3145.in[0] (.names)                                             1.014    32.665
n3145.out[0] (.names)                                            0.261    32.926
n3241.in[0] (.names)                                             1.014    33.940
n3241.out[0] (.names)                                            0.261    34.201
n3246.in[1] (.names)                                             1.014    35.215
n3246.out[0] (.names)                                            0.261    35.476
n3247.in[0] (.names)                                             1.014    36.490
n3247.out[0] (.names)                                            0.261    36.751
n3245.in[0] (.names)                                             1.014    37.765
n3245.out[0] (.names)                                            0.261    38.026
n3248.in[0] (.names)                                             1.014    39.039
n3248.out[0] (.names)                                            0.261    39.300
n3242.in[0] (.names)                                             1.014    40.314
n3242.out[0] (.names)                                            0.261    40.575
n3244.in[0] (.names)                                             1.014    41.589
n3244.out[0] (.names)                                            0.261    41.850
n3221.in[3] (.names)                                             1.014    42.864
n3221.out[0] (.names)                                            0.261    43.125
n1853.in[1] (.names)                                             1.014    44.139
n1853.out[0] (.names)                                            0.261    44.400
n3280.in[2] (.names)                                             1.014    45.413
n3280.out[0] (.names)                                            0.261    45.674
n3281.in[1] (.names)                                             1.014    46.688
n3281.out[0] (.names)                                            0.261    46.949
n3282.in[0] (.names)                                             1.014    47.963
n3282.out[0] (.names)                                            0.261    48.224
n2627.in[0] (.names)                                             1.014    49.238
n2627.out[0] (.names)                                            0.261    49.499
n3284.in[0] (.names)                                             1.014    50.513
n3284.out[0] (.names)                                            0.261    50.774
n3306.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3306.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n3238.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3423.in[0] (.names)                                             1.014     2.070
n3423.out[0] (.names)                                            0.261     2.331
n3424.in[1] (.names)                                             1.014     3.344
n3424.out[0] (.names)                                            0.261     3.605
n3425.in[0] (.names)                                             1.014     4.619
n3425.out[0] (.names)                                            0.261     4.880
n3426.in[0] (.names)                                             1.014     5.894
n3426.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3428.in[1] (.names)                                             1.014     8.444
n3428.out[0] (.names)                                            0.261     8.705
n3430.in[0] (.names)                                             1.014     9.719
n3430.out[0] (.names)                                            0.261     9.980
n3431.in[0] (.names)                                             1.014    10.993
n3431.out[0] (.names)                                            0.261    11.254
n3433.in[0] (.names)                                             1.014    12.268
n3433.out[0] (.names)                                            0.261    12.529
n3434.in[0] (.names)                                             1.014    13.543
n3434.out[0] (.names)                                            0.261    13.804
n3415.in[1] (.names)                                             1.014    14.818
n3415.out[0] (.names)                                            0.261    15.079
n3416.in[0] (.names)                                             1.014    16.093
n3416.out[0] (.names)                                            0.261    16.354
n3389.in[0] (.names)                                             1.014    17.367
n3389.out[0] (.names)                                            0.261    17.628
n3390.in[1] (.names)                                             1.014    18.642
n3390.out[0] (.names)                                            0.261    18.903
n3352.in[0] (.names)                                             1.014    19.917
n3352.out[0] (.names)                                            0.261    20.178
n3392.in[0] (.names)                                             1.014    21.192
n3392.out[0] (.names)                                            0.261    21.453
n3393.in[0] (.names)                                             1.014    22.467
n3393.out[0] (.names)                                            0.261    22.728
n3394.in[0] (.names)                                             1.014    23.742
n3394.out[0] (.names)                                            0.261    24.003
n3395.in[0] (.names)                                             1.014    25.016
n3395.out[0] (.names)                                            0.261    25.277
n3398.in[0] (.names)                                             1.014    26.291
n3398.out[0] (.names)                                            0.261    26.552
n1824.in[1] (.names)                                             1.014    27.566
n1824.out[0] (.names)                                            0.261    27.827
n3139.in[2] (.names)                                             1.014    28.841
n3139.out[0] (.names)                                            0.261    29.102
n3142.in[0] (.names)                                             1.014    30.116
n3142.out[0] (.names)                                            0.261    30.377
n3144.in[1] (.names)                                             1.014    31.390
n3144.out[0] (.names)                                            0.261    31.651
n3145.in[0] (.names)                                             1.014    32.665
n3145.out[0] (.names)                                            0.261    32.926
n3241.in[0] (.names)                                             1.014    33.940
n3241.out[0] (.names)                                            0.261    34.201
n3246.in[1] (.names)                                             1.014    35.215
n3246.out[0] (.names)                                            0.261    35.476
n3247.in[0] (.names)                                             1.014    36.490
n3247.out[0] (.names)                                            0.261    36.751
n3245.in[0] (.names)                                             1.014    37.765
n3245.out[0] (.names)                                            0.261    38.026
n3248.in[0] (.names)                                             1.014    39.039
n3248.out[0] (.names)                                            0.261    39.300
n3242.in[0] (.names)                                             1.014    40.314
n3242.out[0] (.names)                                            0.261    40.575
n3244.in[0] (.names)                                             1.014    41.589
n3244.out[0] (.names)                                            0.261    41.850
n3221.in[3] (.names)                                             1.014    42.864
n3221.out[0] (.names)                                            0.261    43.125
n3222.in[3] (.names)                                             1.014    44.139
n3222.out[0] (.names)                                            0.261    44.400
n3226.in[0] (.names)                                             1.014    45.413
n3226.out[0] (.names)                                            0.261    45.674
n3227.in[1] (.names)                                             1.014    46.688
n3227.out[0] (.names)                                            0.261    46.949
n1839.in[1] (.names)                                             1.014    47.963
n1839.out[0] (.names)                                            0.261    48.224
n3208.in[1] (.names)                                             1.014    49.238
n3208.out[0] (.names)                                            0.261    49.499
n3209.in[0] (.names)                                             1.014    50.513
n3209.out[0] (.names)                                            0.261    50.774
n3238.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3238.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n3206.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3423.in[0] (.names)                                             1.014     2.070
n3423.out[0] (.names)                                            0.261     2.331
n3424.in[1] (.names)                                             1.014     3.344
n3424.out[0] (.names)                                            0.261     3.605
n3425.in[0] (.names)                                             1.014     4.619
n3425.out[0] (.names)                                            0.261     4.880
n3426.in[0] (.names)                                             1.014     5.894
n3426.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3428.in[1] (.names)                                             1.014     8.444
n3428.out[0] (.names)                                            0.261     8.705
n3430.in[0] (.names)                                             1.014     9.719
n3430.out[0] (.names)                                            0.261     9.980
n3431.in[0] (.names)                                             1.014    10.993
n3431.out[0] (.names)                                            0.261    11.254
n3433.in[0] (.names)                                             1.014    12.268
n3433.out[0] (.names)                                            0.261    12.529
n3434.in[0] (.names)                                             1.014    13.543
n3434.out[0] (.names)                                            0.261    13.804
n3415.in[1] (.names)                                             1.014    14.818
n3415.out[0] (.names)                                            0.261    15.079
n3416.in[0] (.names)                                             1.014    16.093
n3416.out[0] (.names)                                            0.261    16.354
n3389.in[0] (.names)                                             1.014    17.367
n3389.out[0] (.names)                                            0.261    17.628
n3390.in[1] (.names)                                             1.014    18.642
n3390.out[0] (.names)                                            0.261    18.903
n3352.in[0] (.names)                                             1.014    19.917
n3352.out[0] (.names)                                            0.261    20.178
n3392.in[0] (.names)                                             1.014    21.192
n3392.out[0] (.names)                                            0.261    21.453
n3393.in[0] (.names)                                             1.014    22.467
n3393.out[0] (.names)                                            0.261    22.728
n3394.in[0] (.names)                                             1.014    23.742
n3394.out[0] (.names)                                            0.261    24.003
n3395.in[0] (.names)                                             1.014    25.016
n3395.out[0] (.names)                                            0.261    25.277
n3398.in[0] (.names)                                             1.014    26.291
n3398.out[0] (.names)                                            0.261    26.552
n1824.in[1] (.names)                                             1.014    27.566
n1824.out[0] (.names)                                            0.261    27.827
n3139.in[2] (.names)                                             1.014    28.841
n3139.out[0] (.names)                                            0.261    29.102
n3142.in[0] (.names)                                             1.014    30.116
n3142.out[0] (.names)                                            0.261    30.377
n3144.in[1] (.names)                                             1.014    31.390
n3144.out[0] (.names)                                            0.261    31.651
n3145.in[0] (.names)                                             1.014    32.665
n3145.out[0] (.names)                                            0.261    32.926
n3241.in[0] (.names)                                             1.014    33.940
n3241.out[0] (.names)                                            0.261    34.201
n3246.in[1] (.names)                                             1.014    35.215
n3246.out[0] (.names)                                            0.261    35.476
n3247.in[0] (.names)                                             1.014    36.490
n3247.out[0] (.names)                                            0.261    36.751
n3245.in[0] (.names)                                             1.014    37.765
n3245.out[0] (.names)                                            0.261    38.026
n3248.in[0] (.names)                                             1.014    39.039
n3248.out[0] (.names)                                            0.261    39.300
n3242.in[0] (.names)                                             1.014    40.314
n3242.out[0] (.names)                                            0.261    40.575
n3244.in[0] (.names)                                             1.014    41.589
n3244.out[0] (.names)                                            0.261    41.850
n3221.in[3] (.names)                                             1.014    42.864
n3221.out[0] (.names)                                            0.261    43.125
n3222.in[3] (.names)                                             1.014    44.139
n3222.out[0] (.names)                                            0.261    44.400
n3226.in[0] (.names)                                             1.014    45.413
n3226.out[0] (.names)                                            0.261    45.674
n3227.in[1] (.names)                                             1.014    46.688
n3227.out[0] (.names)                                            0.261    46.949
n1839.in[1] (.names)                                             1.014    47.963
n1839.out[0] (.names)                                            0.261    48.224
n3208.in[1] (.names)                                             1.014    49.238
n3208.out[0] (.names)                                            0.261    49.499
n3209.in[0] (.names)                                             1.014    50.513
n3209.out[0] (.names)                                            0.261    50.774
n3206.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3206.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n271.Q[0] (.latch clocked by pclk)
Endpoint  : n2603.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n271.clk[0] (.latch)                                             1.014     1.014
n271.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3302.in[0] (.names)                                             1.014     2.070
n3302.out[0] (.names)                                            0.261     2.331
n3304.in[0] (.names)                                             1.014     3.344
n3304.out[0] (.names)                                            0.261     3.605
n3290.in[0] (.names)                                             1.014     4.619
n3290.out[0] (.names)                                            0.261     4.880
n3286.in[0] (.names)                                             1.014     5.894
n3286.out[0] (.names)                                            0.261     6.155
n3288.in[0] (.names)                                             1.014     7.169
n3288.out[0] (.names)                                            0.261     7.430
n3294.in[1] (.names)                                             1.014     8.444
n3294.out[0] (.names)                                            0.261     8.705
n3295.in[0] (.names)                                             1.014     9.719
n3295.out[0] (.names)                                            0.261     9.980
n3297.in[1] (.names)                                             1.014    10.993
n3297.out[0] (.names)                                            0.261    11.254
n3298.in[0] (.names)                                             1.014    12.268
n3298.out[0] (.names)                                            0.261    12.529
n2864.in[0] (.names)                                             1.014    13.543
n2864.out[0] (.names)                                            0.261    13.804
n2865.in[2] (.names)                                             1.014    14.818
n2865.out[0] (.names)                                            0.261    15.079
n2876.in[1] (.names)                                             1.014    16.093
n2876.out[0] (.names)                                            0.261    16.354
n2877.in[0] (.names)                                             1.014    17.367
n2877.out[0] (.names)                                            0.261    17.628
n2878.in[0] (.names)                                             1.014    18.642
n2878.out[0] (.names)                                            0.261    18.903
n2902.in[1] (.names)                                             1.014    19.917
n2902.out[0] (.names)                                            0.261    20.178
n2907.in[1] (.names)                                             1.014    21.192
n2907.out[0] (.names)                                            0.261    21.453
n2937.in[0] (.names)                                             1.014    22.467
n2937.out[0] (.names)                                            0.261    22.728
n2913.in[0] (.names)                                             1.014    23.742
n2913.out[0] (.names)                                            0.261    24.003
n2911.in[0] (.names)                                             1.014    25.016
n2911.out[0] (.names)                                            0.261    25.277
n2914.in[0] (.names)                                             1.014    26.291
n2914.out[0] (.names)                                            0.261    26.552
n2910.in[0] (.names)                                             1.014    27.566
n2910.out[0] (.names)                                            0.261    27.827
n2909.in[0] (.names)                                             1.014    28.841
n2909.out[0] (.names)                                            0.261    29.102
n2912.in[0] (.names)                                             1.014    30.116
n2912.out[0] (.names)                                            0.261    30.377
n2915.in[1] (.names)                                             1.014    31.390
n2915.out[0] (.names)                                            0.261    31.651
n2917.in[2] (.names)                                             1.014    32.665
n2917.out[0] (.names)                                            0.261    32.926
n2918.in[0] (.names)                                             1.014    33.940
n2918.out[0] (.names)                                            0.261    34.201
n3494.in[1] (.names)                                             1.014    35.215
n3494.out[0] (.names)                                            0.261    35.476
n3495.in[1] (.names)                                             1.014    36.490
n3495.out[0] (.names)                                            0.261    36.751
n3496.in[0] (.names)                                             1.014    37.765
n3496.out[0] (.names)                                            0.261    38.026
n3497.in[1] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3498.in[0] (.names)                                             1.014    40.314
n3498.out[0] (.names)                                            0.261    40.575
n2640.in[0] (.names)                                             1.014    41.589
n2640.out[0] (.names)                                            0.261    41.850
n3499.in[0] (.names)                                             1.014    42.864
n3499.out[0] (.names)                                            0.261    43.125
n3500.in[1] (.names)                                             1.014    44.139
n3500.out[0] (.names)                                            0.261    44.400
n3501.in[1] (.names)                                             1.014    45.413
n3501.out[0] (.names)                                            0.261    45.674
n2598.in[0] (.names)                                             1.014    46.688
n2598.out[0] (.names)                                            0.261    46.949
n3502.in[0] (.names)                                             1.014    47.963
n3502.out[0] (.names)                                            0.261    48.224
n3503.in[0] (.names)                                             1.014    49.238
n3503.out[0] (.names)                                            0.261    49.499
n2602.in[1] (.names)                                             1.014    50.513
n2602.out[0] (.names)                                            0.261    50.774
n2603.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2603.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n806.Q[0] (.latch clocked by pclk)
Endpoint  : n1844.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n806.clk[0] (.latch)                                             1.014     1.014
n806.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2531.in[0] (.names)                                             1.014     2.070
n2531.out[0] (.names)                                            0.261     2.331
n2536.in[2] (.names)                                             1.014     3.344
n2536.out[0] (.names)                                            0.261     3.605
n2534.in[1] (.names)                                             1.014     4.619
n2534.out[0] (.names)                                            0.261     4.880
n2535.in[0] (.names)                                             1.014     5.894
n2535.out[0] (.names)                                            0.261     6.155
n2537.in[0] (.names)                                             1.014     7.169
n2537.out[0] (.names)                                            0.261     7.430
n2451.in[0] (.names)                                             1.014     8.444
n2451.out[0] (.names)                                            0.261     8.705
n2454.in[0] (.names)                                             1.014     9.719
n2454.out[0] (.names)                                            0.261     9.980
n2455.in[0] (.names)                                             1.014    10.993
n2455.out[0] (.names)                                            0.261    11.254
n2456.in[2] (.names)                                             1.014    12.268
n2456.out[0] (.names)                                            0.261    12.529
n2457.in[0] (.names)                                             1.014    13.543
n2457.out[0] (.names)                                            0.261    13.804
n2458.in[0] (.names)                                             1.014    14.818
n2458.out[0] (.names)                                            0.261    15.079
n2459.in[1] (.names)                                             1.014    16.093
n2459.out[0] (.names)                                            0.261    16.354
n2461.in[2] (.names)                                             1.014    17.367
n2461.out[0] (.names)                                            0.261    17.628
n2462.in[1] (.names)                                             1.014    18.642
n2462.out[0] (.names)                                            0.261    18.903
n2472.in[1] (.names)                                             1.014    19.917
n2472.out[0] (.names)                                            0.261    20.178
n2217.in[0] (.names)                                             1.014    21.192
n2217.out[0] (.names)                                            0.261    21.453
n2218.in[2] (.names)                                             1.014    22.467
n2218.out[0] (.names)                                            0.261    22.728
n2226.in[1] (.names)                                             1.014    23.742
n2226.out[0] (.names)                                            0.261    24.003
n1985.in[0] (.names)                                             1.014    25.016
n1985.out[0] (.names)                                            0.261    25.277
n1986.in[1] (.names)                                             1.014    26.291
n1986.out[0] (.names)                                            0.261    26.552
n1987.in[1] (.names)                                             1.014    27.566
n1987.out[0] (.names)                                            0.261    27.827
n1988.in[0] (.names)                                             1.014    28.841
n1988.out[0] (.names)                                            0.261    29.102
n2010.in[0] (.names)                                             1.014    30.116
n2010.out[0] (.names)                                            0.261    30.377
n2001.in[0] (.names)                                             1.014    31.390
n2001.out[0] (.names)                                            0.261    31.651
n2002.in[0] (.names)                                             1.014    32.665
n2002.out[0] (.names)                                            0.261    32.926
n2118.in[2] (.names)                                             1.014    33.940
n2118.out[0] (.names)                                            0.261    34.201
n2113.in[3] (.names)                                             1.014    35.215
n2113.out[0] (.names)                                            0.261    35.476
n2114.in[1] (.names)                                             1.014    36.490
n2114.out[0] (.names)                                            0.261    36.751
n2159.in[0] (.names)                                             1.014    37.765
n2159.out[0] (.names)                                            0.261    38.026
n2189.in[0] (.names)                                             1.014    39.039
n2189.out[0] (.names)                                            0.261    39.300
n2190.in[0] (.names)                                             1.014    40.314
n2190.out[0] (.names)                                            0.261    40.575
n1814.in[0] (.names)                                             1.014    41.589
n1814.out[0] (.names)                                            0.261    41.850
n2161.in[2] (.names)                                             1.014    42.864
n2161.out[0] (.names)                                            0.261    43.125
n1845.in[2] (.names)                                             1.014    44.139
n1845.out[0] (.names)                                            0.261    44.400
n2162.in[0] (.names)                                             1.014    45.413
n2162.out[0] (.names)                                            0.261    45.674
n1851.in[0] (.names)                                             1.014    46.688
n1851.out[0] (.names)                                            0.261    46.949
n2163.in[0] (.names)                                             1.014    47.963
n2163.out[0] (.names)                                            0.261    48.224
n1746.in[0] (.names)                                             1.014    49.238
n1746.out[0] (.names)                                            0.261    49.499
n1843.in[0] (.names)                                             1.014    50.513
n1843.out[0] (.names)                                            0.261    50.774
n1844.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1844.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n1312.Q[0] (.latch clocked by pclk)
Endpoint  : n448.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1312.clk[0] (.latch)                                            1.014     1.014
n1312.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1313.in[0] (.names)                                             1.014     2.070
n1313.out[0] (.names)                                            0.261     2.331
n1314.in[2] (.names)                                             1.014     3.344
n1314.out[0] (.names)                                            0.261     3.605
n1276.in[0] (.names)                                             1.014     4.619
n1276.out[0] (.names)                                            0.261     4.880
n1277.in[1] (.names)                                             1.014     5.894
n1277.out[0] (.names)                                            0.261     6.155
n1279.in[3] (.names)                                             1.014     7.169
n1279.out[0] (.names)                                            0.261     7.430
n1322.in[2] (.names)                                             1.014     8.444
n1322.out[0] (.names)                                            0.261     8.705
n1530.in[1] (.names)                                             1.014     9.719
n1530.out[0] (.names)                                            0.261     9.980
n1533.in[2] (.names)                                             1.014    10.993
n1533.out[0] (.names)                                            0.261    11.254
n1535.in[0] (.names)                                             1.014    12.268
n1535.out[0] (.names)                                            0.261    12.529
n1536.in[0] (.names)                                             1.014    13.543
n1536.out[0] (.names)                                            0.261    13.804
n1537.in[1] (.names)                                             1.014    14.818
n1537.out[0] (.names)                                            0.261    15.079
n1528.in[0] (.names)                                             1.014    16.093
n1528.out[0] (.names)                                            0.261    16.354
n1538.in[0] (.names)                                             1.014    17.367
n1538.out[0] (.names)                                            0.261    17.628
n1524.in[0] (.names)                                             1.014    18.642
n1524.out[0] (.names)                                            0.261    18.903
n1525.in[1] (.names)                                             1.014    19.917
n1525.out[0] (.names)                                            0.261    20.178
n1557.in[2] (.names)                                             1.014    21.192
n1557.out[0] (.names)                                            0.261    21.453
n1562.in[1] (.names)                                             1.014    22.467
n1562.out[0] (.names)                                            0.261    22.728
n1560.in[0] (.names)                                             1.014    23.742
n1560.out[0] (.names)                                            0.261    24.003
n1561.in[0] (.names)                                             1.014    25.016
n1561.out[0] (.names)                                            0.261    25.277
n1563.in[1] (.names)                                             1.014    26.291
n1563.out[0] (.names)                                            0.261    26.552
n1599.in[1] (.names)                                             1.014    27.566
n1599.out[0] (.names)                                            0.261    27.827
n1600.in[1] (.names)                                             1.014    28.841
n1600.out[0] (.names)                                            0.261    29.102
n1585.in[1] (.names)                                             1.014    30.116
n1585.out[0] (.names)                                            0.261    30.377
n1586.in[1] (.names)                                             1.014    31.390
n1586.out[0] (.names)                                            0.261    31.651
n1588.in[2] (.names)                                             1.014    32.665
n1588.out[0] (.names)                                            0.261    32.926
n1589.in[0] (.names)                                             1.014    33.940
n1589.out[0] (.names)                                            0.261    34.201
n1590.in[0] (.names)                                             1.014    35.215
n1590.out[0] (.names)                                            0.261    35.476
n1591.in[0] (.names)                                             1.014    36.490
n1591.out[0] (.names)                                            0.261    36.751
n1593.in[2] (.names)                                             1.014    37.765
n1593.out[0] (.names)                                            0.261    38.026
n1595.in[0] (.names)                                             1.014    39.039
n1595.out[0] (.names)                                            0.261    39.300
n1539.in[0] (.names)                                             1.014    40.314
n1539.out[0] (.names)                                            0.261    40.575
n1680.in[2] (.names)                                             1.014    41.589
n1680.out[0] (.names)                                            0.261    41.850
n1686.in[1] (.names)                                             1.014    42.864
n1686.out[0] (.names)                                            0.261    43.125
n1687.in[0] (.names)                                             1.014    44.139
n1687.out[0] (.names)                                            0.261    44.400
n1688.in[1] (.names)                                             1.014    45.413
n1688.out[0] (.names)                                            0.261    45.674
n474.in[0] (.names)                                              1.014    46.688
n474.out[0] (.names)                                             0.261    46.949
n443.in[0] (.names)                                              1.014    47.963
n443.out[0] (.names)                                             0.261    48.224
n478.in[1] (.names)                                              1.014    49.238
n478.out[0] (.names)                                             0.261    49.499
n447.in[0] (.names)                                              1.014    50.513
n447.out[0] (.names)                                             0.261    50.774
n448.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n448.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1551.in[0] (.names)                                             1.014    44.139
n1551.out[0] (.names)                                            0.261    44.400
n1552.in[0] (.names)                                             1.014    45.413
n1552.out[0] (.names)                                            0.261    45.674
n1604.in[0] (.names)                                             1.014    46.688
n1604.out[0] (.names)                                            0.261    46.949
n1605.in[0] (.names)                                             1.014    47.963
n1605.out[0] (.names)                                            0.261    48.224
n499.in[0] (.names)                                              1.014    49.238
n499.out[0] (.names)                                             0.261    49.499
n472.in[0] (.names)                                              1.014    50.513
n472.out[0] (.names)                                             0.261    50.774
n473.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n473.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 44
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n1520.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1551.in[0] (.names)                                             1.014    44.139
n1551.out[0] (.names)                                            0.261    44.400
n1552.in[0] (.names)                                             1.014    45.413
n1552.out[0] (.names)                                            0.261    45.674
n1604.in[0] (.names)                                             1.014    46.688
n1604.out[0] (.names)                                            0.261    46.949
n1605.in[0] (.names)                                             1.014    47.963
n1605.out[0] (.names)                                            0.261    48.224
n499.in[0] (.names)                                              1.014    49.238
n499.out[0] (.names)                                             0.261    49.499
n1519.in[2] (.names)                                             1.014    50.513
n1519.out[0] (.names)                                            0.261    50.774
n1520.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1520.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 45
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n8739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9588.in[1] (.names)                                             1.014    16.093
n9588.out[0] (.names)                                            0.261    16.354
n9591.in[1] (.names)                                             1.014    17.367
n9591.out[0] (.names)                                            0.261    17.628
n9589.in[0] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n8677.in[2] (.names)                                             1.014    19.917
n8677.out[0] (.names)                                            0.261    20.178
n9640.in[1] (.names)                                             1.014    21.192
n9640.out[0] (.names)                                            0.261    21.453
n9641.in[0] (.names)                                             1.014    22.467
n9641.out[0] (.names)                                            0.261    22.728
n9643.in[1] (.names)                                             1.014    23.742
n9643.out[0] (.names)                                            0.261    24.003
n7896.in[0] (.names)                                             1.014    25.016
n7896.out[0] (.names)                                            0.261    25.277
n9397.in[2] (.names)                                             1.014    26.291
n9397.out[0] (.names)                                            0.261    26.552
n9398.in[1] (.names)                                             1.014    27.566
n9398.out[0] (.names)                                            0.261    27.827
n9400.in[0] (.names)                                             1.014    28.841
n9400.out[0] (.names)                                            0.261    29.102
n9402.in[2] (.names)                                             1.014    30.116
n9402.out[0] (.names)                                            0.261    30.377
n9395.in[2] (.names)                                             1.014    31.390
n9395.out[0] (.names)                                            0.261    31.651
n9396.in[0] (.names)                                             1.014    32.665
n9396.out[0] (.names)                                            0.261    32.926
n9403.in[2] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9405.in[1] (.names)                                             1.014    35.215
n9405.out[0] (.names)                                            0.261    35.476
n9406.in[0] (.names)                                             1.014    36.490
n9406.out[0] (.names)                                            0.261    36.751
n9407.in[0] (.names)                                             1.014    37.765
n9407.out[0] (.names)                                            0.261    38.026
n9408.in[0] (.names)                                             1.014    39.039
n9408.out[0] (.names)                                            0.261    39.300
n9409.in[0] (.names)                                             1.014    40.314
n9409.out[0] (.names)                                            0.261    40.575
n9411.in[1] (.names)                                             1.014    41.589
n9411.out[0] (.names)                                            0.261    41.850
n9412.in[0] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n8688.in[0] (.names)                                             1.014    44.139
n8688.out[0] (.names)                                            0.261    44.400
n9410.in[0] (.names)                                             1.014    45.413
n9410.out[0] (.names)                                            0.261    45.674
n5584.in[1] (.names)                                             1.014    46.688
n5584.out[0] (.names)                                            0.261    46.949
n9415.in[0] (.names)                                             1.014    47.963
n9415.out[0] (.names)                                            0.261    48.224
n9416.in[1] (.names)                                             1.014    49.238
n9416.out[0] (.names)                                            0.261    49.499
n8738.in[0] (.names)                                             1.014    50.513
n8738.out[0] (.names)                                            0.261    50.774
n8739.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8739.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 46
Startpoint: n15147.Q[0] (.latch clocked by pclk)
Endpoint  : n14622.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15147.clk[0] (.latch)                                           1.014     1.014
n15147.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15174.in[0] (.names)                                            1.014     2.070
n15174.out[0] (.names)                                           0.261     2.331
n15935.in[0] (.names)                                            1.014     3.344
n15935.out[0] (.names)                                           0.261     3.605
n15939.in[1] (.names)                                            1.014     4.619
n15939.out[0] (.names)                                           0.261     4.880
n15940.in[0] (.names)                                            1.014     5.894
n15940.out[0] (.names)                                           0.261     6.155
n15941.in[2] (.names)                                            1.014     7.169
n15941.out[0] (.names)                                           0.261     7.430
n15663.in[0] (.names)                                            1.014     8.444
n15663.out[0] (.names)                                           0.261     8.705
n15665.in[2] (.names)                                            1.014     9.719
n15665.out[0] (.names)                                           0.261     9.980
n15666.in[0] (.names)                                            1.014    10.993
n15666.out[0] (.names)                                           0.261    11.254
n15667.in[1] (.names)                                            1.014    12.268
n15667.out[0] (.names)                                           0.261    12.529
n15668.in[1] (.names)                                            1.014    13.543
n15668.out[0] (.names)                                           0.261    13.804
n15669.in[0] (.names)                                            1.014    14.818
n15669.out[0] (.names)                                           0.261    15.079
n15670.in[0] (.names)                                            1.014    16.093
n15670.out[0] (.names)                                           0.261    16.354
n15671.in[0] (.names)                                            1.014    17.367
n15671.out[0] (.names)                                           0.261    17.628
n15712.in[0] (.names)                                            1.014    18.642
n15712.out[0] (.names)                                           0.261    18.903
n15713.in[2] (.names)                                            1.014    19.917
n15713.out[0] (.names)                                           0.261    20.178
n15714.in[0] (.names)                                            1.014    21.192
n15714.out[0] (.names)                                           0.261    21.453
n15716.in[0] (.names)                                            1.014    22.467
n15716.out[0] (.names)                                           0.261    22.728
n15719.in[0] (.names)                                            1.014    23.742
n15719.out[0] (.names)                                           0.261    24.003
n15720.in[0] (.names)                                            1.014    25.016
n15720.out[0] (.names)                                           0.261    25.277
n15721.in[2] (.names)                                            1.014    26.291
n15721.out[0] (.names)                                           0.261    26.552
n15722.in[0] (.names)                                            1.014    27.566
n15722.out[0] (.names)                                           0.261    27.827
n15723.in[0] (.names)                                            1.014    28.841
n15723.out[0] (.names)                                           0.261    29.102
n15724.in[1] (.names)                                            1.014    30.116
n15724.out[0] (.names)                                           0.261    30.377
n15725.in[0] (.names)                                            1.014    31.390
n15725.out[0] (.names)                                           0.261    31.651
n15726.in[0] (.names)                                            1.014    32.665
n15726.out[0] (.names)                                           0.261    32.926
n15728.in[2] (.names)                                            1.014    33.940
n15728.out[0] (.names)                                           0.261    34.201
n15730.in[0] (.names)                                            1.014    35.215
n15730.out[0] (.names)                                           0.261    35.476
n15731.in[0] (.names)                                            1.014    36.490
n15731.out[0] (.names)                                           0.261    36.751
n15734.in[1] (.names)                                            1.014    37.765
n15734.out[0] (.names)                                           0.261    38.026
n15736.in[0] (.names)                                            1.014    39.039
n15736.out[0] (.names)                                           0.261    39.300
n15737.in[0] (.names)                                            1.014    40.314
n15737.out[0] (.names)                                           0.261    40.575
n15742.in[1] (.names)                                            1.014    41.589
n15742.out[0] (.names)                                           0.261    41.850
n15747.in[0] (.names)                                            1.014    42.864
n15747.out[0] (.names)                                           0.261    43.125
n15749.in[1] (.names)                                            1.014    44.139
n15749.out[0] (.names)                                           0.261    44.400
n15750.in[0] (.names)                                            1.014    45.413
n15750.out[0] (.names)                                           0.261    45.674
n13195.in[0] (.names)                                            1.014    46.688
n13195.out[0] (.names)                                           0.261    46.949
n15751.in[0] (.names)                                            1.014    47.963
n15751.out[0] (.names)                                           0.261    48.224
n14597.in[0] (.names)                                            1.014    49.238
n14597.out[0] (.names)                                           0.261    49.499
n14621.in[0] (.names)                                            1.014    50.513
n14621.out[0] (.names)                                           0.261    50.774
n14622.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14622.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 47
Startpoint: n13277.Q[0] (.latch clocked by pclk)
Endpoint  : n13216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13277.clk[0] (.latch)                                           1.014     1.014
n13277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14352.in[1] (.names)                                            1.014     3.344
n14352.out[0] (.names)                                           0.261     3.605
n14354.in[3] (.names)                                            1.014     4.619
n14354.out[0] (.names)                                           0.261     4.880
n14359.in[2] (.names)                                            1.014     5.894
n14359.out[0] (.names)                                           0.261     6.155
n14361.in[0] (.names)                                            1.014     7.169
n14361.out[0] (.names)                                           0.261     7.430
n14363.in[2] (.names)                                            1.014     8.444
n14363.out[0] (.names)                                           0.261     8.705
n14321.in[0] (.names)                                            1.014     9.719
n14321.out[0] (.names)                                           0.261     9.980
n14364.in[0] (.names)                                            1.014    10.993
n14364.out[0] (.names)                                           0.261    11.254
n14365.in[1] (.names)                                            1.014    12.268
n14365.out[0] (.names)                                           0.261    12.529
n14366.in[0] (.names)                                            1.014    13.543
n14366.out[0] (.names)                                           0.261    13.804
n14356.in[1] (.names)                                            1.014    14.818
n14356.out[0] (.names)                                           0.261    15.079
n14367.in[0] (.names)                                            1.014    16.093
n14367.out[0] (.names)                                           0.261    16.354
n14325.in[1] (.names)                                            1.014    17.367
n14325.out[0] (.names)                                           0.261    17.628
n14369.in[1] (.names)                                            1.014    18.642
n14369.out[0] (.names)                                           0.261    18.903
n14371.in[0] (.names)                                            1.014    19.917
n14371.out[0] (.names)                                           0.261    20.178
n14343.in[0] (.names)                                            1.014    21.192
n14343.out[0] (.names)                                           0.261    21.453
n14342.in[1] (.names)                                            1.014    22.467
n14342.out[0] (.names)                                           0.261    22.728
n14344.in[0] (.names)                                            1.014    23.742
n14344.out[0] (.names)                                           0.261    24.003
n14345.in[0] (.names)                                            1.014    25.016
n14345.out[0] (.names)                                           0.261    25.277
n14280.in[1] (.names)                                            1.014    26.291
n14280.out[0] (.names)                                           0.261    26.552
n14277.in[2] (.names)                                            1.014    27.566
n14277.out[0] (.names)                                           0.261    27.827
n14278.in[0] (.names)                                            1.014    28.841
n14278.out[0] (.names)                                           0.261    29.102
n14282.in[0] (.names)                                            1.014    30.116
n14282.out[0] (.names)                                           0.261    30.377
n14284.in[1] (.names)                                            1.014    31.390
n14284.out[0] (.names)                                           0.261    31.651
n14285.in[0] (.names)                                            1.014    32.665
n14285.out[0] (.names)                                           0.261    32.926
n14289.in[2] (.names)                                            1.014    33.940
n14289.out[0] (.names)                                           0.261    34.201
n14290.in[1] (.names)                                            1.014    35.215
n14290.out[0] (.names)                                           0.261    35.476
n14265.in[0] (.names)                                            1.014    36.490
n14265.out[0] (.names)                                           0.261    36.751
n13183.in[2] (.names)                                            1.014    37.765
n13183.out[0] (.names)                                           0.261    38.026
n14293.in[1] (.names)                                            1.014    39.039
n14293.out[0] (.names)                                           0.261    39.300
n14294.in[1] (.names)                                            1.014    40.314
n14294.out[0] (.names)                                           0.261    40.575
n14295.in[1] (.names)                                            1.014    41.589
n14295.out[0] (.names)                                           0.261    41.850
n14296.in[1] (.names)                                            1.014    42.864
n14296.out[0] (.names)                                           0.261    43.125
n14298.in[1] (.names)                                            1.014    44.139
n14298.out[0] (.names)                                           0.261    44.400
n14299.in[0] (.names)                                            1.014    45.413
n14299.out[0] (.names)                                           0.261    45.674
n14304.in[0] (.names)                                            1.014    46.688
n14304.out[0] (.names)                                           0.261    46.949
n14307.in[0] (.names)                                            1.014    47.963
n14307.out[0] (.names)                                           0.261    48.224
n13330.in[0] (.names)                                            1.014    49.238
n13330.out[0] (.names)                                           0.261    49.499
n13215.in[0] (.names)                                            1.014    50.513
n13215.out[0] (.names)                                           0.261    50.774
n13216.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13216.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 48
Startpoint: n13277.Q[0] (.latch clocked by pclk)
Endpoint  : n13339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13277.clk[0] (.latch)                                           1.014     1.014
n13277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14352.in[1] (.names)                                            1.014     3.344
n14352.out[0] (.names)                                           0.261     3.605
n14354.in[3] (.names)                                            1.014     4.619
n14354.out[0] (.names)                                           0.261     4.880
n14359.in[2] (.names)                                            1.014     5.894
n14359.out[0] (.names)                                           0.261     6.155
n14361.in[0] (.names)                                            1.014     7.169
n14361.out[0] (.names)                                           0.261     7.430
n14363.in[2] (.names)                                            1.014     8.444
n14363.out[0] (.names)                                           0.261     8.705
n14321.in[0] (.names)                                            1.014     9.719
n14321.out[0] (.names)                                           0.261     9.980
n14364.in[0] (.names)                                            1.014    10.993
n14364.out[0] (.names)                                           0.261    11.254
n14365.in[1] (.names)                                            1.014    12.268
n14365.out[0] (.names)                                           0.261    12.529
n14366.in[0] (.names)                                            1.014    13.543
n14366.out[0] (.names)                                           0.261    13.804
n14356.in[1] (.names)                                            1.014    14.818
n14356.out[0] (.names)                                           0.261    15.079
n14367.in[0] (.names)                                            1.014    16.093
n14367.out[0] (.names)                                           0.261    16.354
n14325.in[1] (.names)                                            1.014    17.367
n14325.out[0] (.names)                                           0.261    17.628
n14369.in[1] (.names)                                            1.014    18.642
n14369.out[0] (.names)                                           0.261    18.903
n14371.in[0] (.names)                                            1.014    19.917
n14371.out[0] (.names)                                           0.261    20.178
n14343.in[0] (.names)                                            1.014    21.192
n14343.out[0] (.names)                                           0.261    21.453
n14342.in[1] (.names)                                            1.014    22.467
n14342.out[0] (.names)                                           0.261    22.728
n14344.in[0] (.names)                                            1.014    23.742
n14344.out[0] (.names)                                           0.261    24.003
n14345.in[0] (.names)                                            1.014    25.016
n14345.out[0] (.names)                                           0.261    25.277
n14280.in[1] (.names)                                            1.014    26.291
n14280.out[0] (.names)                                           0.261    26.552
n14277.in[2] (.names)                                            1.014    27.566
n14277.out[0] (.names)                                           0.261    27.827
n14278.in[0] (.names)                                            1.014    28.841
n14278.out[0] (.names)                                           0.261    29.102
n14282.in[0] (.names)                                            1.014    30.116
n14282.out[0] (.names)                                           0.261    30.377
n14284.in[1] (.names)                                            1.014    31.390
n14284.out[0] (.names)                                           0.261    31.651
n14285.in[0] (.names)                                            1.014    32.665
n14285.out[0] (.names)                                           0.261    32.926
n14289.in[2] (.names)                                            1.014    33.940
n14289.out[0] (.names)                                           0.261    34.201
n14290.in[1] (.names)                                            1.014    35.215
n14290.out[0] (.names)                                           0.261    35.476
n14265.in[0] (.names)                                            1.014    36.490
n14265.out[0] (.names)                                           0.261    36.751
n13183.in[2] (.names)                                            1.014    37.765
n13183.out[0] (.names)                                           0.261    38.026
n14293.in[1] (.names)                                            1.014    39.039
n14293.out[0] (.names)                                           0.261    39.300
n14294.in[1] (.names)                                            1.014    40.314
n14294.out[0] (.names)                                           0.261    40.575
n14295.in[1] (.names)                                            1.014    41.589
n14295.out[0] (.names)                                           0.261    41.850
n14296.in[1] (.names)                                            1.014    42.864
n14296.out[0] (.names)                                           0.261    43.125
n14298.in[1] (.names)                                            1.014    44.139
n14298.out[0] (.names)                                           0.261    44.400
n14299.in[0] (.names)                                            1.014    45.413
n14299.out[0] (.names)                                           0.261    45.674
n14304.in[0] (.names)                                            1.014    46.688
n14304.out[0] (.names)                                           0.261    46.949
n14305.in[0] (.names)                                            1.014    47.963
n14305.out[0] (.names)                                           0.261    48.224
n14306.in[0] (.names)                                            1.014    49.238
n14306.out[0] (.names)                                           0.261    49.499
n13338.in[1] (.names)                                            1.014    50.513
n13338.out[0] (.names)                                           0.261    50.774
n13339.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13339.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 49
Startpoint: n13277.Q[0] (.latch clocked by pclk)
Endpoint  : n13333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13277.clk[0] (.latch)                                           1.014     1.014
n13277.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14320.in[0] (.names)                                            1.014     2.070
n14320.out[0] (.names)                                           0.261     2.331
n14352.in[1] (.names)                                            1.014     3.344
n14352.out[0] (.names)                                           0.261     3.605
n14354.in[3] (.names)                                            1.014     4.619
n14354.out[0] (.names)                                           0.261     4.880
n14359.in[2] (.names)                                            1.014     5.894
n14359.out[0] (.names)                                           0.261     6.155
n14361.in[0] (.names)                                            1.014     7.169
n14361.out[0] (.names)                                           0.261     7.430
n14363.in[2] (.names)                                            1.014     8.444
n14363.out[0] (.names)                                           0.261     8.705
n14321.in[0] (.names)                                            1.014     9.719
n14321.out[0] (.names)                                           0.261     9.980
n14364.in[0] (.names)                                            1.014    10.993
n14364.out[0] (.names)                                           0.261    11.254
n14365.in[1] (.names)                                            1.014    12.268
n14365.out[0] (.names)                                           0.261    12.529
n14366.in[0] (.names)                                            1.014    13.543
n14366.out[0] (.names)                                           0.261    13.804
n14356.in[1] (.names)                                            1.014    14.818
n14356.out[0] (.names)                                           0.261    15.079
n14367.in[0] (.names)                                            1.014    16.093
n14367.out[0] (.names)                                           0.261    16.354
n14325.in[1] (.names)                                            1.014    17.367
n14325.out[0] (.names)                                           0.261    17.628
n14369.in[1] (.names)                                            1.014    18.642
n14369.out[0] (.names)                                           0.261    18.903
n14371.in[0] (.names)                                            1.014    19.917
n14371.out[0] (.names)                                           0.261    20.178
n14343.in[0] (.names)                                            1.014    21.192
n14343.out[0] (.names)                                           0.261    21.453
n14342.in[1] (.names)                                            1.014    22.467
n14342.out[0] (.names)                                           0.261    22.728
n14344.in[0] (.names)                                            1.014    23.742
n14344.out[0] (.names)                                           0.261    24.003
n14345.in[0] (.names)                                            1.014    25.016
n14345.out[0] (.names)                                           0.261    25.277
n14280.in[1] (.names)                                            1.014    26.291
n14280.out[0] (.names)                                           0.261    26.552
n14277.in[2] (.names)                                            1.014    27.566
n14277.out[0] (.names)                                           0.261    27.827
n14278.in[0] (.names)                                            1.014    28.841
n14278.out[0] (.names)                                           0.261    29.102
n14282.in[0] (.names)                                            1.014    30.116
n14282.out[0] (.names)                                           0.261    30.377
n14284.in[1] (.names)                                            1.014    31.390
n14284.out[0] (.names)                                           0.261    31.651
n14285.in[0] (.names)                                            1.014    32.665
n14285.out[0] (.names)                                           0.261    32.926
n14289.in[2] (.names)                                            1.014    33.940
n14289.out[0] (.names)                                           0.261    34.201
n14290.in[1] (.names)                                            1.014    35.215
n14290.out[0] (.names)                                           0.261    35.476
n14265.in[0] (.names)                                            1.014    36.490
n14265.out[0] (.names)                                           0.261    36.751
n13183.in[2] (.names)                                            1.014    37.765
n13183.out[0] (.names)                                           0.261    38.026
n14293.in[1] (.names)                                            1.014    39.039
n14293.out[0] (.names)                                           0.261    39.300
n14294.in[1] (.names)                                            1.014    40.314
n14294.out[0] (.names)                                           0.261    40.575
n14295.in[1] (.names)                                            1.014    41.589
n14295.out[0] (.names)                                           0.261    41.850
n14296.in[1] (.names)                                            1.014    42.864
n14296.out[0] (.names)                                           0.261    43.125
n14298.in[1] (.names)                                            1.014    44.139
n14298.out[0] (.names)                                           0.261    44.400
n14299.in[0] (.names)                                            1.014    45.413
n14299.out[0] (.names)                                           0.261    45.674
n14304.in[0] (.names)                                            1.014    46.688
n14304.out[0] (.names)                                           0.261    46.949
n14305.in[0] (.names)                                            1.014    47.963
n14305.out[0] (.names)                                           0.261    48.224
n14306.in[0] (.names)                                            1.014    49.238
n14306.out[0] (.names)                                           0.261    49.499
n13332.in[0] (.names)                                            1.014    50.513
n13332.out[0] (.names)                                           0.261    50.774
n13333.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13333.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n13226.Q[0] (.latch clocked by pclk)
Endpoint  : n13390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13226.clk[0] (.latch)                                           1.014     1.014
n13226.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13298.in[0] (.names)                                            1.014     2.070
n13298.out[0] (.names)                                           0.261     2.331
n13300.in[2] (.names)                                            1.014     3.344
n13300.out[0] (.names)                                           0.261     3.605
n13301.in[0] (.names)                                            1.014     4.619
n13301.out[0] (.names)                                           0.261     4.880
n13302.in[0] (.names)                                            1.014     5.894
n13302.out[0] (.names)                                           0.261     6.155
n13303.in[0] (.names)                                            1.014     7.169
n13303.out[0] (.names)                                           0.261     7.430
n13270.in[0] (.names)                                            1.014     8.444
n13270.out[0] (.names)                                           0.261     8.705
n13271.in[1] (.names)                                            1.014     9.719
n13271.out[0] (.names)                                           0.261     9.980
n13273.in[1] (.names)                                            1.014    10.993
n13273.out[0] (.names)                                           0.261    11.254
n13274.in[0] (.names)                                            1.014    12.268
n13274.out[0] (.names)                                           0.261    12.529
n13419.in[2] (.names)                                            1.014    13.543
n13419.out[0] (.names)                                           0.261    13.804
n13392.in[1] (.names)                                            1.014    14.818
n13392.out[0] (.names)                                           0.261    15.079
n13393.in[0] (.names)                                            1.014    16.093
n13393.out[0] (.names)                                           0.261    16.354
n13394.in[0] (.names)                                            1.014    17.367
n13394.out[0] (.names)                                           0.261    17.628
n13395.in[1] (.names)                                            1.014    18.642
n13395.out[0] (.names)                                           0.261    18.903
n13397.in[0] (.names)                                            1.014    19.917
n13397.out[0] (.names)                                           0.261    20.178
n13398.in[0] (.names)                                            1.014    21.192
n13398.out[0] (.names)                                           0.261    21.453
n13399.in[0] (.names)                                            1.014    22.467
n13399.out[0] (.names)                                           0.261    22.728
n13402.in[0] (.names)                                            1.014    23.742
n13402.out[0] (.names)                                           0.261    24.003
n13403.in[0] (.names)                                            1.014    25.016
n13403.out[0] (.names)                                           0.261    25.277
n13432.in[0] (.names)                                            1.014    26.291
n13432.out[0] (.names)                                           0.261    26.552
n13434.in[1] (.names)                                            1.014    27.566
n13434.out[0] (.names)                                           0.261    27.827
n13436.in[1] (.names)                                            1.014    28.841
n13436.out[0] (.names)                                           0.261    29.102
n13446.in[1] (.names)                                            1.014    30.116
n13446.out[0] (.names)                                           0.261    30.377
n13448.in[1] (.names)                                            1.014    31.390
n13448.out[0] (.names)                                           0.261    31.651
n13449.in[1] (.names)                                            1.014    32.665
n13449.out[0] (.names)                                           0.261    32.926
n13450.in[1] (.names)                                            1.014    33.940
n13450.out[0] (.names)                                           0.261    34.201
n13451.in[0] (.names)                                            1.014    35.215
n13451.out[0] (.names)                                           0.261    35.476
n13452.in[0] (.names)                                            1.014    36.490
n13452.out[0] (.names)                                           0.261    36.751
n13453.in[1] (.names)                                            1.014    37.765
n13453.out[0] (.names)                                           0.261    38.026
n13454.in[0] (.names)                                            1.014    39.039
n13454.out[0] (.names)                                           0.261    39.300
n13456.in[0] (.names)                                            1.014    40.314
n13456.out[0] (.names)                                           0.261    40.575
n13457.in[0] (.names)                                            1.014    41.589
n13457.out[0] (.names)                                           0.261    41.850
n13459.in[0] (.names)                                            1.014    42.864
n13459.out[0] (.names)                                           0.261    43.125
n13460.in[1] (.names)                                            1.014    44.139
n13460.out[0] (.names)                                           0.261    44.400
n13443.in[0] (.names)                                            1.014    45.413
n13443.out[0] (.names)                                           0.261    45.674
n13444.in[3] (.names)                                            1.014    46.688
n13444.out[0] (.names)                                           0.261    46.949
n13323.in[1] (.names)                                            1.014    47.963
n13323.out[0] (.names)                                           0.261    48.224
n13440.in[1] (.names)                                            1.014    49.238
n13440.out[0] (.names)                                           0.261    49.499
n13441.in[1] (.names)                                            1.014    50.513
n13441.out[0] (.names)                                           0.261    50.774
n13390.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13390.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n2221.Q[0] (.latch clocked by pclk)
Endpoint  : n13335.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2221.clk[0] (.latch)                                            1.014     1.014
n2221.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14179.in[0] (.names)                                            1.014     2.070
n14179.out[0] (.names)                                           0.261     2.331
n14180.in[0] (.names)                                            1.014     3.344
n14180.out[0] (.names)                                           0.261     3.605
n14181.in[0] (.names)                                            1.014     4.619
n14181.out[0] (.names)                                           0.261     4.880
n14182.in[1] (.names)                                            1.014     5.894
n14182.out[0] (.names)                                           0.261     6.155
n14184.in[1] (.names)                                            1.014     7.169
n14184.out[0] (.names)                                           0.261     7.430
n14185.in[0] (.names)                                            1.014     8.444
n14185.out[0] (.names)                                           0.261     8.705
n14196.in[1] (.names)                                            1.014     9.719
n14196.out[0] (.names)                                           0.261     9.980
n14200.in[0] (.names)                                            1.014    10.993
n14200.out[0] (.names)                                           0.261    11.254
n14201.in[0] (.names)                                            1.014    12.268
n14201.out[0] (.names)                                           0.261    12.529
n14202.in[0] (.names)                                            1.014    13.543
n14202.out[0] (.names)                                           0.261    13.804
n14203.in[3] (.names)                                            1.014    14.818
n14203.out[0] (.names)                                           0.261    15.079
n14204.in[2] (.names)                                            1.014    16.093
n14204.out[0] (.names)                                           0.261    16.354
n14124.in[0] (.names)                                            1.014    17.367
n14124.out[0] (.names)                                           0.261    17.628
n14205.in[0] (.names)                                            1.014    18.642
n14205.out[0] (.names)                                           0.261    18.903
n13722.in[0] (.names)                                            1.014    19.917
n13722.out[0] (.names)                                           0.261    20.178
n14220.in[1] (.names)                                            1.014    21.192
n14220.out[0] (.names)                                           0.261    21.453
n14211.in[0] (.names)                                            1.014    22.467
n14211.out[0] (.names)                                           0.261    22.728
n14193.in[0] (.names)                                            1.014    23.742
n14193.out[0] (.names)                                           0.261    24.003
n14236.in[0] (.names)                                            1.014    25.016
n14236.out[0] (.names)                                           0.261    25.277
n14207.in[0] (.names)                                            1.014    26.291
n14207.out[0] (.names)                                           0.261    26.552
n14238.in[0] (.names)                                            1.014    27.566
n14238.out[0] (.names)                                           0.261    27.827
n14239.in[0] (.names)                                            1.014    28.841
n14239.out[0] (.names)                                           0.261    29.102
n14240.in[1] (.names)                                            1.014    30.116
n14240.out[0] (.names)                                           0.261    30.377
n14210.in[0] (.names)                                            1.014    31.390
n14210.out[0] (.names)                                           0.261    31.651
n14242.in[0] (.names)                                            1.014    32.665
n14242.out[0] (.names)                                           0.261    32.926
n14191.in[1] (.names)                                            1.014    33.940
n14191.out[0] (.names)                                           0.261    34.201
n14208.in[0] (.names)                                            1.014    35.215
n14208.out[0] (.names)                                           0.261    35.476
n14248.in[1] (.names)                                            1.014    36.490
n14248.out[0] (.names)                                           0.261    36.751
n14165.in[0] (.names)                                            1.014    37.765
n14165.out[0] (.names)                                           0.261    38.026
n14249.in[0] (.names)                                            1.014    39.039
n14249.out[0] (.names)                                           0.261    39.300
n14254.in[2] (.names)                                            1.014    40.314
n14254.out[0] (.names)                                           0.261    40.575
n14255.in[0] (.names)                                            1.014    41.589
n14255.out[0] (.names)                                           0.261    41.850
n14308.in[0] (.names)                                            1.014    42.864
n14308.out[0] (.names)                                           0.261    43.125
n14312.in[1] (.names)                                            1.014    44.139
n14312.out[0] (.names)                                           0.261    44.400
n14313.in[0] (.names)                                            1.014    45.413
n14313.out[0] (.names)                                           0.261    45.674
n14316.in[3] (.names)                                            1.014    46.688
n14316.out[0] (.names)                                           0.261    46.949
n14309.in[1] (.names)                                            1.014    47.963
n14309.out[0] (.names)                                           0.261    48.224
n14318.in[1] (.names)                                            1.014    49.238
n14318.out[0] (.names)                                           0.261    49.499
n13334.in[0] (.names)                                            1.014    50.513
n13334.out[0] (.names)                                           0.261    50.774
n13335.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13335.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n2221.Q[0] (.latch clocked by pclk)
Endpoint  : n14311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2221.clk[0] (.latch)                                            1.014     1.014
n2221.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14179.in[0] (.names)                                            1.014     2.070
n14179.out[0] (.names)                                           0.261     2.331
n14180.in[0] (.names)                                            1.014     3.344
n14180.out[0] (.names)                                           0.261     3.605
n14181.in[0] (.names)                                            1.014     4.619
n14181.out[0] (.names)                                           0.261     4.880
n14182.in[1] (.names)                                            1.014     5.894
n14182.out[0] (.names)                                           0.261     6.155
n14184.in[1] (.names)                                            1.014     7.169
n14184.out[0] (.names)                                           0.261     7.430
n14185.in[0] (.names)                                            1.014     8.444
n14185.out[0] (.names)                                           0.261     8.705
n14196.in[1] (.names)                                            1.014     9.719
n14196.out[0] (.names)                                           0.261     9.980
n14200.in[0] (.names)                                            1.014    10.993
n14200.out[0] (.names)                                           0.261    11.254
n14201.in[0] (.names)                                            1.014    12.268
n14201.out[0] (.names)                                           0.261    12.529
n14202.in[0] (.names)                                            1.014    13.543
n14202.out[0] (.names)                                           0.261    13.804
n14203.in[3] (.names)                                            1.014    14.818
n14203.out[0] (.names)                                           0.261    15.079
n14204.in[2] (.names)                                            1.014    16.093
n14204.out[0] (.names)                                           0.261    16.354
n14124.in[0] (.names)                                            1.014    17.367
n14124.out[0] (.names)                                           0.261    17.628
n14205.in[0] (.names)                                            1.014    18.642
n14205.out[0] (.names)                                           0.261    18.903
n13722.in[0] (.names)                                            1.014    19.917
n13722.out[0] (.names)                                           0.261    20.178
n14220.in[1] (.names)                                            1.014    21.192
n14220.out[0] (.names)                                           0.261    21.453
n14211.in[0] (.names)                                            1.014    22.467
n14211.out[0] (.names)                                           0.261    22.728
n14193.in[0] (.names)                                            1.014    23.742
n14193.out[0] (.names)                                           0.261    24.003
n14236.in[0] (.names)                                            1.014    25.016
n14236.out[0] (.names)                                           0.261    25.277
n14207.in[0] (.names)                                            1.014    26.291
n14207.out[0] (.names)                                           0.261    26.552
n14238.in[0] (.names)                                            1.014    27.566
n14238.out[0] (.names)                                           0.261    27.827
n14239.in[0] (.names)                                            1.014    28.841
n14239.out[0] (.names)                                           0.261    29.102
n14240.in[1] (.names)                                            1.014    30.116
n14240.out[0] (.names)                                           0.261    30.377
n14210.in[0] (.names)                                            1.014    31.390
n14210.out[0] (.names)                                           0.261    31.651
n14242.in[0] (.names)                                            1.014    32.665
n14242.out[0] (.names)                                           0.261    32.926
n14191.in[1] (.names)                                            1.014    33.940
n14191.out[0] (.names)                                           0.261    34.201
n14208.in[0] (.names)                                            1.014    35.215
n14208.out[0] (.names)                                           0.261    35.476
n14248.in[1] (.names)                                            1.014    36.490
n14248.out[0] (.names)                                           0.261    36.751
n14165.in[0] (.names)                                            1.014    37.765
n14165.out[0] (.names)                                           0.261    38.026
n14249.in[0] (.names)                                            1.014    39.039
n14249.out[0] (.names)                                           0.261    39.300
n14254.in[2] (.names)                                            1.014    40.314
n14254.out[0] (.names)                                           0.261    40.575
n14255.in[0] (.names)                                            1.014    41.589
n14255.out[0] (.names)                                           0.261    41.850
n14308.in[0] (.names)                                            1.014    42.864
n14308.out[0] (.names)                                           0.261    43.125
n14312.in[1] (.names)                                            1.014    44.139
n14312.out[0] (.names)                                           0.261    44.400
n14313.in[0] (.names)                                            1.014    45.413
n14313.out[0] (.names)                                           0.261    45.674
n14316.in[3] (.names)                                            1.014    46.688
n14316.out[0] (.names)                                           0.261    46.949
n14309.in[1] (.names)                                            1.014    47.963
n14309.out[0] (.names)                                           0.261    48.224
n14310.in[2] (.names)                                            1.014    49.238
n14310.out[0] (.names)                                           0.261    49.499
n13342.in[0] (.names)                                            1.014    50.513
n13342.out[0] (.names)                                           0.261    50.774
n14311.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14311.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n2221.Q[0] (.latch clocked by pclk)
Endpoint  : n13343.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2221.clk[0] (.latch)                                            1.014     1.014
n2221.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14179.in[0] (.names)                                            1.014     2.070
n14179.out[0] (.names)                                           0.261     2.331
n14180.in[0] (.names)                                            1.014     3.344
n14180.out[0] (.names)                                           0.261     3.605
n14181.in[0] (.names)                                            1.014     4.619
n14181.out[0] (.names)                                           0.261     4.880
n14182.in[1] (.names)                                            1.014     5.894
n14182.out[0] (.names)                                           0.261     6.155
n14184.in[1] (.names)                                            1.014     7.169
n14184.out[0] (.names)                                           0.261     7.430
n14185.in[0] (.names)                                            1.014     8.444
n14185.out[0] (.names)                                           0.261     8.705
n14196.in[1] (.names)                                            1.014     9.719
n14196.out[0] (.names)                                           0.261     9.980
n14200.in[0] (.names)                                            1.014    10.993
n14200.out[0] (.names)                                           0.261    11.254
n14201.in[0] (.names)                                            1.014    12.268
n14201.out[0] (.names)                                           0.261    12.529
n14202.in[0] (.names)                                            1.014    13.543
n14202.out[0] (.names)                                           0.261    13.804
n14203.in[3] (.names)                                            1.014    14.818
n14203.out[0] (.names)                                           0.261    15.079
n14204.in[2] (.names)                                            1.014    16.093
n14204.out[0] (.names)                                           0.261    16.354
n14124.in[0] (.names)                                            1.014    17.367
n14124.out[0] (.names)                                           0.261    17.628
n14205.in[0] (.names)                                            1.014    18.642
n14205.out[0] (.names)                                           0.261    18.903
n13722.in[0] (.names)                                            1.014    19.917
n13722.out[0] (.names)                                           0.261    20.178
n14220.in[1] (.names)                                            1.014    21.192
n14220.out[0] (.names)                                           0.261    21.453
n14211.in[0] (.names)                                            1.014    22.467
n14211.out[0] (.names)                                           0.261    22.728
n14193.in[0] (.names)                                            1.014    23.742
n14193.out[0] (.names)                                           0.261    24.003
n14236.in[0] (.names)                                            1.014    25.016
n14236.out[0] (.names)                                           0.261    25.277
n14207.in[0] (.names)                                            1.014    26.291
n14207.out[0] (.names)                                           0.261    26.552
n14238.in[0] (.names)                                            1.014    27.566
n14238.out[0] (.names)                                           0.261    27.827
n14239.in[0] (.names)                                            1.014    28.841
n14239.out[0] (.names)                                           0.261    29.102
n14240.in[1] (.names)                                            1.014    30.116
n14240.out[0] (.names)                                           0.261    30.377
n14210.in[0] (.names)                                            1.014    31.390
n14210.out[0] (.names)                                           0.261    31.651
n14242.in[0] (.names)                                            1.014    32.665
n14242.out[0] (.names)                                           0.261    32.926
n14191.in[1] (.names)                                            1.014    33.940
n14191.out[0] (.names)                                           0.261    34.201
n14208.in[0] (.names)                                            1.014    35.215
n14208.out[0] (.names)                                           0.261    35.476
n14248.in[1] (.names)                                            1.014    36.490
n14248.out[0] (.names)                                           0.261    36.751
n14165.in[0] (.names)                                            1.014    37.765
n14165.out[0] (.names)                                           0.261    38.026
n14249.in[0] (.names)                                            1.014    39.039
n14249.out[0] (.names)                                           0.261    39.300
n14254.in[2] (.names)                                            1.014    40.314
n14254.out[0] (.names)                                           0.261    40.575
n14255.in[0] (.names)                                            1.014    41.589
n14255.out[0] (.names)                                           0.261    41.850
n14308.in[0] (.names)                                            1.014    42.864
n14308.out[0] (.names)                                           0.261    43.125
n14312.in[1] (.names)                                            1.014    44.139
n14312.out[0] (.names)                                           0.261    44.400
n14313.in[0] (.names)                                            1.014    45.413
n14313.out[0] (.names)                                           0.261    45.674
n14316.in[3] (.names)                                            1.014    46.688
n14316.out[0] (.names)                                           0.261    46.949
n14309.in[1] (.names)                                            1.014    47.963
n14309.out[0] (.names)                                           0.261    48.224
n14310.in[2] (.names)                                            1.014    49.238
n14310.out[0] (.names)                                           0.261    49.499
n13342.in[0] (.names)                                            1.014    50.513
n13342.out[0] (.names)                                           0.261    50.774
n13343.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13343.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n563.Q[0] (.latch clocked by pclk)
Endpoint  : n13113.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n563.clk[0] (.latch)                                             1.014     1.014
n563.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13151.in[0] (.names)                                            1.014     2.070
n13151.out[0] (.names)                                           0.261     2.331
n13149.in[0] (.names)                                            1.014     3.344
n13149.out[0] (.names)                                           0.261     3.605
n13148.in[0] (.names)                                            1.014     4.619
n13148.out[0] (.names)                                           0.261     4.880
n13150.in[0] (.names)                                            1.014     5.894
n13150.out[0] (.names)                                           0.261     6.155
n13143.in[1] (.names)                                            1.014     7.169
n13143.out[0] (.names)                                           0.261     7.430
n13142.in[2] (.names)                                            1.014     8.444
n13142.out[0] (.names)                                           0.261     8.705
n13153.in[1] (.names)                                            1.014     9.719
n13153.out[0] (.names)                                           0.261     9.980
n13155.in[1] (.names)                                            1.014    10.993
n13155.out[0] (.names)                                           0.261    11.254
n13157.in[0] (.names)                                            1.014    12.268
n13157.out[0] (.names)                                           0.261    12.529
n13158.in[0] (.names)                                            1.014    13.543
n13158.out[0] (.names)                                           0.261    13.804
n13159.in[0] (.names)                                            1.014    14.818
n13159.out[0] (.names)                                           0.261    15.079
n13144.in[1] (.names)                                            1.014    16.093
n13144.out[0] (.names)                                           0.261    16.354
n13160.in[0] (.names)                                            1.014    17.367
n13160.out[0] (.names)                                           0.261    17.628
n13161.in[0] (.names)                                            1.014    18.642
n13161.out[0] (.names)                                           0.261    18.903
n13162.in[0] (.names)                                            1.014    19.917
n13162.out[0] (.names)                                           0.261    20.178
n12233.in[2] (.names)                                            1.014    21.192
n12233.out[0] (.names)                                           0.261    21.453
n12234.in[2] (.names)                                            1.014    22.467
n12234.out[0] (.names)                                           0.261    22.728
n12235.in[1] (.names)                                            1.014    23.742
n12235.out[0] (.names)                                           0.261    24.003
n12237.in[0] (.names)                                            1.014    25.016
n12237.out[0] (.names)                                           0.261    25.277
n12238.in[0] (.names)                                            1.014    26.291
n12238.out[0] (.names)                                           0.261    26.552
n12243.in[1] (.names)                                            1.014    27.566
n12243.out[0] (.names)                                           0.261    27.827
n12244.in[1] (.names)                                            1.014    28.841
n12244.out[0] (.names)                                           0.261    29.102
n12245.in[0] (.names)                                            1.014    30.116
n12245.out[0] (.names)                                           0.261    30.377
n12247.in[1] (.names)                                            1.014    31.390
n12247.out[0] (.names)                                           0.261    31.651
n12248.in[0] (.names)                                            1.014    32.665
n12248.out[0] (.names)                                           0.261    32.926
n12249.in[1] (.names)                                            1.014    33.940
n12249.out[0] (.names)                                           0.261    34.201
n12251.in[1] (.names)                                            1.014    35.215
n12251.out[0] (.names)                                           0.261    35.476
n12253.in[0] (.names)                                            1.014    36.490
n12253.out[0] (.names)                                           0.261    36.751
n12254.in[0] (.names)                                            1.014    37.765
n12254.out[0] (.names)                                           0.261    38.026
n12171.in[1] (.names)                                            1.014    39.039
n12171.out[0] (.names)                                           0.261    39.300
n12213.in[0] (.names)                                            1.014    40.314
n12213.out[0] (.names)                                           0.261    40.575
n12214.in[0] (.names)                                            1.014    41.589
n12214.out[0] (.names)                                           0.261    41.850
n12216.in[1] (.names)                                            1.014    42.864
n12216.out[0] (.names)                                           0.261    43.125
n12217.in[0] (.names)                                            1.014    44.139
n12217.out[0] (.names)                                           0.261    44.400
n11290.in[0] (.names)                                            1.014    45.413
n11290.out[0] (.names)                                           0.261    45.674
n12218.in[0] (.names)                                            1.014    46.688
n12218.out[0] (.names)                                           0.261    46.949
n13114.in[2] (.names)                                            1.014    47.963
n13114.out[0] (.names)                                           0.261    48.224
n13115.in[0] (.names)                                            1.014    49.238
n13115.out[0] (.names)                                           0.261    49.499
n11959.in[1] (.names)                                            1.014    50.513
n11959.out[0] (.names)                                           0.261    50.774
n13113.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13113.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n563.Q[0] (.latch clocked by pclk)
Endpoint  : n11625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n563.clk[0] (.latch)                                             1.014     1.014
n563.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13151.in[0] (.names)                                            1.014     2.070
n13151.out[0] (.names)                                           0.261     2.331
n13149.in[0] (.names)                                            1.014     3.344
n13149.out[0] (.names)                                           0.261     3.605
n13148.in[0] (.names)                                            1.014     4.619
n13148.out[0] (.names)                                           0.261     4.880
n13150.in[0] (.names)                                            1.014     5.894
n13150.out[0] (.names)                                           0.261     6.155
n13143.in[1] (.names)                                            1.014     7.169
n13143.out[0] (.names)                                           0.261     7.430
n13142.in[2] (.names)                                            1.014     8.444
n13142.out[0] (.names)                                           0.261     8.705
n13153.in[1] (.names)                                            1.014     9.719
n13153.out[0] (.names)                                           0.261     9.980
n13155.in[1] (.names)                                            1.014    10.993
n13155.out[0] (.names)                                           0.261    11.254
n13157.in[0] (.names)                                            1.014    12.268
n13157.out[0] (.names)                                           0.261    12.529
n13158.in[0] (.names)                                            1.014    13.543
n13158.out[0] (.names)                                           0.261    13.804
n13159.in[0] (.names)                                            1.014    14.818
n13159.out[0] (.names)                                           0.261    15.079
n13144.in[1] (.names)                                            1.014    16.093
n13144.out[0] (.names)                                           0.261    16.354
n13160.in[0] (.names)                                            1.014    17.367
n13160.out[0] (.names)                                           0.261    17.628
n13161.in[0] (.names)                                            1.014    18.642
n13161.out[0] (.names)                                           0.261    18.903
n13162.in[0] (.names)                                            1.014    19.917
n13162.out[0] (.names)                                           0.261    20.178
n12233.in[2] (.names)                                            1.014    21.192
n12233.out[0] (.names)                                           0.261    21.453
n12234.in[2] (.names)                                            1.014    22.467
n12234.out[0] (.names)                                           0.261    22.728
n12235.in[1] (.names)                                            1.014    23.742
n12235.out[0] (.names)                                           0.261    24.003
n12237.in[0] (.names)                                            1.014    25.016
n12237.out[0] (.names)                                           0.261    25.277
n12238.in[0] (.names)                                            1.014    26.291
n12238.out[0] (.names)                                           0.261    26.552
n12243.in[1] (.names)                                            1.014    27.566
n12243.out[0] (.names)                                           0.261    27.827
n12244.in[1] (.names)                                            1.014    28.841
n12244.out[0] (.names)                                           0.261    29.102
n12245.in[0] (.names)                                            1.014    30.116
n12245.out[0] (.names)                                           0.261    30.377
n12247.in[1] (.names)                                            1.014    31.390
n12247.out[0] (.names)                                           0.261    31.651
n12248.in[0] (.names)                                            1.014    32.665
n12248.out[0] (.names)                                           0.261    32.926
n12249.in[1] (.names)                                            1.014    33.940
n12249.out[0] (.names)                                           0.261    34.201
n12251.in[1] (.names)                                            1.014    35.215
n12251.out[0] (.names)                                           0.261    35.476
n12253.in[0] (.names)                                            1.014    36.490
n12253.out[0] (.names)                                           0.261    36.751
n12254.in[0] (.names)                                            1.014    37.765
n12254.out[0] (.names)                                           0.261    38.026
n12171.in[1] (.names)                                            1.014    39.039
n12171.out[0] (.names)                                           0.261    39.300
n12213.in[0] (.names)                                            1.014    40.314
n12213.out[0] (.names)                                           0.261    40.575
n12214.in[0] (.names)                                            1.014    41.589
n12214.out[0] (.names)                                           0.261    41.850
n12216.in[1] (.names)                                            1.014    42.864
n12216.out[0] (.names)                                           0.261    43.125
n12217.in[0] (.names)                                            1.014    44.139
n12217.out[0] (.names)                                           0.261    44.400
n11290.in[0] (.names)                                            1.014    45.413
n11290.out[0] (.names)                                           0.261    45.674
n12218.in[0] (.names)                                            1.014    46.688
n12218.out[0] (.names)                                           0.261    46.949
n13114.in[2] (.names)                                            1.014    47.963
n13114.out[0] (.names)                                           0.261    48.224
n13115.in[0] (.names)                                            1.014    49.238
n13115.out[0] (.names)                                           0.261    49.499
n11959.in[1] (.names)                                            1.014    50.513
n11959.out[0] (.names)                                           0.261    50.774
n11625.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11625.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n9192.Q[0] (.latch clocked by pclk)
Endpoint  : n9184.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9192.clk[0] (.latch)                                            1.014     1.014
n9192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9193.in[0] (.names)                                             1.014     2.070
n9193.out[0] (.names)                                            0.261     2.331
n9194.in[1] (.names)                                             1.014     3.344
n9194.out[0] (.names)                                            0.261     3.605
n9195.in[0] (.names)                                             1.014     4.619
n9195.out[0] (.names)                                            0.261     4.880
n9188.in[0] (.names)                                             1.014     5.894
n9188.out[0] (.names)                                            0.261     6.155
n9187.in[0] (.names)                                             1.014     7.169
n9187.out[0] (.names)                                            0.261     7.430
n9189.in[0] (.names)                                             1.014     8.444
n9189.out[0] (.names)                                            0.261     8.705
n9191.in[2] (.names)                                             1.014     9.719
n9191.out[0] (.names)                                            0.261     9.980
n9201.in[0] (.names)                                             1.014    10.993
n9201.out[0] (.names)                                            0.261    11.254
n9202.in[0] (.names)                                             1.014    12.268
n9202.out[0] (.names)                                            0.261    12.529
n9203.in[0] (.names)                                             1.014    13.543
n9203.out[0] (.names)                                            0.261    13.804
n9204.in[0] (.names)                                             1.014    14.818
n9204.out[0] (.names)                                            0.261    15.079
n9205.in[2] (.names)                                             1.014    16.093
n9205.out[0] (.names)                                            0.261    16.354
n9206.in[2] (.names)                                             1.014    17.367
n9206.out[0] (.names)                                            0.261    17.628
n9208.in[0] (.names)                                             1.014    18.642
n9208.out[0] (.names)                                            0.261    18.903
n9209.in[0] (.names)                                             1.014    19.917
n9209.out[0] (.names)                                            0.261    20.178
n9210.in[1] (.names)                                             1.014    21.192
n9210.out[0] (.names)                                            0.261    21.453
n9215.in[2] (.names)                                             1.014    22.467
n9215.out[0] (.names)                                            0.261    22.728
n9218.in[2] (.names)                                             1.014    23.742
n9218.out[0] (.names)                                            0.261    24.003
n9219.in[0] (.names)                                             1.014    25.016
n9219.out[0] (.names)                                            0.261    25.277
n9220.in[2] (.names)                                             1.014    26.291
n9220.out[0] (.names)                                            0.261    26.552
n8957.in[1] (.names)                                             1.014    27.566
n8957.out[0] (.names)                                            0.261    27.827
n8958.in[3] (.names)                                             1.014    28.841
n8958.out[0] (.names)                                            0.261    29.102
n8959.in[1] (.names)                                             1.014    30.116
n8959.out[0] (.names)                                            0.261    30.377
n8961.in[1] (.names)                                             1.014    31.390
n8961.out[0] (.names)                                            0.261    31.651
n8964.in[1] (.names)                                             1.014    32.665
n8964.out[0] (.names)                                            0.261    32.926
n9126.in[0] (.names)                                             1.014    33.940
n9126.out[0] (.names)                                            0.261    34.201
n9174.in[1] (.names)                                             1.014    35.215
n9174.out[0] (.names)                                            0.261    35.476
n9177.in[0] (.names)                                             1.014    36.490
n9177.out[0] (.names)                                            0.261    36.751
n9175.in[0] (.names)                                             1.014    37.765
n9175.out[0] (.names)                                            0.261    38.026
n9176.in[0] (.names)                                             1.014    39.039
n9176.out[0] (.names)                                            0.261    39.300
n9179.in[0] (.names)                                             1.014    40.314
n9179.out[0] (.names)                                            0.261    40.575
n9180.in[0] (.names)                                             1.014    41.589
n9180.out[0] (.names)                                            0.261    41.850
n9182.in[0] (.names)                                             1.014    42.864
n9182.out[0] (.names)                                            0.261    43.125
n9172.in[0] (.names)                                             1.014    44.139
n9172.out[0] (.names)                                            0.261    44.400
n9164.in[0] (.names)                                             1.014    45.413
n9164.out[0] (.names)                                            0.261    45.674
n8734.in[1] (.names)                                             1.014    46.688
n8734.out[0] (.names)                                            0.261    46.949
n9173.in[0] (.names)                                             1.014    47.963
n9173.out[0] (.names)                                            0.261    48.224
n8681.in[0] (.names)                                             1.014    49.238
n8681.out[0] (.names)                                            0.261    49.499
n9183.in[1] (.names)                                             1.014    50.513
n9183.out[0] (.names)                                            0.261    50.774
n9184.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9184.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n563.Q[0] (.latch clocked by pclk)
Endpoint  : n7791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n563.clk[0] (.latch)                                             1.014     1.014
n563.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13151.in[0] (.names)                                            1.014     2.070
n13151.out[0] (.names)                                           0.261     2.331
n13149.in[0] (.names)                                            1.014     3.344
n13149.out[0] (.names)                                           0.261     3.605
n13148.in[0] (.names)                                            1.014     4.619
n13148.out[0] (.names)                                           0.261     4.880
n13150.in[0] (.names)                                            1.014     5.894
n13150.out[0] (.names)                                           0.261     6.155
n13143.in[1] (.names)                                            1.014     7.169
n13143.out[0] (.names)                                           0.261     7.430
n13142.in[2] (.names)                                            1.014     8.444
n13142.out[0] (.names)                                           0.261     8.705
n13153.in[1] (.names)                                            1.014     9.719
n13153.out[0] (.names)                                           0.261     9.980
n13155.in[1] (.names)                                            1.014    10.993
n13155.out[0] (.names)                                           0.261    11.254
n13157.in[0] (.names)                                            1.014    12.268
n13157.out[0] (.names)                                           0.261    12.529
n13158.in[0] (.names)                                            1.014    13.543
n13158.out[0] (.names)                                           0.261    13.804
n13159.in[0] (.names)                                            1.014    14.818
n13159.out[0] (.names)                                           0.261    15.079
n13144.in[1] (.names)                                            1.014    16.093
n13144.out[0] (.names)                                           0.261    16.354
n13160.in[0] (.names)                                            1.014    17.367
n13160.out[0] (.names)                                           0.261    17.628
n13161.in[0] (.names)                                            1.014    18.642
n13161.out[0] (.names)                                           0.261    18.903
n13162.in[0] (.names)                                            1.014    19.917
n13162.out[0] (.names)                                           0.261    20.178
n12233.in[2] (.names)                                            1.014    21.192
n12233.out[0] (.names)                                           0.261    21.453
n12234.in[2] (.names)                                            1.014    22.467
n12234.out[0] (.names)                                           0.261    22.728
n12235.in[1] (.names)                                            1.014    23.742
n12235.out[0] (.names)                                           0.261    24.003
n12237.in[0] (.names)                                            1.014    25.016
n12237.out[0] (.names)                                           0.261    25.277
n12238.in[0] (.names)                                            1.014    26.291
n12238.out[0] (.names)                                           0.261    26.552
n12243.in[1] (.names)                                            1.014    27.566
n12243.out[0] (.names)                                           0.261    27.827
n12244.in[1] (.names)                                            1.014    28.841
n12244.out[0] (.names)                                           0.261    29.102
n12245.in[0] (.names)                                            1.014    30.116
n12245.out[0] (.names)                                           0.261    30.377
n12247.in[1] (.names)                                            1.014    31.390
n12247.out[0] (.names)                                           0.261    31.651
n12248.in[0] (.names)                                            1.014    32.665
n12248.out[0] (.names)                                           0.261    32.926
n12249.in[1] (.names)                                            1.014    33.940
n12249.out[0] (.names)                                           0.261    34.201
n12251.in[1] (.names)                                            1.014    35.215
n12251.out[0] (.names)                                           0.261    35.476
n12253.in[0] (.names)                                            1.014    36.490
n12253.out[0] (.names)                                           0.261    36.751
n12254.in[0] (.names)                                            1.014    37.765
n12254.out[0] (.names)                                           0.261    38.026
n12171.in[1] (.names)                                            1.014    39.039
n12171.out[0] (.names)                                           0.261    39.300
n12213.in[0] (.names)                                            1.014    40.314
n12213.out[0] (.names)                                           0.261    40.575
n12214.in[0] (.names)                                            1.014    41.589
n12214.out[0] (.names)                                           0.261    41.850
n12216.in[1] (.names)                                            1.014    42.864
n12216.out[0] (.names)                                           0.261    43.125
n12217.in[0] (.names)                                            1.014    44.139
n12217.out[0] (.names)                                           0.261    44.400
n11290.in[0] (.names)                                            1.014    45.413
n11290.out[0] (.names)                                           0.261    45.674
n12218.in[0] (.names)                                            1.014    46.688
n12218.out[0] (.names)                                           0.261    46.949
n13114.in[2] (.names)                                            1.014    47.963
n13114.out[0] (.names)                                           0.261    48.224
n13115.in[0] (.names)                                            1.014    49.238
n13115.out[0] (.names)                                           0.261    49.499
n7790.in[0] (.names)                                             1.014    50.513
n7790.out[0] (.names)                                            0.261    50.774
n7791.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7791.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n1344.Q[0] (.latch clocked by pclk)
Endpoint  : n11411.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1344.clk[0] (.latch)                                            1.014     1.014
n1344.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11907.in[0] (.names)                                            1.014     2.070
n11907.out[0] (.names)                                           0.261     2.331
n11910.in[0] (.names)                                            1.014     3.344
n11910.out[0] (.names)                                           0.261     3.605
n11912.in[2] (.names)                                            1.014     4.619
n11912.out[0] (.names)                                           0.261     4.880
n11913.in[0] (.names)                                            1.014     5.894
n11913.out[0] (.names)                                           0.261     6.155
n11417.in[1] (.names)                                            1.014     7.169
n11417.out[0] (.names)                                           0.261     7.430
n11919.in[0] (.names)                                            1.014     8.444
n11919.out[0] (.names)                                           0.261     8.705
n11920.in[0] (.names)                                            1.014     9.719
n11920.out[0] (.names)                                           0.261     9.980
n11922.in[1] (.names)                                            1.014    10.993
n11922.out[0] (.names)                                           0.261    11.254
n11797.in[2] (.names)                                            1.014    12.268
n11797.out[0] (.names)                                           0.261    12.529
n11929.in[0] (.names)                                            1.014    13.543
n11929.out[0] (.names)                                           0.261    13.804
n11930.in[1] (.names)                                            1.014    14.818
n11930.out[0] (.names)                                           0.261    15.079
n11486.in[0] (.names)                                            1.014    16.093
n11486.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n11488.in[0] (.names)                                            1.014    18.642
n11488.out[0] (.names)                                           0.261    18.903
n11490.in[2] (.names)                                            1.014    19.917
n11490.out[0] (.names)                                           0.261    20.178
n11495.in[1] (.names)                                            1.014    21.192
n11495.out[0] (.names)                                           0.261    21.453
n11491.in[0] (.names)                                            1.014    22.467
n11491.out[0] (.names)                                           0.261    22.728
n11497.in[1] (.names)                                            1.014    23.742
n11497.out[0] (.names)                                           0.261    24.003
n11498.in[0] (.names)                                            1.014    25.016
n11498.out[0] (.names)                                           0.261    25.277
n11499.in[0] (.names)                                            1.014    26.291
n11499.out[0] (.names)                                           0.261    26.552
n11483.in[0] (.names)                                            1.014    27.566
n11483.out[0] (.names)                                           0.261    27.827
n11485.in[0] (.names)                                            1.014    28.841
n11485.out[0] (.names)                                           0.261    29.102
n11395.in[0] (.names)                                            1.014    30.116
n11395.out[0] (.names)                                           0.261    30.377
n11462.in[0] (.names)                                            1.014    31.390
n11462.out[0] (.names)                                           0.261    31.651
n11463.in[0] (.names)                                            1.014    32.665
n11463.out[0] (.names)                                           0.261    32.926
n11464.in[0] (.names)                                            1.014    33.940
n11464.out[0] (.names)                                           0.261    34.201
n11465.in[1] (.names)                                            1.014    35.215
n11465.out[0] (.names)                                           0.261    35.476
n11467.in[0] (.names)                                            1.014    36.490
n11467.out[0] (.names)                                           0.261    36.751
n11349.in[0] (.names)                                            1.014    37.765
n11349.out[0] (.names)                                           0.261    38.026
n11401.in[3] (.names)                                            1.014    39.039
n11401.out[0] (.names)                                           0.261    39.300
n11409.in[1] (.names)                                            1.014    40.314
n11409.out[0] (.names)                                           0.261    40.575
n11403.in[1] (.names)                                            1.014    41.589
n11403.out[0] (.names)                                           0.261    41.850
n11404.in[2] (.names)                                            1.014    42.864
n11404.out[0] (.names)                                           0.261    43.125
n11405.in[0] (.names)                                            1.014    44.139
n11405.out[0] (.names)                                           0.261    44.400
n7804.in[0] (.names)                                             1.014    45.413
n7804.out[0] (.names)                                            0.261    45.674
n336.in[1] (.names)                                              1.014    46.688
n336.out[0] (.names)                                             0.261    46.949
n11410.in[2] (.names)                                            1.014    47.963
n11410.out[0] (.names)                                           0.261    48.224
n11412.in[1] (.names)                                            1.014    49.238
n11412.out[0] (.names)                                           0.261    49.499
n11270.in[0] (.names)                                            1.014    50.513
n11270.out[0] (.names)                                           0.261    50.774
n11411.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11411.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n11974.Q[0] (.latch clocked by pclk)
Endpoint  : n14462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11974.clk[0] (.latch)                                           1.014     1.014
n11974.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12851.in[0] (.names)                                            1.014     2.070
n12851.out[0] (.names)                                           0.261     2.331
n12852.in[0] (.names)                                            1.014     3.344
n12852.out[0] (.names)                                           0.261     3.605
n12853.in[0] (.names)                                            1.014     4.619
n12853.out[0] (.names)                                           0.261     4.880
n12766.in[0] (.names)                                            1.014     5.894
n12766.out[0] (.names)                                           0.261     6.155
n12767.in[0] (.names)                                            1.014     7.169
n12767.out[0] (.names)                                           0.261     7.430
n12768.in[1] (.names)                                            1.014     8.444
n12768.out[0] (.names)                                           0.261     8.705
n12777.in[0] (.names)                                            1.014     9.719
n12777.out[0] (.names)                                           0.261     9.980
n12776.in[0] (.names)                                            1.014    10.993
n12776.out[0] (.names)                                           0.261    11.254
n12753.in[1] (.names)                                            1.014    12.268
n12753.out[0] (.names)                                           0.261    12.529
n12838.in[3] (.names)                                            1.014    13.543
n12838.out[0] (.names)                                           0.261    13.804
n12843.in[0] (.names)                                            1.014    14.818
n12843.out[0] (.names)                                           0.261    15.079
n12845.in[0] (.names)                                            1.014    16.093
n12845.out[0] (.names)                                           0.261    16.354
n12841.in[0] (.names)                                            1.014    17.367
n12841.out[0] (.names)                                           0.261    17.628
n307.in[1] (.names)                                              1.014    18.642
n307.out[0] (.names)                                             0.261    18.903
n14474.in[2] (.names)                                            1.014    19.917
n14474.out[0] (.names)                                           0.261    20.178
n14475.in[1] (.names)                                            1.014    21.192
n14475.out[0] (.names)                                           0.261    21.453
n14476.in[1] (.names)                                            1.014    22.467
n14476.out[0] (.names)                                           0.261    22.728
n14477.in[0] (.names)                                            1.014    23.742
n14477.out[0] (.names)                                           0.261    24.003
n14481.in[1] (.names)                                            1.014    25.016
n14481.out[0] (.names)                                           0.261    25.277
n14451.in[0] (.names)                                            1.014    26.291
n14451.out[0] (.names)                                           0.261    26.552
n14479.in[1] (.names)                                            1.014    27.566
n14479.out[0] (.names)                                           0.261    27.827
n14482.in[1] (.names)                                            1.014    28.841
n14482.out[0] (.names)                                           0.261    29.102
n14483.in[0] (.names)                                            1.014    30.116
n14483.out[0] (.names)                                           0.261    30.377
n13207.in[1] (.names)                                            1.014    31.390
n13207.out[0] (.names)                                           0.261    31.651
n14444.in[0] (.names)                                            1.014    32.665
n14444.out[0] (.names)                                           0.261    32.926
n14445.in[1] (.names)                                            1.014    33.940
n14445.out[0] (.names)                                           0.261    34.201
n14446.in[0] (.names)                                            1.014    35.215
n14446.out[0] (.names)                                           0.261    35.476
n14449.in[0] (.names)                                            1.014    36.490
n14449.out[0] (.names)                                           0.261    36.751
n14456.in[1] (.names)                                            1.014    37.765
n14456.out[0] (.names)                                           0.261    38.026
n14457.in[0] (.names)                                            1.014    39.039
n14457.out[0] (.names)                                           0.261    39.300
n14448.in[0] (.names)                                            1.014    40.314
n14448.out[0] (.names)                                           0.261    40.575
n14447.in[0] (.names)                                            1.014    41.589
n14447.out[0] (.names)                                           0.261    41.850
n13217.in[0] (.names)                                            1.014    42.864
n13217.out[0] (.names)                                           0.261    43.125
n14452.in[3] (.names)                                            1.014    44.139
n14452.out[0] (.names)                                           0.261    44.400
n14453.in[2] (.names)                                            1.014    45.413
n14453.out[0] (.names)                                           0.261    45.674
n14454.in[1] (.names)                                            1.014    46.688
n14454.out[0] (.names)                                           0.261    46.949
n14455.in[0] (.names)                                            1.014    47.963
n14455.out[0] (.names)                                           0.261    48.224
n14460.in[3] (.names)                                            1.014    49.238
n14460.out[0] (.names)                                           0.261    49.499
n14461.in[0] (.names)                                            1.014    50.513
n14461.out[0] (.names)                                           0.261    50.774
n14462.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14462.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n9417.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9588.in[1] (.names)                                             1.014    16.093
n9588.out[0] (.names)                                            0.261    16.354
n9591.in[1] (.names)                                             1.014    17.367
n9591.out[0] (.names)                                            0.261    17.628
n9589.in[0] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n8677.in[2] (.names)                                             1.014    19.917
n8677.out[0] (.names)                                            0.261    20.178
n9640.in[1] (.names)                                             1.014    21.192
n9640.out[0] (.names)                                            0.261    21.453
n9641.in[0] (.names)                                             1.014    22.467
n9641.out[0] (.names)                                            0.261    22.728
n9643.in[1] (.names)                                             1.014    23.742
n9643.out[0] (.names)                                            0.261    24.003
n7896.in[0] (.names)                                             1.014    25.016
n7896.out[0] (.names)                                            0.261    25.277
n9397.in[2] (.names)                                             1.014    26.291
n9397.out[0] (.names)                                            0.261    26.552
n9398.in[1] (.names)                                             1.014    27.566
n9398.out[0] (.names)                                            0.261    27.827
n9400.in[0] (.names)                                             1.014    28.841
n9400.out[0] (.names)                                            0.261    29.102
n9402.in[2] (.names)                                             1.014    30.116
n9402.out[0] (.names)                                            0.261    30.377
n9395.in[2] (.names)                                             1.014    31.390
n9395.out[0] (.names)                                            0.261    31.651
n9396.in[0] (.names)                                             1.014    32.665
n9396.out[0] (.names)                                            0.261    32.926
n9403.in[2] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9405.in[1] (.names)                                             1.014    35.215
n9405.out[0] (.names)                                            0.261    35.476
n9406.in[0] (.names)                                             1.014    36.490
n9406.out[0] (.names)                                            0.261    36.751
n9407.in[0] (.names)                                             1.014    37.765
n9407.out[0] (.names)                                            0.261    38.026
n9408.in[0] (.names)                                             1.014    39.039
n9408.out[0] (.names)                                            0.261    39.300
n9409.in[0] (.names)                                             1.014    40.314
n9409.out[0] (.names)                                            0.261    40.575
n9411.in[1] (.names)                                             1.014    41.589
n9411.out[0] (.names)                                            0.261    41.850
n9412.in[0] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n8688.in[0] (.names)                                             1.014    44.139
n8688.out[0] (.names)                                            0.261    44.400
n9410.in[0] (.names)                                             1.014    45.413
n9410.out[0] (.names)                                            0.261    45.674
n5584.in[1] (.names)                                             1.014    46.688
n5584.out[0] (.names)                                            0.261    46.949
n9415.in[0] (.names)                                             1.014    47.963
n9415.out[0] (.names)                                            0.261    48.224
n9416.in[1] (.names)                                             1.014    49.238
n9416.out[0] (.names)                                            0.261    49.499
n8738.in[0] (.names)                                             1.014    50.513
n8738.out[0] (.names)                                            0.261    50.774
n9417.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9417.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n8745.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9588.in[1] (.names)                                             1.014    16.093
n9588.out[0] (.names)                                            0.261    16.354
n9591.in[1] (.names)                                             1.014    17.367
n9591.out[0] (.names)                                            0.261    17.628
n9589.in[0] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n8677.in[2] (.names)                                             1.014    19.917
n8677.out[0] (.names)                                            0.261    20.178
n9640.in[1] (.names)                                             1.014    21.192
n9640.out[0] (.names)                                            0.261    21.453
n9641.in[0] (.names)                                             1.014    22.467
n9641.out[0] (.names)                                            0.261    22.728
n9643.in[1] (.names)                                             1.014    23.742
n9643.out[0] (.names)                                            0.261    24.003
n7896.in[0] (.names)                                             1.014    25.016
n7896.out[0] (.names)                                            0.261    25.277
n9397.in[2] (.names)                                             1.014    26.291
n9397.out[0] (.names)                                            0.261    26.552
n9398.in[1] (.names)                                             1.014    27.566
n9398.out[0] (.names)                                            0.261    27.827
n9400.in[0] (.names)                                             1.014    28.841
n9400.out[0] (.names)                                            0.261    29.102
n9402.in[2] (.names)                                             1.014    30.116
n9402.out[0] (.names)                                            0.261    30.377
n9395.in[2] (.names)                                             1.014    31.390
n9395.out[0] (.names)                                            0.261    31.651
n9396.in[0] (.names)                                             1.014    32.665
n9396.out[0] (.names)                                            0.261    32.926
n9403.in[2] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9405.in[1] (.names)                                             1.014    35.215
n9405.out[0] (.names)                                            0.261    35.476
n9406.in[0] (.names)                                             1.014    36.490
n9406.out[0] (.names)                                            0.261    36.751
n9407.in[0] (.names)                                             1.014    37.765
n9407.out[0] (.names)                                            0.261    38.026
n9408.in[0] (.names)                                             1.014    39.039
n9408.out[0] (.names)                                            0.261    39.300
n9409.in[0] (.names)                                             1.014    40.314
n9409.out[0] (.names)                                            0.261    40.575
n9411.in[1] (.names)                                             1.014    41.589
n9411.out[0] (.names)                                            0.261    41.850
n9412.in[0] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n8688.in[0] (.names)                                             1.014    44.139
n8688.out[0] (.names)                                            0.261    44.400
n9410.in[0] (.names)                                             1.014    45.413
n9410.out[0] (.names)                                            0.261    45.674
n5584.in[1] (.names)                                             1.014    46.688
n5584.out[0] (.names)                                            0.261    46.949
n9419.in[0] (.names)                                             1.014    47.963
n9419.out[0] (.names)                                            0.261    48.224
n9421.in[0] (.names)                                             1.014    49.238
n9421.out[0] (.names)                                            0.261    49.499
n8744.in[0] (.names)                                             1.014    50.513
n8744.out[0] (.names)                                            0.261    50.774
n8745.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8745.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n1344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9657.in[1] (.names)                                             1.014    16.093
n9657.out[0] (.names)                                            0.261    16.354
n9661.in[3] (.names)                                             1.014    17.367
n9661.out[0] (.names)                                            0.261    17.628
n9663.in[0] (.names)                                             1.014    18.642
n9663.out[0] (.names)                                            0.261    18.903
n9658.in[0] (.names)                                             1.014    19.917
n9658.out[0] (.names)                                            0.261    20.178
n9659.in[0] (.names)                                             1.014    21.192
n9659.out[0] (.names)                                            0.261    21.453
n9700.in[3] (.names)                                             1.014    22.467
n9700.out[0] (.names)                                            0.261    22.728
n9701.in[0] (.names)                                             1.014    23.742
n9701.out[0] (.names)                                            0.261    24.003
n9702.in[1] (.names)                                             1.014    25.016
n9702.out[0] (.names)                                            0.261    25.277
n9704.in[0] (.names)                                             1.014    26.291
n9704.out[0] (.names)                                            0.261    26.552
n9705.in[0] (.names)                                             1.014    27.566
n9705.out[0] (.names)                                            0.261    27.827
n9706.in[0] (.names)                                             1.014    28.841
n9706.out[0] (.names)                                            0.261    29.102
n9782.in[1] (.names)                                             1.014    30.116
n9782.out[0] (.names)                                            0.261    30.377
n9783.in[0] (.names)                                             1.014    31.390
n9783.out[0] (.names)                                            0.261    31.651
n8272.in[0] (.names)                                             1.014    32.665
n8272.out[0] (.names)                                            0.261    32.926
n9767.in[0] (.names)                                             1.014    33.940
n9767.out[0] (.names)                                            0.261    34.201
n9795.in[0] (.names)                                             1.014    35.215
n9795.out[0] (.names)                                            0.261    35.476
n9796.in[1] (.names)                                             1.014    36.490
n9796.out[0] (.names)                                            0.261    36.751
n9784.in[0] (.names)                                             1.014    37.765
n9784.out[0] (.names)                                            0.261    38.026
n9797.in[0] (.names)                                             1.014    39.039
n9797.out[0] (.names)                                            0.261    39.300
n9835.in[1] (.names)                                             1.014    40.314
n9835.out[0] (.names)                                            0.261    40.575
n9845.in[1] (.names)                                             1.014    41.589
n9845.out[0] (.names)                                            0.261    41.850
n9847.in[1] (.names)                                             1.014    42.864
n9847.out[0] (.names)                                            0.261    43.125
n9848.in[0] (.names)                                             1.014    44.139
n9848.out[0] (.names)                                            0.261    44.400
n9850.in[0] (.names)                                             1.014    45.413
n9850.out[0] (.names)                                            0.261    45.674
n9831.in[0] (.names)                                             1.014    46.688
n9831.out[0] (.names)                                            0.261    46.949
n9832.in[0] (.names)                                             1.014    47.963
n9832.out[0] (.names)                                            0.261    48.224
n9803.in[0] (.names)                                             1.014    49.238
n9803.out[0] (.names)                                            0.261    49.499
n8278.in[0] (.names)                                             1.014    50.513
n8278.out[0] (.names)                                            0.261    50.774
n1344.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1344.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n7836.Q[0] (.latch clocked by pclk)
Endpoint  : n7795.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7836.clk[0] (.latch)                                            1.014     1.014
n7836.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10572.in[0] (.names)                                            1.014     2.070
n10572.out[0] (.names)                                           0.261     2.331
n10608.in[1] (.names)                                            1.014     3.344
n10608.out[0] (.names)                                           0.261     3.605
n10609.in[1] (.names)                                            1.014     4.619
n10609.out[0] (.names)                                           0.261     4.880
n10610.in[1] (.names)                                            1.014     5.894
n10610.out[0] (.names)                                           0.261     6.155
n10611.in[0] (.names)                                            1.014     7.169
n10611.out[0] (.names)                                           0.261     7.430
n10612.in[0] (.names)                                            1.014     8.444
n10612.out[0] (.names)                                           0.261     8.705
n10613.in[0] (.names)                                            1.014     9.719
n10613.out[0] (.names)                                           0.261     9.980
n10614.in[0] (.names)                                            1.014    10.993
n10614.out[0] (.names)                                           0.261    11.254
n10615.in[2] (.names)                                            1.014    12.268
n10615.out[0] (.names)                                           0.261    12.529
n10616.in[0] (.names)                                            1.014    13.543
n10616.out[0] (.names)                                           0.261    13.804
n10617.in[0] (.names)                                            1.014    14.818
n10617.out[0] (.names)                                           0.261    15.079
n10589.in[1] (.names)                                            1.014    16.093
n10589.out[0] (.names)                                           0.261    16.354
n10618.in[0] (.names)                                            1.014    17.367
n10618.out[0] (.names)                                           0.261    17.628
n10619.in[0] (.names)                                            1.014    18.642
n10619.out[0] (.names)                                           0.261    18.903
n10620.in[0] (.names)                                            1.014    19.917
n10620.out[0] (.names)                                           0.261    20.178
n10633.in[1] (.names)                                            1.014    21.192
n10633.out[0] (.names)                                           0.261    21.453
n10634.in[1] (.names)                                            1.014    22.467
n10634.out[0] (.names)                                           0.261    22.728
n10635.in[0] (.names)                                            1.014    23.742
n10635.out[0] (.names)                                           0.261    24.003
n10639.in[2] (.names)                                            1.014    25.016
n10639.out[0] (.names)                                           0.261    25.277
n10641.in[1] (.names)                                            1.014    26.291
n10641.out[0] (.names)                                           0.261    26.552
n10645.in[0] (.names)                                            1.014    27.566
n10645.out[0] (.names)                                           0.261    27.827
n10646.in[0] (.names)                                            1.014    28.841
n10646.out[0] (.names)                                           0.261    29.102
n10647.in[0] (.names)                                            1.014    30.116
n10647.out[0] (.names)                                           0.261    30.377
n10648.in[1] (.names)                                            1.014    31.390
n10648.out[0] (.names)                                           0.261    31.651
n10649.in[3] (.names)                                            1.014    32.665
n10649.out[0] (.names)                                           0.261    32.926
n10637.in[2] (.names)                                            1.014    33.940
n10637.out[0] (.names)                                           0.261    34.201
n10651.in[1] (.names)                                            1.014    35.215
n10651.out[0] (.names)                                           0.261    35.476
n10652.in[0] (.names)                                            1.014    36.490
n10652.out[0] (.names)                                           0.261    36.751
n10653.in[0] (.names)                                            1.014    37.765
n10653.out[0] (.names)                                           0.261    38.026
n10654.in[1] (.names)                                            1.014    39.039
n10654.out[0] (.names)                                           0.261    39.300
n11155.in[3] (.names)                                            1.014    40.314
n11155.out[0] (.names)                                           0.261    40.575
n11156.in[2] (.names)                                            1.014    41.589
n11156.out[0] (.names)                                           0.261    41.850
n11157.in[0] (.names)                                            1.014    42.864
n11157.out[0] (.names)                                           0.261    43.125
n11161.in[1] (.names)                                            1.014    44.139
n11161.out[0] (.names)                                           0.261    44.400
n11173.in[1] (.names)                                            1.014    45.413
n11173.out[0] (.names)                                           0.261    45.674
n7849.in[0] (.names)                                             1.014    46.688
n7849.out[0] (.names)                                            0.261    46.949
n11174.in[0] (.names)                                            1.014    47.963
n11174.out[0] (.names)                                           0.261    48.224
n11176.in[0] (.names)                                            1.014    49.238
n11176.out[0] (.names)                                           0.261    49.499
n7794.in[0] (.names)                                             1.014    50.513
n7794.out[0] (.names)                                            0.261    50.774
n7795.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7795.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n10533.Q[0] (.latch clocked by pclk)
Endpoint  : n9858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10533.clk[0] (.latch)                                           1.014     1.014
n10533.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10534.in[0] (.names)                                            1.014     2.070
n10534.out[0] (.names)                                           0.261     2.331
n10528.in[0] (.names)                                            1.014     3.344
n10528.out[0] (.names)                                           0.261     3.605
n10530.in[0] (.names)                                            1.014     4.619
n10530.out[0] (.names)                                           0.261     4.880
n10531.in[1] (.names)                                            1.014     5.894
n10531.out[0] (.names)                                           0.261     6.155
n10522.in[3] (.names)                                            1.014     7.169
n10522.out[0] (.names)                                           0.261     7.430
n10535.in[1] (.names)                                            1.014     8.444
n10535.out[0] (.names)                                           0.261     8.705
n10537.in[0] (.names)                                            1.014     9.719
n10537.out[0] (.names)                                           0.261     9.980
n10538.in[0] (.names)                                            1.014    10.993
n10538.out[0] (.names)                                           0.261    11.254
n10539.in[1] (.names)                                            1.014    12.268
n10539.out[0] (.names)                                           0.261    12.529
n10540.in[1] (.names)                                            1.014    13.543
n10540.out[0] (.names)                                           0.261    13.804
n10541.in[0] (.names)                                            1.014    14.818
n10541.out[0] (.names)                                           0.261    15.079
n10542.in[0] (.names)                                            1.014    16.093
n10542.out[0] (.names)                                           0.261    16.354
n10547.in[0] (.names)                                            1.014    17.367
n10547.out[0] (.names)                                           0.261    17.628
n10550.in[0] (.names)                                            1.014    18.642
n10550.out[0] (.names)                                           0.261    18.903
n10551.in[0] (.names)                                            1.014    19.917
n10551.out[0] (.names)                                           0.261    20.178
n10073.in[0] (.names)                                            1.014    21.192
n10073.out[0] (.names)                                           0.261    21.453
n10544.in[1] (.names)                                            1.014    22.467
n10544.out[0] (.names)                                           0.261    22.728
n10545.in[0] (.names)                                            1.014    23.742
n10545.out[0] (.names)                                           0.261    24.003
n11190.in[1] (.names)                                            1.014    25.016
n11190.out[0] (.names)                                           0.261    25.277
n11218.in[1] (.names)                                            1.014    26.291
n11218.out[0] (.names)                                           0.261    26.552
n11219.in[0] (.names)                                            1.014    27.566
n11219.out[0] (.names)                                           0.261    27.827
n10703.in[0] (.names)                                            1.014    28.841
n10703.out[0] (.names)                                           0.261    29.102
n10704.in[0] (.names)                                            1.014    30.116
n10704.out[0] (.names)                                           0.261    30.377
n10700.in[1] (.names)                                            1.014    31.390
n10700.out[0] (.names)                                           0.261    31.651
n10701.in[1] (.names)                                            1.014    32.665
n10701.out[0] (.names)                                           0.261    32.926
n10706.in[1] (.names)                                            1.014    33.940
n10706.out[0] (.names)                                           0.261    34.201
n10707.in[2] (.names)                                            1.014    35.215
n10707.out[0] (.names)                                           0.261    35.476
n10709.in[1] (.names)                                            1.014    36.490
n10709.out[0] (.names)                                           0.261    36.751
n10713.in[3] (.names)                                            1.014    37.765
n10713.out[0] (.names)                                           0.261    38.026
n10714.in[0] (.names)                                            1.014    39.039
n10714.out[0] (.names)                                           0.261    39.300
n10715.in[2] (.names)                                            1.014    40.314
n10715.out[0] (.names)                                           0.261    40.575
n10690.in[0] (.names)                                            1.014    41.589
n10690.out[0] (.names)                                           0.261    41.850
n10716.in[2] (.names)                                            1.014    42.864
n10716.out[0] (.names)                                           0.261    43.125
n10717.in[2] (.names)                                            1.014    44.139
n10717.out[0] (.names)                                           0.261    44.400
n10718.in[0] (.names)                                            1.014    45.413
n10718.out[0] (.names)                                           0.261    45.674
n9881.in[2] (.names)                                             1.014    46.688
n9881.out[0] (.names)                                            0.261    46.949
n10741.in[1] (.names)                                            1.014    47.963
n10741.out[0] (.names)                                           0.261    48.224
n9859.in[0] (.names)                                             1.014    49.238
n9859.out[0] (.names)                                            0.261    49.499
n9857.in[0] (.names)                                             1.014    50.513
n9857.out[0] (.names)                                            0.261    50.774
n9858.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9858.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n11817.Q[0] (.latch clocked by pclk)
Endpoint  : n6629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11817.clk[0] (.latch)                                           1.014     1.014
n11817.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11818.in[0] (.names)                                            1.014     2.070
n11818.out[0] (.names)                                           0.261     2.331
n11819.in[0] (.names)                                            1.014     3.344
n11819.out[0] (.names)                                           0.261     3.605
n11820.in[0] (.names)                                            1.014     4.619
n11820.out[0] (.names)                                           0.261     4.880
n11821.in[1] (.names)                                            1.014     5.894
n11821.out[0] (.names)                                           0.261     6.155
n11822.in[0] (.names)                                            1.014     7.169
n11822.out[0] (.names)                                           0.261     7.430
n11823.in[0] (.names)                                            1.014     8.444
n11823.out[0] (.names)                                           0.261     8.705
n11805.in[2] (.names)                                            1.014     9.719
n11805.out[0] (.names)                                           0.261     9.980
n11835.in[0] (.names)                                            1.014    10.993
n11835.out[0] (.names)                                           0.261    11.254
n11836.in[0] (.names)                                            1.014    12.268
n11836.out[0] (.names)                                           0.261    12.529
n11826.in[1] (.names)                                            1.014    13.543
n11826.out[0] (.names)                                           0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11361.in[1] (.names)                                            1.014    16.093
n11361.out[0] (.names)                                           0.261    16.354
n11366.in[2] (.names)                                            1.014    17.367
n11366.out[0] (.names)                                           0.261    17.628
n11545.in[0] (.names)                                            1.014    18.642
n11545.out[0] (.names)                                           0.261    18.903
n11550.in[1] (.names)                                            1.014    19.917
n11550.out[0] (.names)                                           0.261    20.178
n11559.in[2] (.names)                                            1.014    21.192
n11559.out[0] (.names)                                           0.261    21.453
n11551.in[0] (.names)                                            1.014    22.467
n11551.out[0] (.names)                                           0.261    22.728
n11560.in[0] (.names)                                            1.014    23.742
n11560.out[0] (.names)                                           0.261    24.003
n11561.in[0] (.names)                                            1.014    25.016
n11561.out[0] (.names)                                           0.261    25.277
n11562.in[1] (.names)                                            1.014    26.291
n11562.out[0] (.names)                                           0.261    26.552
n11564.in[0] (.names)                                            1.014    27.566
n11564.out[0] (.names)                                           0.261    27.827
n11547.in[0] (.names)                                            1.014    28.841
n11547.out[0] (.names)                                           0.261    29.102
n11548.in[0] (.names)                                            1.014    30.116
n11548.out[0] (.names)                                           0.261    30.377
n11553.in[0] (.names)                                            1.014    31.390
n11553.out[0] (.names)                                           0.261    31.651
n11555.in[0] (.names)                                            1.014    32.665
n11555.out[0] (.names)                                           0.261    32.926
n11556.in[0] (.names)                                            1.014    33.940
n11556.out[0] (.names)                                           0.261    34.201
n11574.in[0] (.names)                                            1.014    35.215
n11574.out[0] (.names)                                           0.261    35.476
n11575.in[1] (.names)                                            1.014    36.490
n11575.out[0] (.names)                                           0.261    36.751
n11576.in[0] (.names)                                            1.014    37.765
n11576.out[0] (.names)                                           0.261    38.026
n11355.in[1] (.names)                                            1.014    39.039
n11355.out[0] (.names)                                           0.261    39.300
n11579.in[0] (.names)                                            1.014    40.314
n11579.out[0] (.names)                                           0.261    40.575
n11582.in[3] (.names)                                            1.014    41.589
n11582.out[0] (.names)                                           0.261    41.850
n11583.in[1] (.names)                                            1.014    42.864
n11583.out[0] (.names)                                           0.261    43.125
n11584.in[0] (.names)                                            1.014    44.139
n11584.out[0] (.names)                                           0.261    44.400
n11585.in[0] (.names)                                            1.014    45.413
n11585.out[0] (.names)                                           0.261    45.674
n11252.in[0] (.names)                                            1.014    46.688
n11252.out[0] (.names)                                           0.261    46.949
n11586.in[0] (.names)                                            1.014    47.963
n11586.out[0] (.names)                                           0.261    48.224
n11587.in[0] (.names)                                            1.014    49.238
n11587.out[0] (.names)                                           0.261    49.499
n11300.in[0] (.names)                                            1.014    50.513
n11300.out[0] (.names)                                           0.261    50.774
n6629.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6629.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n11817.Q[0] (.latch clocked by pclk)
Endpoint  : n11535.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11817.clk[0] (.latch)                                           1.014     1.014
n11817.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11818.in[0] (.names)                                            1.014     2.070
n11818.out[0] (.names)                                           0.261     2.331
n11819.in[0] (.names)                                            1.014     3.344
n11819.out[0] (.names)                                           0.261     3.605
n11820.in[0] (.names)                                            1.014     4.619
n11820.out[0] (.names)                                           0.261     4.880
n11821.in[1] (.names)                                            1.014     5.894
n11821.out[0] (.names)                                           0.261     6.155
n11822.in[0] (.names)                                            1.014     7.169
n11822.out[0] (.names)                                           0.261     7.430
n11823.in[0] (.names)                                            1.014     8.444
n11823.out[0] (.names)                                           0.261     8.705
n11805.in[2] (.names)                                            1.014     9.719
n11805.out[0] (.names)                                           0.261     9.980
n11835.in[0] (.names)                                            1.014    10.993
n11835.out[0] (.names)                                           0.261    11.254
n11836.in[0] (.names)                                            1.014    12.268
n11836.out[0] (.names)                                           0.261    12.529
n11826.in[1] (.names)                                            1.014    13.543
n11826.out[0] (.names)                                           0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11361.in[1] (.names)                                            1.014    16.093
n11361.out[0] (.names)                                           0.261    16.354
n11366.in[2] (.names)                                            1.014    17.367
n11366.out[0] (.names)                                           0.261    17.628
n11545.in[0] (.names)                                            1.014    18.642
n11545.out[0] (.names)                                           0.261    18.903
n11550.in[1] (.names)                                            1.014    19.917
n11550.out[0] (.names)                                           0.261    20.178
n11559.in[2] (.names)                                            1.014    21.192
n11559.out[0] (.names)                                           0.261    21.453
n11551.in[0] (.names)                                            1.014    22.467
n11551.out[0] (.names)                                           0.261    22.728
n11560.in[0] (.names)                                            1.014    23.742
n11560.out[0] (.names)                                           0.261    24.003
n11561.in[0] (.names)                                            1.014    25.016
n11561.out[0] (.names)                                           0.261    25.277
n11562.in[1] (.names)                                            1.014    26.291
n11562.out[0] (.names)                                           0.261    26.552
n11564.in[0] (.names)                                            1.014    27.566
n11564.out[0] (.names)                                           0.261    27.827
n11547.in[0] (.names)                                            1.014    28.841
n11547.out[0] (.names)                                           0.261    29.102
n11548.in[0] (.names)                                            1.014    30.116
n11548.out[0] (.names)                                           0.261    30.377
n11553.in[0] (.names)                                            1.014    31.390
n11553.out[0] (.names)                                           0.261    31.651
n11555.in[0] (.names)                                            1.014    32.665
n11555.out[0] (.names)                                           0.261    32.926
n11556.in[0] (.names)                                            1.014    33.940
n11556.out[0] (.names)                                           0.261    34.201
n11574.in[0] (.names)                                            1.014    35.215
n11574.out[0] (.names)                                           0.261    35.476
n11575.in[1] (.names)                                            1.014    36.490
n11575.out[0] (.names)                                           0.261    36.751
n11576.in[0] (.names)                                            1.014    37.765
n11576.out[0] (.names)                                           0.261    38.026
n11355.in[1] (.names)                                            1.014    39.039
n11355.out[0] (.names)                                           0.261    39.300
n11579.in[0] (.names)                                            1.014    40.314
n11579.out[0] (.names)                                           0.261    40.575
n11582.in[3] (.names)                                            1.014    41.589
n11582.out[0] (.names)                                           0.261    41.850
n11583.in[1] (.names)                                            1.014    42.864
n11583.out[0] (.names)                                           0.261    43.125
n11584.in[0] (.names)                                            1.014    44.139
n11584.out[0] (.names)                                           0.261    44.400
n11585.in[0] (.names)                                            1.014    45.413
n11585.out[0] (.names)                                           0.261    45.674
n11252.in[0] (.names)                                            1.014    46.688
n11252.out[0] (.names)                                           0.261    46.949
n11586.in[0] (.names)                                            1.014    47.963
n11586.out[0] (.names)                                           0.261    48.224
n11587.in[0] (.names)                                            1.014    49.238
n11587.out[0] (.names)                                           0.261    49.499
n11300.in[0] (.names)                                            1.014    50.513
n11300.out[0] (.names)                                           0.261    50.774
n11535.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11535.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n1344.Q[0] (.latch clocked by pclk)
Endpoint  : n11271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1344.clk[0] (.latch)                                            1.014     1.014
n1344.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11907.in[0] (.names)                                            1.014     2.070
n11907.out[0] (.names)                                           0.261     2.331
n11910.in[0] (.names)                                            1.014     3.344
n11910.out[0] (.names)                                           0.261     3.605
n11912.in[2] (.names)                                            1.014     4.619
n11912.out[0] (.names)                                           0.261     4.880
n11913.in[0] (.names)                                            1.014     5.894
n11913.out[0] (.names)                                           0.261     6.155
n11417.in[1] (.names)                                            1.014     7.169
n11417.out[0] (.names)                                           0.261     7.430
n11919.in[0] (.names)                                            1.014     8.444
n11919.out[0] (.names)                                           0.261     8.705
n11920.in[0] (.names)                                            1.014     9.719
n11920.out[0] (.names)                                           0.261     9.980
n11922.in[1] (.names)                                            1.014    10.993
n11922.out[0] (.names)                                           0.261    11.254
n11797.in[2] (.names)                                            1.014    12.268
n11797.out[0] (.names)                                           0.261    12.529
n11929.in[0] (.names)                                            1.014    13.543
n11929.out[0] (.names)                                           0.261    13.804
n11930.in[1] (.names)                                            1.014    14.818
n11930.out[0] (.names)                                           0.261    15.079
n11486.in[0] (.names)                                            1.014    16.093
n11486.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n11488.in[0] (.names)                                            1.014    18.642
n11488.out[0] (.names)                                           0.261    18.903
n11490.in[2] (.names)                                            1.014    19.917
n11490.out[0] (.names)                                           0.261    20.178
n11495.in[1] (.names)                                            1.014    21.192
n11495.out[0] (.names)                                           0.261    21.453
n11491.in[0] (.names)                                            1.014    22.467
n11491.out[0] (.names)                                           0.261    22.728
n11497.in[1] (.names)                                            1.014    23.742
n11497.out[0] (.names)                                           0.261    24.003
n11498.in[0] (.names)                                            1.014    25.016
n11498.out[0] (.names)                                           0.261    25.277
n11499.in[0] (.names)                                            1.014    26.291
n11499.out[0] (.names)                                           0.261    26.552
n11483.in[0] (.names)                                            1.014    27.566
n11483.out[0] (.names)                                           0.261    27.827
n11485.in[0] (.names)                                            1.014    28.841
n11485.out[0] (.names)                                           0.261    29.102
n11395.in[0] (.names)                                            1.014    30.116
n11395.out[0] (.names)                                           0.261    30.377
n11462.in[0] (.names)                                            1.014    31.390
n11462.out[0] (.names)                                           0.261    31.651
n11463.in[0] (.names)                                            1.014    32.665
n11463.out[0] (.names)                                           0.261    32.926
n11464.in[0] (.names)                                            1.014    33.940
n11464.out[0] (.names)                                           0.261    34.201
n11465.in[1] (.names)                                            1.014    35.215
n11465.out[0] (.names)                                           0.261    35.476
n11467.in[0] (.names)                                            1.014    36.490
n11467.out[0] (.names)                                           0.261    36.751
n11349.in[0] (.names)                                            1.014    37.765
n11349.out[0] (.names)                                           0.261    38.026
n11401.in[3] (.names)                                            1.014    39.039
n11401.out[0] (.names)                                           0.261    39.300
n11409.in[1] (.names)                                            1.014    40.314
n11409.out[0] (.names)                                           0.261    40.575
n11403.in[1] (.names)                                            1.014    41.589
n11403.out[0] (.names)                                           0.261    41.850
n11404.in[2] (.names)                                            1.014    42.864
n11404.out[0] (.names)                                           0.261    43.125
n11405.in[0] (.names)                                            1.014    44.139
n11405.out[0] (.names)                                           0.261    44.400
n7804.in[0] (.names)                                             1.014    45.413
n7804.out[0] (.names)                                            0.261    45.674
n336.in[1] (.names)                                              1.014    46.688
n336.out[0] (.names)                                             0.261    46.949
n11410.in[2] (.names)                                            1.014    47.963
n11410.out[0] (.names)                                           0.261    48.224
n11412.in[1] (.names)                                            1.014    49.238
n11412.out[0] (.names)                                           0.261    49.499
n11270.in[0] (.names)                                            1.014    50.513
n11270.out[0] (.names)                                           0.261    50.774
n11271.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11271.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n7836.Q[0] (.latch clocked by pclk)
Endpoint  : n11177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7836.clk[0] (.latch)                                            1.014     1.014
n7836.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10572.in[0] (.names)                                            1.014     2.070
n10572.out[0] (.names)                                           0.261     2.331
n10608.in[1] (.names)                                            1.014     3.344
n10608.out[0] (.names)                                           0.261     3.605
n10609.in[1] (.names)                                            1.014     4.619
n10609.out[0] (.names)                                           0.261     4.880
n10610.in[1] (.names)                                            1.014     5.894
n10610.out[0] (.names)                                           0.261     6.155
n10611.in[0] (.names)                                            1.014     7.169
n10611.out[0] (.names)                                           0.261     7.430
n10612.in[0] (.names)                                            1.014     8.444
n10612.out[0] (.names)                                           0.261     8.705
n10613.in[0] (.names)                                            1.014     9.719
n10613.out[0] (.names)                                           0.261     9.980
n10614.in[0] (.names)                                            1.014    10.993
n10614.out[0] (.names)                                           0.261    11.254
n10615.in[2] (.names)                                            1.014    12.268
n10615.out[0] (.names)                                           0.261    12.529
n10616.in[0] (.names)                                            1.014    13.543
n10616.out[0] (.names)                                           0.261    13.804
n10617.in[0] (.names)                                            1.014    14.818
n10617.out[0] (.names)                                           0.261    15.079
n10589.in[1] (.names)                                            1.014    16.093
n10589.out[0] (.names)                                           0.261    16.354
n10618.in[0] (.names)                                            1.014    17.367
n10618.out[0] (.names)                                           0.261    17.628
n10619.in[0] (.names)                                            1.014    18.642
n10619.out[0] (.names)                                           0.261    18.903
n10620.in[0] (.names)                                            1.014    19.917
n10620.out[0] (.names)                                           0.261    20.178
n10633.in[1] (.names)                                            1.014    21.192
n10633.out[0] (.names)                                           0.261    21.453
n10634.in[1] (.names)                                            1.014    22.467
n10634.out[0] (.names)                                           0.261    22.728
n10635.in[0] (.names)                                            1.014    23.742
n10635.out[0] (.names)                                           0.261    24.003
n10639.in[2] (.names)                                            1.014    25.016
n10639.out[0] (.names)                                           0.261    25.277
n10641.in[1] (.names)                                            1.014    26.291
n10641.out[0] (.names)                                           0.261    26.552
n10645.in[0] (.names)                                            1.014    27.566
n10645.out[0] (.names)                                           0.261    27.827
n10646.in[0] (.names)                                            1.014    28.841
n10646.out[0] (.names)                                           0.261    29.102
n10647.in[0] (.names)                                            1.014    30.116
n10647.out[0] (.names)                                           0.261    30.377
n10648.in[1] (.names)                                            1.014    31.390
n10648.out[0] (.names)                                           0.261    31.651
n10649.in[3] (.names)                                            1.014    32.665
n10649.out[0] (.names)                                           0.261    32.926
n10637.in[2] (.names)                                            1.014    33.940
n10637.out[0] (.names)                                           0.261    34.201
n10651.in[1] (.names)                                            1.014    35.215
n10651.out[0] (.names)                                           0.261    35.476
n10652.in[0] (.names)                                            1.014    36.490
n10652.out[0] (.names)                                           0.261    36.751
n10653.in[0] (.names)                                            1.014    37.765
n10653.out[0] (.names)                                           0.261    38.026
n10654.in[1] (.names)                                            1.014    39.039
n10654.out[0] (.names)                                           0.261    39.300
n11155.in[3] (.names)                                            1.014    40.314
n11155.out[0] (.names)                                           0.261    40.575
n11156.in[2] (.names)                                            1.014    41.589
n11156.out[0] (.names)                                           0.261    41.850
n11157.in[0] (.names)                                            1.014    42.864
n11157.out[0] (.names)                                           0.261    43.125
n11161.in[1] (.names)                                            1.014    44.139
n11161.out[0] (.names)                                           0.261    44.400
n11173.in[1] (.names)                                            1.014    45.413
n11173.out[0] (.names)                                           0.261    45.674
n7849.in[0] (.names)                                             1.014    46.688
n7849.out[0] (.names)                                            0.261    46.949
n11174.in[0] (.names)                                            1.014    47.963
n11174.out[0] (.names)                                           0.261    48.224
n11176.in[0] (.names)                                            1.014    49.238
n11176.out[0] (.names)                                           0.261    49.499
n7794.in[0] (.names)                                             1.014    50.513
n7794.out[0] (.names)                                            0.261    50.774
n11177.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11177.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 69
Startpoint: n6686.Q[0] (.latch clocked by pclk)
Endpoint  : out:n262.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6686.clk[0] (.latch)                                            1.014     1.014
n6686.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14638.in[0] (.names)                                            1.014     2.070
n14638.out[0] (.names)                                           0.261     2.331
n14641.in[0] (.names)                                            1.014     3.344
n14641.out[0] (.names)                                           0.261     3.605
n14639.in[0] (.names)                                            1.014     4.619
n14639.out[0] (.names)                                           0.261     4.880
n14643.in[0] (.names)                                            1.014     5.894
n14643.out[0] (.names)                                           0.261     6.155
n14647.in[0] (.names)                                            1.014     7.169
n14647.out[0] (.names)                                           0.261     7.430
n14632.in[0] (.names)                                            1.014     8.444
n14632.out[0] (.names)                                           0.261     8.705
n14694.in[1] (.names)                                            1.014     9.719
n14694.out[0] (.names)                                           0.261     9.980
n14699.in[0] (.names)                                            1.014    10.993
n14699.out[0] (.names)                                           0.261    11.254
n14700.in[2] (.names)                                            1.014    12.268
n14700.out[0] (.names)                                           0.261    12.529
n14705.in[0] (.names)                                            1.014    13.543
n14705.out[0] (.names)                                           0.261    13.804
n14672.in[1] (.names)                                            1.014    14.818
n14672.out[0] (.names)                                           0.261    15.079
n14702.in[0] (.names)                                            1.014    16.093
n14702.out[0] (.names)                                           0.261    16.354
n14660.in[1] (.names)                                            1.014    17.367
n14660.out[0] (.names)                                           0.261    17.628
n14686.in[3] (.names)                                            1.014    18.642
n14686.out[0] (.names)                                           0.261    18.903
n14720.in[0] (.names)                                            1.014    19.917
n14720.out[0] (.names)                                           0.261    20.178
n14651.in[0] (.names)                                            1.014    21.192
n14651.out[0] (.names)                                           0.261    21.453
n15073.in[3] (.names)                                            1.014    22.467
n15073.out[0] (.names)                                           0.261    22.728
n15114.in[0] (.names)                                            1.014    23.742
n15114.out[0] (.names)                                           0.261    24.003
n15115.in[0] (.names)                                            1.014    25.016
n15115.out[0] (.names)                                           0.261    25.277
n15079.in[0] (.names)                                            1.014    26.291
n15079.out[0] (.names)                                           0.261    26.552
n15080.in[0] (.names)                                            1.014    27.566
n15080.out[0] (.names)                                           0.261    27.827
n15081.in[3] (.names)                                            1.014    28.841
n15081.out[0] (.names)                                           0.261    29.102
n15083.in[2] (.names)                                            1.014    30.116
n15083.out[0] (.names)                                           0.261    30.377
n15085.in[2] (.names)                                            1.014    31.390
n15085.out[0] (.names)                                           0.261    31.651
n15086.in[1] (.names)                                            1.014    32.665
n15086.out[0] (.names)                                           0.261    32.926
n15097.in[2] (.names)                                            1.014    33.940
n15097.out[0] (.names)                                           0.261    34.201
n15099.in[1] (.names)                                            1.014    35.215
n15099.out[0] (.names)                                           0.261    35.476
n15100.in[1] (.names)                                            1.014    36.490
n15100.out[0] (.names)                                           0.261    36.751
n15101.in[0] (.names)                                            1.014    37.765
n15101.out[0] (.names)                                           0.261    38.026
n15102.in[0] (.names)                                            1.014    39.039
n15102.out[0] (.names)                                           0.261    39.300
n15103.in[0] (.names)                                            1.014    40.314
n15103.out[0] (.names)                                           0.261    40.575
n15104.in[0] (.names)                                            1.014    41.589
n15104.out[0] (.names)                                           0.261    41.850
n13193.in[0] (.names)                                            1.014    42.864
n13193.out[0] (.names)                                           0.261    43.125
n15106.in[0] (.names)                                            1.014    44.139
n15106.out[0] (.names)                                           0.261    44.400
n15108.in[2] (.names)                                            1.014    45.413
n15108.out[0] (.names)                                           0.261    45.674
n15109.in[2] (.names)                                            1.014    46.688
n15109.out[0] (.names)                                           0.261    46.949
n15110.in[1] (.names)                                            1.014    47.963
n15110.out[0] (.names)                                           0.261    48.224
n262.in[0] (.names)                                              1.014    49.238
n262.out[0] (.names)                                             0.261    49.499
out:n262.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 70
Startpoint: n30.inpad[0] (.input clocked by pclk)
Endpoint  : n11257.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n30.inpad[0] (.input)                                            0.000     0.000
n12311.in[0] (.names)                                            1.014     1.014
n12311.out[0] (.names)                                           0.261     1.275
n12623.in[2] (.names)                                            1.014     2.289
n12623.out[0] (.names)                                           0.261     2.550
n12669.in[0] (.names)                                            1.014     3.563
n12669.out[0] (.names)                                           0.261     3.824
n12624.in[0] (.names)                                            1.014     4.838
n12624.out[0] (.names)                                           0.261     5.099
n12670.in[0] (.names)                                            1.014     6.113
n12670.out[0] (.names)                                           0.261     6.374
n12366.in[0] (.names)                                            1.014     7.388
n12366.out[0] (.names)                                           0.261     7.649
n12626.in[1] (.names)                                            1.014     8.663
n12626.out[0] (.names)                                           0.261     8.924
n12640.in[2] (.names)                                            1.014     9.938
n12640.out[0] (.names)                                           0.261    10.199
n12642.in[0] (.names)                                            1.014    11.212
n12642.out[0] (.names)                                           0.261    11.473
n12638.in[0] (.names)                                            1.014    12.487
n12638.out[0] (.names)                                           0.261    12.748
n12639.in[0] (.names)                                            1.014    13.762
n12639.out[0] (.names)                                           0.261    14.023
n12641.in[1] (.names)                                            1.014    15.037
n12641.out[0] (.names)                                           0.261    15.298
n12643.in[1] (.names)                                            1.014    16.312
n12643.out[0] (.names)                                           0.261    16.573
n12644.in[0] (.names)                                            1.014    17.586
n12644.out[0] (.names)                                           0.261    17.847
n12646.in[2] (.names)                                            1.014    18.861
n12646.out[0] (.names)                                           0.261    19.122
n12653.in[0] (.names)                                            1.014    20.136
n12653.out[0] (.names)                                           0.261    20.397
n12648.in[0] (.names)                                            1.014    21.411
n12648.out[0] (.names)                                           0.261    21.672
n12657.in[0] (.names)                                            1.014    22.686
n12657.out[0] (.names)                                           0.261    22.947
n12673.in[1] (.names)                                            1.014    23.961
n12673.out[0] (.names)                                           0.261    24.222
n12674.in[0] (.names)                                            1.014    25.235
n12674.out[0] (.names)                                           0.261    25.496
n12675.in[1] (.names)                                            1.014    26.510
n12675.out[0] (.names)                                           0.261    26.771
n12671.in[0] (.names)                                            1.014    27.785
n12671.out[0] (.names)                                           0.261    28.046
n12677.in[0] (.names)                                            1.014    29.060
n12677.out[0] (.names)                                           0.261    29.321
n12678.in[0] (.names)                                            1.014    30.335
n12678.out[0] (.names)                                           0.261    30.596
n12679.in[1] (.names)                                            1.014    31.609
n12679.out[0] (.names)                                           0.261    31.870
n12681.in[0] (.names)                                            1.014    32.884
n12681.out[0] (.names)                                           0.261    33.145
n12103.in[0] (.names)                                            1.014    34.159
n12103.out[0] (.names)                                           0.261    34.420
n12104.in[2] (.names)                                            1.014    35.434
n12104.out[0] (.names)                                           0.261    35.695
n12105.in[1] (.names)                                            1.014    36.709
n12105.out[0] (.names)                                           0.261    36.970
n12106.in[2] (.names)                                            1.014    37.984
n12106.out[0] (.names)                                           0.261    38.245
n12108.in[1] (.names)                                            1.014    39.258
n12108.out[0] (.names)                                           0.261    39.519
n12109.in[0] (.names)                                            1.014    40.533
n12109.out[0] (.names)                                           0.261    40.794
n12110.in[2] (.names)                                            1.014    41.808
n12110.out[0] (.names)                                           0.261    42.069
n12111.in[1] (.names)                                            1.014    43.083
n12111.out[0] (.names)                                           0.261    43.344
n12130.in[0] (.names)                                            1.014    44.358
n12130.out[0] (.names)                                           0.261    44.619
n12136.in[0] (.names)                                            1.014    45.632
n12136.out[0] (.names)                                           0.261    45.893
n12135.in[1] (.names)                                            1.014    46.907
n12135.out[0] (.names)                                           0.261    47.168
n11957.in[0] (.names)                                            1.014    48.182
n11957.out[0] (.names)                                           0.261    48.443
n11256.in[1] (.names)                                            1.014    49.457
n11256.out[0] (.names)                                           0.261    49.718
n11257.D[0] (.latch)                                             1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11257.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 71
Startpoint: n4747.Q[0] (.latch clocked by pclk)
Endpoint  : n4869.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4747.clk[0] (.latch)                                            1.014     1.014
n4747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4750.in[0] (.names)                                             1.014     2.070
n4750.out[0] (.names)                                            0.261     2.331
n4751.in[2] (.names)                                             1.014     3.344
n4751.out[0] (.names)                                            0.261     3.605
n4752.in[0] (.names)                                             1.014     4.619
n4752.out[0] (.names)                                            0.261     4.880
n4753.in[1] (.names)                                             1.014     5.894
n4753.out[0] (.names)                                            0.261     6.155
n4754.in[0] (.names)                                             1.014     7.169
n4754.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4761.in[2] (.names)                                             1.014    10.993
n4761.out[0] (.names)                                            0.261    11.254
n4762.in[1] (.names)                                             1.014    12.268
n4762.out[0] (.names)                                            0.261    12.529
n4755.in[1] (.names)                                             1.014    13.543
n4755.out[0] (.names)                                            0.261    13.804
n4608.in[0] (.names)                                             1.014    14.818
n4608.out[0] (.names)                                            0.261    15.079
n4609.in[1] (.names)                                             1.014    16.093
n4609.out[0] (.names)                                            0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n4614.in[1] (.names)                                             1.014    18.642
n4614.out[0] (.names)                                            0.261    18.903
n4615.in[0] (.names)                                             1.014    19.917
n4615.out[0] (.names)                                            0.261    20.178
n4616.in[0] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[0] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[1] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4604.in[0] (.names)                                             1.014    25.016
n4604.out[0] (.names)                                            0.261    25.277
n4619.in[0] (.names)                                             1.014    26.291
n4619.out[0] (.names)                                            0.261    26.552
n4628.in[2] (.names)                                             1.014    27.566
n4628.out[0] (.names)                                            0.261    27.827
n4624.in[0] (.names)                                             1.014    28.841
n4624.out[0] (.names)                                            0.261    29.102
n4625.in[2] (.names)                                             1.014    30.116
n4625.out[0] (.names)                                            0.261    30.377
n4620.in[1] (.names)                                             1.014    31.390
n4620.out[0] (.names)                                            0.261    31.651
n4629.in[1] (.names)                                             1.014    32.665
n4629.out[0] (.names)                                            0.261    32.926
n4602.in[2] (.names)                                             1.014    33.940
n4602.out[0] (.names)                                            0.261    34.201
n4634.in[1] (.names)                                             1.014    35.215
n4634.out[0] (.names)                                            0.261    35.476
n4603.in[0] (.names)                                             1.014    36.490
n4603.out[0] (.names)                                            0.261    36.751
n4605.in[1] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4885.in[1] (.names)                                             1.014    39.039
n4885.out[0] (.names)                                            0.261    39.300
n4879.in[0] (.names)                                             1.014    40.314
n4879.out[0] (.names)                                            0.261    40.575
n4880.in[0] (.names)                                             1.014    41.589
n4880.out[0] (.names)                                            0.261    41.850
n4878.in[0] (.names)                                             1.014    42.864
n4878.out[0] (.names)                                            0.261    43.125
n4881.in[0] (.names)                                             1.014    44.139
n4881.out[0] (.names)                                            0.261    44.400
n4877.in[0] (.names)                                             1.014    45.413
n4877.out[0] (.names)                                            0.261    45.674
n4355.in[0] (.names)                                             1.014    46.688
n4355.out[0] (.names)                                            0.261    46.949
n4865.in[1] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n1723.in[1] (.names)                                             1.014    49.238
n1723.out[0] (.names)                                            0.261    49.499
n4869.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4869.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n4747.Q[0] (.latch clocked by pclk)
Endpoint  : n1724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4747.clk[0] (.latch)                                            1.014     1.014
n4747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4750.in[0] (.names)                                             1.014     2.070
n4750.out[0] (.names)                                            0.261     2.331
n4751.in[2] (.names)                                             1.014     3.344
n4751.out[0] (.names)                                            0.261     3.605
n4752.in[0] (.names)                                             1.014     4.619
n4752.out[0] (.names)                                            0.261     4.880
n4753.in[1] (.names)                                             1.014     5.894
n4753.out[0] (.names)                                            0.261     6.155
n4754.in[0] (.names)                                             1.014     7.169
n4754.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4761.in[2] (.names)                                             1.014    10.993
n4761.out[0] (.names)                                            0.261    11.254
n4762.in[1] (.names)                                             1.014    12.268
n4762.out[0] (.names)                                            0.261    12.529
n4755.in[1] (.names)                                             1.014    13.543
n4755.out[0] (.names)                                            0.261    13.804
n4608.in[0] (.names)                                             1.014    14.818
n4608.out[0] (.names)                                            0.261    15.079
n4609.in[1] (.names)                                             1.014    16.093
n4609.out[0] (.names)                                            0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n4614.in[1] (.names)                                             1.014    18.642
n4614.out[0] (.names)                                            0.261    18.903
n4615.in[0] (.names)                                             1.014    19.917
n4615.out[0] (.names)                                            0.261    20.178
n4616.in[0] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[0] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[1] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4604.in[0] (.names)                                             1.014    25.016
n4604.out[0] (.names)                                            0.261    25.277
n4619.in[0] (.names)                                             1.014    26.291
n4619.out[0] (.names)                                            0.261    26.552
n4628.in[2] (.names)                                             1.014    27.566
n4628.out[0] (.names)                                            0.261    27.827
n4624.in[0] (.names)                                             1.014    28.841
n4624.out[0] (.names)                                            0.261    29.102
n4625.in[2] (.names)                                             1.014    30.116
n4625.out[0] (.names)                                            0.261    30.377
n4620.in[1] (.names)                                             1.014    31.390
n4620.out[0] (.names)                                            0.261    31.651
n4629.in[1] (.names)                                             1.014    32.665
n4629.out[0] (.names)                                            0.261    32.926
n4602.in[2] (.names)                                             1.014    33.940
n4602.out[0] (.names)                                            0.261    34.201
n4634.in[1] (.names)                                             1.014    35.215
n4634.out[0] (.names)                                            0.261    35.476
n4603.in[0] (.names)                                             1.014    36.490
n4603.out[0] (.names)                                            0.261    36.751
n4605.in[1] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4885.in[1] (.names)                                             1.014    39.039
n4885.out[0] (.names)                                            0.261    39.300
n4879.in[0] (.names)                                             1.014    40.314
n4879.out[0] (.names)                                            0.261    40.575
n4880.in[0] (.names)                                             1.014    41.589
n4880.out[0] (.names)                                            0.261    41.850
n4878.in[0] (.names)                                             1.014    42.864
n4878.out[0] (.names)                                            0.261    43.125
n4881.in[0] (.names)                                             1.014    44.139
n4881.out[0] (.names)                                            0.261    44.400
n4877.in[0] (.names)                                             1.014    45.413
n4877.out[0] (.names)                                            0.261    45.674
n4355.in[0] (.names)                                             1.014    46.688
n4355.out[0] (.names)                                            0.261    46.949
n4865.in[1] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n1723.in[1] (.names)                                             1.014    49.238
n1723.out[0] (.names)                                            0.261    49.499
n1724.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1724.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n4747.Q[0] (.latch clocked by pclk)
Endpoint  : n4832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4747.clk[0] (.latch)                                            1.014     1.014
n4747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4750.in[0] (.names)                                             1.014     2.070
n4750.out[0] (.names)                                            0.261     2.331
n4751.in[2] (.names)                                             1.014     3.344
n4751.out[0] (.names)                                            0.261     3.605
n4752.in[0] (.names)                                             1.014     4.619
n4752.out[0] (.names)                                            0.261     4.880
n4753.in[1] (.names)                                             1.014     5.894
n4753.out[0] (.names)                                            0.261     6.155
n4754.in[0] (.names)                                             1.014     7.169
n4754.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4761.in[2] (.names)                                             1.014    10.993
n4761.out[0] (.names)                                            0.261    11.254
n4762.in[1] (.names)                                             1.014    12.268
n4762.out[0] (.names)                                            0.261    12.529
n4755.in[1] (.names)                                             1.014    13.543
n4755.out[0] (.names)                                            0.261    13.804
n4608.in[0] (.names)                                             1.014    14.818
n4608.out[0] (.names)                                            0.261    15.079
n4609.in[1] (.names)                                             1.014    16.093
n4609.out[0] (.names)                                            0.261    16.354
n4613.in[3] (.names)                                             1.014    17.367
n4613.out[0] (.names)                                            0.261    17.628
n4614.in[1] (.names)                                             1.014    18.642
n4614.out[0] (.names)                                            0.261    18.903
n4615.in[0] (.names)                                             1.014    19.917
n4615.out[0] (.names)                                            0.261    20.178
n4616.in[0] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[0] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[1] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4604.in[0] (.names)                                             1.014    25.016
n4604.out[0] (.names)                                            0.261    25.277
n4619.in[0] (.names)                                             1.014    26.291
n4619.out[0] (.names)                                            0.261    26.552
n4628.in[2] (.names)                                             1.014    27.566
n4628.out[0] (.names)                                            0.261    27.827
n4624.in[0] (.names)                                             1.014    28.841
n4624.out[0] (.names)                                            0.261    29.102
n4625.in[2] (.names)                                             1.014    30.116
n4625.out[0] (.names)                                            0.261    30.377
n4620.in[1] (.names)                                             1.014    31.390
n4620.out[0] (.names)                                            0.261    31.651
n4629.in[1] (.names)                                             1.014    32.665
n4629.out[0] (.names)                                            0.261    32.926
n4602.in[2] (.names)                                             1.014    33.940
n4602.out[0] (.names)                                            0.261    34.201
n4715.in[2] (.names)                                             1.014    35.215
n4715.out[0] (.names)                                            0.261    35.476
n4729.in[3] (.names)                                             1.014    36.490
n4729.out[0] (.names)                                            0.261    36.751
n4736.in[0] (.names)                                             1.014    37.765
n4736.out[0] (.names)                                            0.261    38.026
n4737.in[0] (.names)                                             1.014    39.039
n4737.out[0] (.names)                                            0.261    39.300
n4738.in[0] (.names)                                             1.014    40.314
n4738.out[0] (.names)                                            0.261    40.575
n4370.in[0] (.names)                                             1.014    41.589
n4370.out[0] (.names)                                            0.261    41.850
n4739.in[0] (.names)                                             1.014    42.864
n4739.out[0] (.names)                                            0.261    43.125
n4740.in[1] (.names)                                             1.014    44.139
n4740.out[0] (.names)                                            0.261    44.400
n4742.in[3] (.names)                                             1.014    45.413
n4742.out[0] (.names)                                            0.261    45.674
n4834.in[2] (.names)                                             1.014    46.688
n4834.out[0] (.names)                                            0.261    46.949
n4835.in[1] (.names)                                             1.014    47.963
n4835.out[0] (.names)                                            0.261    48.224
n4839.in[2] (.names)                                             1.014    49.238
n4839.out[0] (.names)                                            0.261    49.499
n4832.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4832.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n4171.Q[0] (.latch clocked by pclk)
Endpoint  : n1751.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4171.clk[0] (.latch)                                            1.014     1.014
n4171.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4594.in[0] (.names)                                             1.014     2.070
n4594.out[0] (.names)                                            0.261     2.331
n4595.in[0] (.names)                                             1.014     3.344
n4595.out[0] (.names)                                            0.261     3.605
n4592.in[0] (.names)                                             1.014     4.619
n4592.out[0] (.names)                                            0.261     4.880
n4593.in[0] (.names)                                             1.014     5.894
n4593.out[0] (.names)                                            0.261     6.155
n4597.in[0] (.names)                                             1.014     7.169
n4597.out[0] (.names)                                            0.261     7.430
n4598.in[0] (.names)                                             1.014     8.444
n4598.out[0] (.names)                                            0.261     8.705
n4599.in[2] (.names)                                             1.014     9.719
n4599.out[0] (.names)                                            0.261     9.980
n4600.in[0] (.names)                                             1.014    10.993
n4600.out[0] (.names)                                            0.261    11.254
n4601.in[0] (.names)                                             1.014    12.268
n4601.out[0] (.names)                                            0.261    12.529
n4641.in[1] (.names)                                             1.014    13.543
n4641.out[0] (.names)                                            0.261    13.804
n4682.in[0] (.names)                                             1.014    14.818
n4682.out[0] (.names)                                            0.261    15.079
n4683.in[0] (.names)                                             1.014    16.093
n4683.out[0] (.names)                                            0.261    16.354
n4684.in[0] (.names)                                             1.014    17.367
n4684.out[0] (.names)                                            0.261    17.628
n4671.in[0] (.names)                                             1.014    18.642
n4671.out[0] (.names)                                            0.261    18.903
n4676.in[0] (.names)                                             1.014    19.917
n4676.out[0] (.names)                                            0.261    20.178
n4663.in[0] (.names)                                             1.014    21.192
n4663.out[0] (.names)                                            0.261    21.453
n4693.in[3] (.names)                                             1.014    22.467
n4693.out[0] (.names)                                            0.261    22.728
n4702.in[1] (.names)                                             1.014    23.742
n4702.out[0] (.names)                                            0.261    24.003
n4694.in[0] (.names)                                             1.014    25.016
n4694.out[0] (.names)                                            0.261    25.277
n4664.in[0] (.names)                                             1.014    26.291
n4664.out[0] (.names)                                            0.261    26.552
n4665.in[3] (.names)                                             1.014    27.566
n4665.out[0] (.names)                                            0.261    27.827
n4666.in[0] (.names)                                             1.014    28.841
n4666.out[0] (.names)                                            0.261    29.102
n4667.in[2] (.names)                                             1.014    30.116
n4667.out[0] (.names)                                            0.261    30.377
n4668.in[0] (.names)                                             1.014    31.390
n4668.out[0] (.names)                                            0.261    31.651
n4636.in[0] (.names)                                             1.014    32.665
n4636.out[0] (.names)                                            0.261    32.926
n1756.in[0] (.names)                                             1.014    33.940
n1756.out[0] (.names)                                            0.261    34.201
n4343.in[1] (.names)                                             1.014    35.215
n4343.out[0] (.names)                                            0.261    35.476
n4673.in[0] (.names)                                             1.014    36.490
n4673.out[0] (.names)                                            0.261    36.751
n4968.in[1] (.names)                                             1.014    37.765
n4968.out[0] (.names)                                            0.261    38.026
n4862.in[0] (.names)                                             1.014    39.039
n4862.out[0] (.names)                                            0.261    39.300
n4965.in[0] (.names)                                             1.014    40.314
n4965.out[0] (.names)                                            0.261    40.575
n4969.in[0] (.names)                                             1.014    41.589
n4969.out[0] (.names)                                            0.261    41.850
n4970.in[2] (.names)                                             1.014    42.864
n4970.out[0] (.names)                                            0.261    43.125
n4971.in[1] (.names)                                             1.014    44.139
n4971.out[0] (.names)                                            0.261    44.400
n4972.in[1] (.names)                                             1.014    45.413
n4972.out[0] (.names)                                            0.261    45.674
n4973.in[1] (.names)                                             1.014    46.688
n4973.out[0] (.names)                                            0.261    46.949
n419.in[1] (.names)                                              1.014    47.963
n419.out[0] (.names)                                             0.261    48.224
n1750.in[0] (.names)                                             1.014    49.238
n1750.out[0] (.names)                                            0.261    49.499
n1751.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1751.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n4379.Q[0] (.latch clocked by pclk)
Endpoint  : n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4379.clk[0] (.latch)                                            1.014     1.014
n4379.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4890.in[0] (.names)                                             1.014     2.070
n4890.out[0] (.names)                                            0.261     2.331
n4901.in[1] (.names)                                             1.014     3.344
n4901.out[0] (.names)                                            0.261     3.605
n4844.in[0] (.names)                                             1.014     4.619
n4844.out[0] (.names)                                            0.261     4.880
n4845.in[0] (.names)                                             1.014     5.894
n4845.out[0] (.names)                                            0.261     6.155
n4523.in[1] (.names)                                             1.014     7.169
n4523.out[0] (.names)                                            0.261     7.430
n4524.in[3] (.names)                                             1.014     8.444
n4524.out[0] (.names)                                            0.261     8.705
n4525.in[3] (.names)                                             1.014     9.719
n4525.out[0] (.names)                                            0.261     9.980
n4526.in[3] (.names)                                             1.014    10.993
n4526.out[0] (.names)                                            0.261    11.254
n4528.in[1] (.names)                                             1.014    12.268
n4528.out[0] (.names)                                            0.261    12.529
n4530.in[0] (.names)                                             1.014    13.543
n4530.out[0] (.names)                                            0.261    13.804
n4531.in[0] (.names)                                             1.014    14.818
n4531.out[0] (.names)                                            0.261    15.079
n4532.in[0] (.names)                                             1.014    16.093
n4532.out[0] (.names)                                            0.261    16.354
n4541.in[1] (.names)                                             1.014    17.367
n4541.out[0] (.names)                                            0.261    17.628
n4533.in[1] (.names)                                             1.014    18.642
n4533.out[0] (.names)                                            0.261    18.903
n4536.in[0] (.names)                                             1.014    19.917
n4536.out[0] (.names)                                            0.261    20.178
n4516.in[1] (.names)                                             1.014    21.192
n4516.out[0] (.names)                                            0.261    21.453
n4517.in[0] (.names)                                             1.014    22.467
n4517.out[0] (.names)                                            0.261    22.728
n4553.in[1] (.names)                                             1.014    23.742
n4553.out[0] (.names)                                            0.261    24.003
n4513.in[0] (.names)                                             1.014    25.016
n4513.out[0] (.names)                                            0.261    25.277
n4514.in[2] (.names)                                             1.014    26.291
n4514.out[0] (.names)                                            0.261    26.552
n4497.in[0] (.names)                                             1.014    27.566
n4497.out[0] (.names)                                            0.261    27.827
n4498.in[2] (.names)                                             1.014    28.841
n4498.out[0] (.names)                                            0.261    29.102
n4495.in[0] (.names)                                             1.014    30.116
n4495.out[0] (.names)                                            0.261    30.377
n4496.in[0] (.names)                                             1.014    31.390
n4496.out[0] (.names)                                            0.261    31.651
n4499.in[0] (.names)                                             1.014    32.665
n4499.out[0] (.names)                                            0.261    32.926
n4500.in[0] (.names)                                             1.014    33.940
n4500.out[0] (.names)                                            0.261    34.201
n4501.in[0] (.names)                                             1.014    35.215
n4501.out[0] (.names)                                            0.261    35.476
n4502.in[2] (.names)                                             1.014    36.490
n4502.out[0] (.names)                                            0.261    36.751
n4503.in[0] (.names)                                             1.014    37.765
n4503.out[0] (.names)                                            0.261    38.026
n4374.in[1] (.names)                                             1.014    39.039
n4374.out[0] (.names)                                            0.261    39.300
n4504.in[2] (.names)                                             1.014    40.314
n4504.out[0] (.names)                                            0.261    40.575
n4505.in[0] (.names)                                             1.014    41.589
n4505.out[0] (.names)                                            0.261    41.850
n4506.in[0] (.names)                                             1.014    42.864
n4506.out[0] (.names)                                            0.261    43.125
n4507.in[1] (.names)                                             1.014    44.139
n4507.out[0] (.names)                                            0.261    44.400
n4508.in[0] (.names)                                             1.014    45.413
n4508.out[0] (.names)                                            0.261    45.674
n4509.in[0] (.names)                                             1.014    46.688
n4509.out[0] (.names)                                            0.261    46.949
n4510.in[0] (.names)                                             1.014    47.963
n4510.out[0] (.names)                                            0.261    48.224
n4156.in[0] (.names)                                             1.014    49.238
n4156.out[0] (.names)                                            0.261    49.499
n4157.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4157.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n2220.Q[0] (.latch clocked by pclk)
Endpoint  : n1856.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2220.clk[0] (.latch)                                            1.014     1.014
n2220.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2222.in[0] (.names)                                             1.014     2.070
n2222.out[0] (.names)                                            0.261     2.331
n2228.in[0] (.names)                                             1.014     3.344
n2228.out[0] (.names)                                            0.261     3.605
n2229.in[1] (.names)                                             1.014     4.619
n2229.out[0] (.names)                                            0.261     4.880
n2230.in[0] (.names)                                             1.014     5.894
n2230.out[0] (.names)                                            0.261     6.155
n2231.in[0] (.names)                                             1.014     7.169
n2231.out[0] (.names)                                            0.261     7.430
n2394.in[1] (.names)                                             1.014     8.444
n2394.out[0] (.names)                                            0.261     8.705
n2395.in[0] (.names)                                             1.014     9.719
n2395.out[0] (.names)                                            0.261     9.980
n2396.in[0] (.names)                                             1.014    10.993
n2396.out[0] (.names)                                            0.261    11.254
n2324.in[1] (.names)                                             1.014    12.268
n2324.out[0] (.names)                                            0.261    12.529
n2325.in[1] (.names)                                             1.014    13.543
n2325.out[0] (.names)                                            0.261    13.804
n2352.in[0] (.names)                                             1.014    14.818
n2352.out[0] (.names)                                            0.261    15.079
n2353.in[0] (.names)                                             1.014    16.093
n2353.out[0] (.names)                                            0.261    16.354
n2354.in[2] (.names)                                             1.014    17.367
n2354.out[0] (.names)                                            0.261    17.628
n2355.in[0] (.names)                                             1.014    18.642
n2355.out[0] (.names)                                            0.261    18.903
n2350.in[0] (.names)                                             1.014    19.917
n2350.out[0] (.names)                                            0.261    20.178
n2351.in[0] (.names)                                             1.014    21.192
n2351.out[0] (.names)                                            0.261    21.453
n2356.in[2] (.names)                                             1.014    22.467
n2356.out[0] (.names)                                            0.261    22.728
n2360.in[2] (.names)                                             1.014    23.742
n2360.out[0] (.names)                                            0.261    24.003
n2361.in[1] (.names)                                             1.014    25.016
n2361.out[0] (.names)                                            0.261    25.277
n2362.in[1] (.names)                                             1.014    26.291
n2362.out[0] (.names)                                            0.261    26.552
n2363.in[1] (.names)                                             1.014    27.566
n2363.out[0] (.names)                                            0.261    27.827
n2365.in[1] (.names)                                             1.014    28.841
n2365.out[0] (.names)                                            0.261    29.102
n2367.in[2] (.names)                                             1.014    30.116
n2367.out[0] (.names)                                            0.261    30.377
n2368.in[0] (.names)                                             1.014    31.390
n2368.out[0] (.names)                                            0.261    31.651
n2299.in[0] (.names)                                             1.014    32.665
n2299.out[0] (.names)                                            0.261    32.926
n2369.in[0] (.names)                                             1.014    33.940
n2369.out[0] (.names)                                            0.261    34.201
n2370.in[0] (.names)                                             1.014    35.215
n2370.out[0] (.names)                                            0.261    35.476
n2371.in[0] (.names)                                             1.014    36.490
n2371.out[0] (.names)                                            0.261    36.751
n2372.in[1] (.names)                                             1.014    37.765
n2372.out[0] (.names)                                            0.261    38.026
n2374.in[1] (.names)                                             1.014    39.039
n2374.out[0] (.names)                                            0.261    39.300
n2375.in[0] (.names)                                             1.014    40.314
n2375.out[0] (.names)                                            0.261    40.575
n2376.in[0] (.names)                                             1.014    41.589
n2376.out[0] (.names)                                            0.261    41.850
n2377.in[0] (.names)                                             1.014    42.864
n2377.out[0] (.names)                                            0.261    43.125
n1779.in[0] (.names)                                             1.014    44.139
n1779.out[0] (.names)                                            0.261    44.400
n2381.in[2] (.names)                                             1.014    45.413
n2381.out[0] (.names)                                            0.261    45.674
n1861.in[0] (.names)                                             1.014    46.688
n1861.out[0] (.names)                                            0.261    46.949
n1788.in[0] (.names)                                             1.014    47.963
n1788.out[0] (.names)                                            0.261    48.224
n1855.in[0] (.names)                                             1.014    49.238
n1855.out[0] (.names)                                            0.261    49.499
n1856.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1856.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n6053.Q[0] (.latch clocked by pclk)
Endpoint  : n5678.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6053.clk[0] (.latch)                                            1.014     1.014
n6053.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6054.in[0] (.names)                                             1.014     2.070
n6054.out[0] (.names)                                            0.261     2.331
n6014.in[0] (.names)                                             1.014     3.344
n6014.out[0] (.names)                                            0.261     3.605
n6071.in[2] (.names)                                             1.014     4.619
n6071.out[0] (.names)                                            0.261     4.880
n6132.in[1] (.names)                                             1.014     5.894
n6132.out[0] (.names)                                            0.261     6.155
n6133.in[1] (.names)                                             1.014     7.169
n6133.out[0] (.names)                                            0.261     7.430
n6073.in[0] (.names)                                             1.014     8.444
n6073.out[0] (.names)                                            0.261     8.705
n6074.in[2] (.names)                                             1.014     9.719
n6074.out[0] (.names)                                            0.261     9.980
n6075.in[0] (.names)                                             1.014    10.993
n6075.out[0] (.names)                                            0.261    11.254
n6079.in[1] (.names)                                             1.014    12.268
n6079.out[0] (.names)                                            0.261    12.529
n6080.in[0] (.names)                                             1.014    13.543
n6080.out[0] (.names)                                            0.261    13.804
n6081.in[0] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6083.in[1] (.names)                                             1.014    16.093
n6083.out[0] (.names)                                            0.261    16.354
n6085.in[2] (.names)                                             1.014    17.367
n6085.out[0] (.names)                                            0.261    17.628
n6086.in[0] (.names)                                             1.014    18.642
n6086.out[0] (.names)                                            0.261    18.903
n6090.in[0] (.names)                                             1.014    19.917
n6090.out[0] (.names)                                            0.261    20.178
n6087.in[1] (.names)                                             1.014    21.192
n6087.out[0] (.names)                                            0.261    21.453
n6089.in[0] (.names)                                             1.014    22.467
n6089.out[0] (.names)                                            0.261    22.728
n6091.in[1] (.names)                                             1.014    23.742
n6091.out[0] (.names)                                            0.261    24.003
n6092.in[1] (.names)                                             1.014    25.016
n6092.out[0] (.names)                                            0.261    25.277
n6093.in[1] (.names)                                             1.014    26.291
n6093.out[0] (.names)                                            0.261    26.552
n6094.in[0] (.names)                                             1.014    27.566
n6094.out[0] (.names)                                            0.261    27.827
n5763.in[0] (.names)                                             1.014    28.841
n5763.out[0] (.names)                                            0.261    29.102
n5764.in[0] (.names)                                             1.014    30.116
n5764.out[0] (.names)                                            0.261    30.377
n5765.in[1] (.names)                                             1.014    31.390
n5765.out[0] (.names)                                            0.261    31.651
n5758.in[1] (.names)                                             1.014    32.665
n5758.out[0] (.names)                                            0.261    32.926
n5759.in[0] (.names)                                             1.014    33.940
n5759.out[0] (.names)                                            0.261    34.201
n5727.in[2] (.names)                                             1.014    35.215
n5727.out[0] (.names)                                            0.261    35.476
n5729.in[0] (.names)                                             1.014    36.490
n5729.out[0] (.names)                                            0.261    36.751
n5731.in[0] (.names)                                             1.014    37.765
n5731.out[0] (.names)                                            0.261    38.026
n5732.in[0] (.names)                                             1.014    39.039
n5732.out[0] (.names)                                            0.261    39.300
n5733.in[0] (.names)                                             1.014    40.314
n5733.out[0] (.names)                                            0.261    40.575
n5734.in[1] (.names)                                             1.014    41.589
n5734.out[0] (.names)                                            0.261    41.850
n5735.in[1] (.names)                                             1.014    42.864
n5735.out[0] (.names)                                            0.261    43.125
n5736.in[0] (.names)                                             1.014    44.139
n5736.out[0] (.names)                                            0.261    44.400
n5594.in[0] (.names)                                             1.014    45.413
n5594.out[0] (.names)                                            0.261    45.674
n5737.in[1] (.names)                                             1.014    46.688
n5737.out[0] (.names)                                            0.261    46.949
n5738.in[0] (.names)                                             1.014    47.963
n5738.out[0] (.names)                                            0.261    48.224
n5677.in[0] (.names)                                             1.014    49.238
n5677.out[0] (.names)                                            0.261    49.499
n5678.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5678.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n6053.Q[0] (.latch clocked by pclk)
Endpoint  : n5713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6053.clk[0] (.latch)                                            1.014     1.014
n6053.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6054.in[0] (.names)                                             1.014     2.070
n6054.out[0] (.names)                                            0.261     2.331
n6014.in[0] (.names)                                             1.014     3.344
n6014.out[0] (.names)                                            0.261     3.605
n6071.in[2] (.names)                                             1.014     4.619
n6071.out[0] (.names)                                            0.261     4.880
n6132.in[1] (.names)                                             1.014     5.894
n6132.out[0] (.names)                                            0.261     6.155
n6133.in[1] (.names)                                             1.014     7.169
n6133.out[0] (.names)                                            0.261     7.430
n6073.in[0] (.names)                                             1.014     8.444
n6073.out[0] (.names)                                            0.261     8.705
n6074.in[2] (.names)                                             1.014     9.719
n6074.out[0] (.names)                                            0.261     9.980
n6075.in[0] (.names)                                             1.014    10.993
n6075.out[0] (.names)                                            0.261    11.254
n6079.in[1] (.names)                                             1.014    12.268
n6079.out[0] (.names)                                            0.261    12.529
n6080.in[0] (.names)                                             1.014    13.543
n6080.out[0] (.names)                                            0.261    13.804
n6081.in[0] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6083.in[1] (.names)                                             1.014    16.093
n6083.out[0] (.names)                                            0.261    16.354
n6085.in[2] (.names)                                             1.014    17.367
n6085.out[0] (.names)                                            0.261    17.628
n6086.in[0] (.names)                                             1.014    18.642
n6086.out[0] (.names)                                            0.261    18.903
n6090.in[0] (.names)                                             1.014    19.917
n6090.out[0] (.names)                                            0.261    20.178
n6087.in[1] (.names)                                             1.014    21.192
n6087.out[0] (.names)                                            0.261    21.453
n6089.in[0] (.names)                                             1.014    22.467
n6089.out[0] (.names)                                            0.261    22.728
n6091.in[1] (.names)                                             1.014    23.742
n6091.out[0] (.names)                                            0.261    24.003
n6092.in[1] (.names)                                             1.014    25.016
n6092.out[0] (.names)                                            0.261    25.277
n6093.in[1] (.names)                                             1.014    26.291
n6093.out[0] (.names)                                            0.261    26.552
n6094.in[0] (.names)                                             1.014    27.566
n6094.out[0] (.names)                                            0.261    27.827
n5763.in[0] (.names)                                             1.014    28.841
n5763.out[0] (.names)                                            0.261    29.102
n5764.in[0] (.names)                                             1.014    30.116
n5764.out[0] (.names)                                            0.261    30.377
n5765.in[1] (.names)                                             1.014    31.390
n5765.out[0] (.names)                                            0.261    31.651
n5758.in[1] (.names)                                             1.014    32.665
n5758.out[0] (.names)                                            0.261    32.926
n5759.in[0] (.names)                                             1.014    33.940
n5759.out[0] (.names)                                            0.261    34.201
n5727.in[2] (.names)                                             1.014    35.215
n5727.out[0] (.names)                                            0.261    35.476
n5729.in[0] (.names)                                             1.014    36.490
n5729.out[0] (.names)                                            0.261    36.751
n5731.in[0] (.names)                                             1.014    37.765
n5731.out[0] (.names)                                            0.261    38.026
n5732.in[0] (.names)                                             1.014    39.039
n5732.out[0] (.names)                                            0.261    39.300
n5733.in[0] (.names)                                             1.014    40.314
n5733.out[0] (.names)                                            0.261    40.575
n5734.in[1] (.names)                                             1.014    41.589
n5734.out[0] (.names)                                            0.261    41.850
n5735.in[1] (.names)                                             1.014    42.864
n5735.out[0] (.names)                                            0.261    43.125
n5736.in[0] (.names)                                             1.014    44.139
n5736.out[0] (.names)                                            0.261    44.400
n5594.in[0] (.names)                                             1.014    45.413
n5594.out[0] (.names)                                            0.261    45.674
n5737.in[1] (.names)                                             1.014    46.688
n5737.out[0] (.names)                                            0.261    46.949
n5738.in[0] (.names)                                             1.014    47.963
n5738.out[0] (.names)                                            0.261    48.224
n5677.in[0] (.names)                                             1.014    49.238
n5677.out[0] (.names)                                            0.261    49.499
n5713.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5713.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n7128.Q[0] (.latch clocked by pclk)
Endpoint  : n6704.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7128.clk[0] (.latch)                                            1.014     1.014
n7128.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7129.in[0] (.names)                                             1.014     2.070
n7129.out[0] (.names)                                            0.261     2.331
n7130.in[0] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7176.in[0] (.names)                                             1.014     4.619
n7176.out[0] (.names)                                            0.261     4.880
n7177.in[1] (.names)                                             1.014     5.894
n7177.out[0] (.names)                                            0.261     6.155
n7156.in[2] (.names)                                             1.014     7.169
n7156.out[0] (.names)                                            0.261     7.430
n7183.in[1] (.names)                                             1.014     8.444
n7183.out[0] (.names)                                            0.261     8.705
n7184.in[0] (.names)                                             1.014     9.719
n7184.out[0] (.names)                                            0.261     9.980
n7185.in[0] (.names)                                             1.014    10.993
n7185.out[0] (.names)                                            0.261    11.254
n7187.in[0] (.names)                                             1.014    12.268
n7187.out[0] (.names)                                            0.261    12.529
n7189.in[0] (.names)                                             1.014    13.543
n7189.out[0] (.names)                                            0.261    13.804
n7190.in[0] (.names)                                             1.014    14.818
n7190.out[0] (.names)                                            0.261    15.079
n7191.in[0] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7192.in[0] (.names)                                             1.014    17.367
n7192.out[0] (.names)                                            0.261    17.628
n7193.in[0] (.names)                                             1.014    18.642
n7193.out[0] (.names)                                            0.261    18.903
n7107.in[0] (.names)                                             1.014    19.917
n7107.out[0] (.names)                                            0.261    20.178
n7195.in[0] (.names)                                             1.014    21.192
n7195.out[0] (.names)                                            0.261    21.453
n7196.in[0] (.names)                                             1.014    22.467
n7196.out[0] (.names)                                            0.261    22.728
n7094.in[0] (.names)                                             1.014    23.742
n7094.out[0] (.names)                                            0.261    24.003
n7091.in[0] (.names)                                             1.014    25.016
n7091.out[0] (.names)                                            0.261    25.277
n7095.in[0] (.names)                                             1.014    26.291
n7095.out[0] (.names)                                            0.261    26.552
n7102.in[0] (.names)                                             1.014    27.566
n7102.out[0] (.names)                                            0.261    27.827
n7103.in[0] (.names)                                             1.014    28.841
n7103.out[0] (.names)                                            0.261    29.102
n7382.in[2] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7383.in[3] (.names)                                             1.014    31.390
n7383.out[0] (.names)                                            0.261    31.651
n7384.in[0] (.names)                                             1.014    32.665
n7384.out[0] (.names)                                            0.261    32.926
n7385.in[1] (.names)                                             1.014    33.940
n7385.out[0] (.names)                                            0.261    34.201
n7377.in[0] (.names)                                             1.014    35.215
n7377.out[0] (.names)                                            0.261    35.476
n7370.in[0] (.names)                                             1.014    36.490
n7370.out[0] (.names)                                            0.261    36.751
n7390.in[0] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n7391.in[0] (.names)                                             1.014    39.039
n7391.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7371.in[0] (.names)                                             1.014    41.589
n7371.out[0] (.names)                                            0.261    41.850
n5572.in[3] (.names)                                             1.014    42.864
n5572.out[0] (.names)                                            0.261    43.125
n7372.in[0] (.names)                                             1.014    44.139
n7372.out[0] (.names)                                            0.261    44.400
n7373.in[0] (.names)                                             1.014    45.413
n7373.out[0] (.names)                                            0.261    45.674
n7374.in[1] (.names)                                             1.014    46.688
n7374.out[0] (.names)                                            0.261    46.949
n7375.in[2] (.names)                                             1.014    47.963
n7375.out[0] (.names)                                            0.261    48.224
n6703.in[0] (.names)                                             1.014    49.238
n6703.out[0] (.names)                                            0.261    49.499
n6704.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6704.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n7128.Q[0] (.latch clocked by pclk)
Endpoint  : n2220.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7128.clk[0] (.latch)                                            1.014     1.014
n7128.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7129.in[0] (.names)                                             1.014     2.070
n7129.out[0] (.names)                                            0.261     2.331
n7130.in[0] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7176.in[0] (.names)                                             1.014     4.619
n7176.out[0] (.names)                                            0.261     4.880
n7177.in[1] (.names)                                             1.014     5.894
n7177.out[0] (.names)                                            0.261     6.155
n7156.in[2] (.names)                                             1.014     7.169
n7156.out[0] (.names)                                            0.261     7.430
n7183.in[1] (.names)                                             1.014     8.444
n7183.out[0] (.names)                                            0.261     8.705
n7184.in[0] (.names)                                             1.014     9.719
n7184.out[0] (.names)                                            0.261     9.980
n7185.in[0] (.names)                                             1.014    10.993
n7185.out[0] (.names)                                            0.261    11.254
n7187.in[0] (.names)                                             1.014    12.268
n7187.out[0] (.names)                                            0.261    12.529
n7189.in[0] (.names)                                             1.014    13.543
n7189.out[0] (.names)                                            0.261    13.804
n7190.in[0] (.names)                                             1.014    14.818
n7190.out[0] (.names)                                            0.261    15.079
n7191.in[0] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7192.in[0] (.names)                                             1.014    17.367
n7192.out[0] (.names)                                            0.261    17.628
n7193.in[0] (.names)                                             1.014    18.642
n7193.out[0] (.names)                                            0.261    18.903
n7107.in[0] (.names)                                             1.014    19.917
n7107.out[0] (.names)                                            0.261    20.178
n7195.in[0] (.names)                                             1.014    21.192
n7195.out[0] (.names)                                            0.261    21.453
n7196.in[0] (.names)                                             1.014    22.467
n7196.out[0] (.names)                                            0.261    22.728
n7094.in[0] (.names)                                             1.014    23.742
n7094.out[0] (.names)                                            0.261    24.003
n7091.in[0] (.names)                                             1.014    25.016
n7091.out[0] (.names)                                            0.261    25.277
n7095.in[0] (.names)                                             1.014    26.291
n7095.out[0] (.names)                                            0.261    26.552
n7102.in[0] (.names)                                             1.014    27.566
n7102.out[0] (.names)                                            0.261    27.827
n7103.in[0] (.names)                                             1.014    28.841
n7103.out[0] (.names)                                            0.261    29.102
n7382.in[2] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7383.in[3] (.names)                                             1.014    31.390
n7383.out[0] (.names)                                            0.261    31.651
n7384.in[0] (.names)                                             1.014    32.665
n7384.out[0] (.names)                                            0.261    32.926
n7385.in[1] (.names)                                             1.014    33.940
n7385.out[0] (.names)                                            0.261    34.201
n7377.in[0] (.names)                                             1.014    35.215
n7377.out[0] (.names)                                            0.261    35.476
n7370.in[0] (.names)                                             1.014    36.490
n7370.out[0] (.names)                                            0.261    36.751
n7390.in[0] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n7391.in[0] (.names)                                             1.014    39.039
n7391.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7371.in[0] (.names)                                             1.014    41.589
n7371.out[0] (.names)                                            0.261    41.850
n5572.in[3] (.names)                                             1.014    42.864
n5572.out[0] (.names)                                            0.261    43.125
n7587.in[0] (.names)                                             1.014    44.139
n7587.out[0] (.names)                                            0.261    44.400
n7450.in[0] (.names)                                             1.014    45.413
n7450.out[0] (.names)                                            0.261    45.674
n7451.in[1] (.names)                                             1.014    46.688
n7451.out[0] (.names)                                            0.261    46.949
n7452.in[1] (.names)                                             1.014    47.963
n7452.out[0] (.names)                                            0.261    48.224
n5586.in[0] (.names)                                             1.014    49.238
n5586.out[0] (.names)                                            0.261    49.499
n2220.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2220.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n7128.Q[0] (.latch clocked by pclk)
Endpoint  : n7416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7128.clk[0] (.latch)                                            1.014     1.014
n7128.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7129.in[0] (.names)                                             1.014     2.070
n7129.out[0] (.names)                                            0.261     2.331
n7130.in[0] (.names)                                             1.014     3.344
n7130.out[0] (.names)                                            0.261     3.605
n7176.in[0] (.names)                                             1.014     4.619
n7176.out[0] (.names)                                            0.261     4.880
n7177.in[1] (.names)                                             1.014     5.894
n7177.out[0] (.names)                                            0.261     6.155
n7156.in[2] (.names)                                             1.014     7.169
n7156.out[0] (.names)                                            0.261     7.430
n7183.in[1] (.names)                                             1.014     8.444
n7183.out[0] (.names)                                            0.261     8.705
n7184.in[0] (.names)                                             1.014     9.719
n7184.out[0] (.names)                                            0.261     9.980
n7185.in[0] (.names)                                             1.014    10.993
n7185.out[0] (.names)                                            0.261    11.254
n7187.in[0] (.names)                                             1.014    12.268
n7187.out[0] (.names)                                            0.261    12.529
n7189.in[0] (.names)                                             1.014    13.543
n7189.out[0] (.names)                                            0.261    13.804
n7190.in[0] (.names)                                             1.014    14.818
n7190.out[0] (.names)                                            0.261    15.079
n7191.in[0] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7192.in[0] (.names)                                             1.014    17.367
n7192.out[0] (.names)                                            0.261    17.628
n7193.in[0] (.names)                                             1.014    18.642
n7193.out[0] (.names)                                            0.261    18.903
n7107.in[0] (.names)                                             1.014    19.917
n7107.out[0] (.names)                                            0.261    20.178
n7195.in[0] (.names)                                             1.014    21.192
n7195.out[0] (.names)                                            0.261    21.453
n7196.in[0] (.names)                                             1.014    22.467
n7196.out[0] (.names)                                            0.261    22.728
n7094.in[0] (.names)                                             1.014    23.742
n7094.out[0] (.names)                                            0.261    24.003
n7091.in[0] (.names)                                             1.014    25.016
n7091.out[0] (.names)                                            0.261    25.277
n7095.in[0] (.names)                                             1.014    26.291
n7095.out[0] (.names)                                            0.261    26.552
n7102.in[0] (.names)                                             1.014    27.566
n7102.out[0] (.names)                                            0.261    27.827
n7103.in[0] (.names)                                             1.014    28.841
n7103.out[0] (.names)                                            0.261    29.102
n7382.in[2] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7383.in[3] (.names)                                             1.014    31.390
n7383.out[0] (.names)                                            0.261    31.651
n7384.in[0] (.names)                                             1.014    32.665
n7384.out[0] (.names)                                            0.261    32.926
n7385.in[1] (.names)                                             1.014    33.940
n7385.out[0] (.names)                                            0.261    34.201
n7377.in[0] (.names)                                             1.014    35.215
n7377.out[0] (.names)                                            0.261    35.476
n7370.in[0] (.names)                                             1.014    36.490
n7370.out[0] (.names)                                            0.261    36.751
n7390.in[0] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n7391.in[0] (.names)                                             1.014    39.039
n7391.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7371.in[0] (.names)                                             1.014    41.589
n7371.out[0] (.names)                                            0.261    41.850
n5572.in[3] (.names)                                             1.014    42.864
n5572.out[0] (.names)                                            0.261    43.125
n7587.in[0] (.names)                                             1.014    44.139
n7587.out[0] (.names)                                            0.261    44.400
n7450.in[0] (.names)                                             1.014    45.413
n7450.out[0] (.names)                                            0.261    45.674
n7451.in[1] (.names)                                             1.014    46.688
n7451.out[0] (.names)                                            0.261    46.949
n7452.in[1] (.names)                                             1.014    47.963
n7452.out[0] (.names)                                            0.261    48.224
n5586.in[0] (.names)                                             1.014    49.238
n5586.out[0] (.names)                                            0.261    49.499
n7416.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7416.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n7232.Q[0] (.latch clocked by pclk)
Endpoint  : n6714.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7232.clk[0] (.latch)                                            1.014     1.014
n7232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7233.in[0] (.names)                                             1.014     2.070
n7233.out[0] (.names)                                            0.261     2.331
n7174.in[0] (.names)                                             1.014     3.344
n7174.out[0] (.names)                                            0.261     3.605
n7212.in[0] (.names)                                             1.014     4.619
n7212.out[0] (.names)                                            0.261     4.880
n7223.in[1] (.names)                                             1.014     5.894
n7223.out[0] (.names)                                            0.261     6.155
n7281.in[1] (.names)                                             1.014     7.169
n7281.out[0] (.names)                                            0.261     7.430
n7286.in[0] (.names)                                             1.014     8.444
n7286.out[0] (.names)                                            0.261     8.705
n7265.in[0] (.names)                                             1.014     9.719
n7265.out[0] (.names)                                            0.261     9.980
n7287.in[2] (.names)                                             1.014    10.993
n7287.out[0] (.names)                                            0.261    11.254
n7295.in[2] (.names)                                             1.014    12.268
n7295.out[0] (.names)                                            0.261    12.529
n7296.in[0] (.names)                                             1.014    13.543
n7296.out[0] (.names)                                            0.261    13.804
n7297.in[2] (.names)                                             1.014    14.818
n7297.out[0] (.names)                                            0.261    15.079
n7298.in[0] (.names)                                             1.014    16.093
n7298.out[0] (.names)                                            0.261    16.354
n7288.in[0] (.names)                                             1.014    17.367
n7288.out[0] (.names)                                            0.261    17.628
n7289.in[1] (.names)                                             1.014    18.642
n7289.out[0] (.names)                                            0.261    18.903
n7314.in[1] (.names)                                             1.014    19.917
n7314.out[0] (.names)                                            0.261    20.178
n7315.in[0] (.names)                                             1.014    21.192
n7315.out[0] (.names)                                            0.261    21.453
n7305.in[1] (.names)                                             1.014    22.467
n7305.out[0] (.names)                                            0.261    22.728
n7306.in[3] (.names)                                             1.014    23.742
n7306.out[0] (.names)                                            0.261    24.003
n7307.in[1] (.names)                                             1.014    25.016
n7307.out[0] (.names)                                            0.261    25.277
n7309.in[0] (.names)                                             1.014    26.291
n7309.out[0] (.names)                                            0.261    26.552
n7310.in[1] (.names)                                             1.014    27.566
n7310.out[0] (.names)                                            0.261    27.827
n7311.in[0] (.names)                                             1.014    28.841
n7311.out[0] (.names)                                            0.261    29.102
n7317.in[2] (.names)                                             1.014    30.116
n7317.out[0] (.names)                                            0.261    30.377
n7300.in[1] (.names)                                             1.014    31.390
n7300.out[0] (.names)                                            0.261    31.651
n7231.in[1] (.names)                                             1.014    32.665
n7231.out[0] (.names)                                            0.261    32.926
n7304.in[2] (.names)                                             1.014    33.940
n7304.out[0] (.names)                                            0.261    34.201
n7326.in[0] (.names)                                             1.014    35.215
n7326.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[3] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n5601.in[0] (.names)                                             1.014    39.039
n5601.out[0] (.names)                                            0.261    39.300
n7331.in[1] (.names)                                             1.014    40.314
n7331.out[0] (.names)                                            0.261    40.575
n7332.in[0] (.names)                                             1.014    41.589
n7332.out[0] (.names)                                            0.261    41.850
n7338.in[2] (.names)                                             1.014    42.864
n7338.out[0] (.names)                                            0.261    43.125
n7343.in[1] (.names)                                             1.014    44.139
n7343.out[0] (.names)                                            0.261    44.400
n6519.in[0] (.names)                                             1.014    45.413
n6519.out[0] (.names)                                            0.261    45.674
n7346.in[0] (.names)                                             1.014    46.688
n7346.out[0] (.names)                                            0.261    46.949
n7347.in[1] (.names)                                             1.014    47.963
n7347.out[0] (.names)                                            0.261    48.224
n6713.in[0] (.names)                                             1.014    49.238
n6713.out[0] (.names)                                            0.261    49.499
n6714.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6714.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n7232.Q[0] (.latch clocked by pclk)
Endpoint  : n1085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7232.clk[0] (.latch)                                            1.014     1.014
n7232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7233.in[0] (.names)                                             1.014     2.070
n7233.out[0] (.names)                                            0.261     2.331
n7174.in[0] (.names)                                             1.014     3.344
n7174.out[0] (.names)                                            0.261     3.605
n7212.in[0] (.names)                                             1.014     4.619
n7212.out[0] (.names)                                            0.261     4.880
n7223.in[1] (.names)                                             1.014     5.894
n7223.out[0] (.names)                                            0.261     6.155
n7281.in[1] (.names)                                             1.014     7.169
n7281.out[0] (.names)                                            0.261     7.430
n7286.in[0] (.names)                                             1.014     8.444
n7286.out[0] (.names)                                            0.261     8.705
n7265.in[0] (.names)                                             1.014     9.719
n7265.out[0] (.names)                                            0.261     9.980
n7287.in[2] (.names)                                             1.014    10.993
n7287.out[0] (.names)                                            0.261    11.254
n7295.in[2] (.names)                                             1.014    12.268
n7295.out[0] (.names)                                            0.261    12.529
n7296.in[0] (.names)                                             1.014    13.543
n7296.out[0] (.names)                                            0.261    13.804
n7297.in[2] (.names)                                             1.014    14.818
n7297.out[0] (.names)                                            0.261    15.079
n7298.in[0] (.names)                                             1.014    16.093
n7298.out[0] (.names)                                            0.261    16.354
n7288.in[0] (.names)                                             1.014    17.367
n7288.out[0] (.names)                                            0.261    17.628
n7289.in[1] (.names)                                             1.014    18.642
n7289.out[0] (.names)                                            0.261    18.903
n7314.in[1] (.names)                                             1.014    19.917
n7314.out[0] (.names)                                            0.261    20.178
n7315.in[0] (.names)                                             1.014    21.192
n7315.out[0] (.names)                                            0.261    21.453
n7305.in[1] (.names)                                             1.014    22.467
n7305.out[0] (.names)                                            0.261    22.728
n7306.in[3] (.names)                                             1.014    23.742
n7306.out[0] (.names)                                            0.261    24.003
n7307.in[1] (.names)                                             1.014    25.016
n7307.out[0] (.names)                                            0.261    25.277
n7309.in[0] (.names)                                             1.014    26.291
n7309.out[0] (.names)                                            0.261    26.552
n7310.in[1] (.names)                                             1.014    27.566
n7310.out[0] (.names)                                            0.261    27.827
n7311.in[0] (.names)                                             1.014    28.841
n7311.out[0] (.names)                                            0.261    29.102
n7317.in[2] (.names)                                             1.014    30.116
n7317.out[0] (.names)                                            0.261    30.377
n7300.in[1] (.names)                                             1.014    31.390
n7300.out[0] (.names)                                            0.261    31.651
n7231.in[1] (.names)                                             1.014    32.665
n7231.out[0] (.names)                                            0.261    32.926
n7304.in[2] (.names)                                             1.014    33.940
n7304.out[0] (.names)                                            0.261    34.201
n7326.in[0] (.names)                                             1.014    35.215
n7326.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[3] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n5601.in[0] (.names)                                             1.014    39.039
n5601.out[0] (.names)                                            0.261    39.300
n7331.in[1] (.names)                                             1.014    40.314
n7331.out[0] (.names)                                            0.261    40.575
n7332.in[0] (.names)                                             1.014    41.589
n7332.out[0] (.names)                                            0.261    41.850
n7338.in[2] (.names)                                             1.014    42.864
n7338.out[0] (.names)                                            0.261    43.125
n7343.in[1] (.names)                                             1.014    44.139
n7343.out[0] (.names)                                            0.261    44.400
n6519.in[0] (.names)                                             1.014    45.413
n6519.out[0] (.names)                                            0.261    45.674
n7346.in[0] (.names)                                             1.014    46.688
n7346.out[0] (.names)                                            0.261    46.949
n7347.in[1] (.names)                                             1.014    47.963
n7347.out[0] (.names)                                            0.261    48.224
n5600.in[0] (.names)                                             1.014    49.238
n5600.out[0] (.names)                                            0.261    49.499
n1085.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1085.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n7232.Q[0] (.latch clocked by pclk)
Endpoint  : n7333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7232.clk[0] (.latch)                                            1.014     1.014
n7232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7233.in[0] (.names)                                             1.014     2.070
n7233.out[0] (.names)                                            0.261     2.331
n7174.in[0] (.names)                                             1.014     3.344
n7174.out[0] (.names)                                            0.261     3.605
n7212.in[0] (.names)                                             1.014     4.619
n7212.out[0] (.names)                                            0.261     4.880
n7223.in[1] (.names)                                             1.014     5.894
n7223.out[0] (.names)                                            0.261     6.155
n7281.in[1] (.names)                                             1.014     7.169
n7281.out[0] (.names)                                            0.261     7.430
n7286.in[0] (.names)                                             1.014     8.444
n7286.out[0] (.names)                                            0.261     8.705
n7265.in[0] (.names)                                             1.014     9.719
n7265.out[0] (.names)                                            0.261     9.980
n7287.in[2] (.names)                                             1.014    10.993
n7287.out[0] (.names)                                            0.261    11.254
n7295.in[2] (.names)                                             1.014    12.268
n7295.out[0] (.names)                                            0.261    12.529
n7296.in[0] (.names)                                             1.014    13.543
n7296.out[0] (.names)                                            0.261    13.804
n7297.in[2] (.names)                                             1.014    14.818
n7297.out[0] (.names)                                            0.261    15.079
n7298.in[0] (.names)                                             1.014    16.093
n7298.out[0] (.names)                                            0.261    16.354
n7288.in[0] (.names)                                             1.014    17.367
n7288.out[0] (.names)                                            0.261    17.628
n7289.in[1] (.names)                                             1.014    18.642
n7289.out[0] (.names)                                            0.261    18.903
n7314.in[1] (.names)                                             1.014    19.917
n7314.out[0] (.names)                                            0.261    20.178
n7315.in[0] (.names)                                             1.014    21.192
n7315.out[0] (.names)                                            0.261    21.453
n7305.in[1] (.names)                                             1.014    22.467
n7305.out[0] (.names)                                            0.261    22.728
n7306.in[3] (.names)                                             1.014    23.742
n7306.out[0] (.names)                                            0.261    24.003
n7307.in[1] (.names)                                             1.014    25.016
n7307.out[0] (.names)                                            0.261    25.277
n7309.in[0] (.names)                                             1.014    26.291
n7309.out[0] (.names)                                            0.261    26.552
n7310.in[1] (.names)                                             1.014    27.566
n7310.out[0] (.names)                                            0.261    27.827
n7311.in[0] (.names)                                             1.014    28.841
n7311.out[0] (.names)                                            0.261    29.102
n7317.in[2] (.names)                                             1.014    30.116
n7317.out[0] (.names)                                            0.261    30.377
n7300.in[1] (.names)                                             1.014    31.390
n7300.out[0] (.names)                                            0.261    31.651
n7231.in[1] (.names)                                             1.014    32.665
n7231.out[0] (.names)                                            0.261    32.926
n7304.in[2] (.names)                                             1.014    33.940
n7304.out[0] (.names)                                            0.261    34.201
n7326.in[0] (.names)                                             1.014    35.215
n7326.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[3] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n5601.in[0] (.names)                                             1.014    39.039
n5601.out[0] (.names)                                            0.261    39.300
n7331.in[1] (.names)                                             1.014    40.314
n7331.out[0] (.names)                                            0.261    40.575
n7332.in[0] (.names)                                             1.014    41.589
n7332.out[0] (.names)                                            0.261    41.850
n7338.in[2] (.names)                                             1.014    42.864
n7338.out[0] (.names)                                            0.261    43.125
n7343.in[1] (.names)                                             1.014    44.139
n7343.out[0] (.names)                                            0.261    44.400
n6519.in[0] (.names)                                             1.014    45.413
n6519.out[0] (.names)                                            0.261    45.674
n7346.in[0] (.names)                                             1.014    46.688
n7346.out[0] (.names)                                            0.261    46.949
n7347.in[1] (.names)                                             1.014    47.963
n7347.out[0] (.names)                                            0.261    48.224
n5600.in[0] (.names)                                             1.014    49.238
n5600.out[0] (.names)                                            0.261    49.499
n7333.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7333.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n6518.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7598.in[0] (.names)                                             1.014     5.894
n7598.out[0] (.names)                                            0.261     6.155
n7601.in[3] (.names)                                             1.014     7.169
n7601.out[0] (.names)                                            0.261     7.430
n7604.in[0] (.names)                                             1.014     8.444
n7604.out[0] (.names)                                            0.261     8.705
n7605.in[1] (.names)                                             1.014     9.719
n7605.out[0] (.names)                                            0.261     9.980
n7606.in[0] (.names)                                             1.014    10.993
n7606.out[0] (.names)                                            0.261    11.254
n7609.in[1] (.names)                                             1.014    12.268
n7609.out[0] (.names)                                            0.261    12.529
n7610.in[0] (.names)                                             1.014    13.543
n7610.out[0] (.names)                                            0.261    13.804
n7611.in[0] (.names)                                             1.014    14.818
n7611.out[0] (.names)                                            0.261    15.079
n7612.in[0] (.names)                                             1.014    16.093
n7612.out[0] (.names)                                            0.261    16.354
n7613.in[0] (.names)                                             1.014    17.367
n7613.out[0] (.names)                                            0.261    17.628
n7614.in[0] (.names)                                             1.014    18.642
n7614.out[0] (.names)                                            0.261    18.903
n7619.in[1] (.names)                                             1.014    19.917
n7619.out[0] (.names)                                            0.261    20.178
n7620.in[1] (.names)                                             1.014    21.192
n7620.out[0] (.names)                                            0.261    21.453
n7621.in[0] (.names)                                             1.014    22.467
n7621.out[0] (.names)                                            0.261    22.728
n7623.in[1] (.names)                                             1.014    23.742
n7623.out[0] (.names)                                            0.261    24.003
n7624.in[0] (.names)                                             1.014    25.016
n7624.out[0] (.names)                                            0.261    25.277
n7625.in[0] (.names)                                             1.014    26.291
n7625.out[0] (.names)                                            0.261    26.552
n7626.in[0] (.names)                                             1.014    27.566
n7626.out[0] (.names)                                            0.261    27.827
n7628.in[0] (.names)                                             1.014    28.841
n7628.out[0] (.names)                                            0.261    29.102
n6729.in[1] (.names)                                             1.014    30.116
n6729.out[0] (.names)                                            0.261    30.377
n7627.in[0] (.names)                                             1.014    31.390
n7627.out[0] (.names)                                            0.261    31.651
n7629.in[1] (.names)                                             1.014    32.665
n7629.out[0] (.names)                                            0.261    32.926
n7630.in[0] (.names)                                             1.014    33.940
n7630.out[0] (.names)                                            0.261    34.201
n6581.in[0] (.names)                                             1.014    35.215
n6581.out[0] (.names)                                            0.261    35.476
n6582.in[1] (.names)                                             1.014    36.490
n6582.out[0] (.names)                                            0.261    36.751
n6583.in[0] (.names)                                             1.014    37.765
n6583.out[0] (.names)                                            0.261    38.026
n6584.in[0] (.names)                                             1.014    39.039
n6584.out[0] (.names)                                            0.261    39.300
n6591.in[1] (.names)                                             1.014    40.314
n6591.out[0] (.names)                                            0.261    40.575
n6592.in[0] (.names)                                             1.014    41.589
n6592.out[0] (.names)                                            0.261    41.850
n6615.in[2] (.names)                                             1.014    42.864
n6615.out[0] (.names)                                            0.261    43.125
n6616.in[2] (.names)                                             1.014    44.139
n6616.out[0] (.names)                                            0.261    44.400
n6617.in[0] (.names)                                             1.014    45.413
n6617.out[0] (.names)                                            0.261    45.674
n6619.in[0] (.names)                                             1.014    46.688
n6619.out[0] (.names)                                            0.261    46.949
n5596.in[1] (.names)                                             1.014    47.963
n5596.out[0] (.names)                                            0.261    48.224
n6517.in[0] (.names)                                             1.014    49.238
n6517.out[0] (.names)                                            0.261    49.499
n6518.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6518.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n6535.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7426.in[2] (.names)                                             1.014     5.894
n7426.out[0] (.names)                                            0.261     6.155
n7422.in[0] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7427.in[0] (.names)                                             1.014     8.444
n7427.out[0] (.names)                                            0.261     8.705
n7421.in[1] (.names)                                             1.014     9.719
n7421.out[0] (.names)                                            0.261     9.980
n7349.in[0] (.names)                                             1.014    10.993
n7349.out[0] (.names)                                            0.261    11.254
n7351.in[0] (.names)                                             1.014    12.268
n7351.out[0] (.names)                                            0.261    12.529
n7396.in[3] (.names)                                             1.014    13.543
n7396.out[0] (.names)                                            0.261    13.804
n7423.in[3] (.names)                                             1.014    14.818
n7423.out[0] (.names)                                            0.261    15.079
n7394.in[1] (.names)                                             1.014    16.093
n7394.out[0] (.names)                                            0.261    16.354
n7778.in[0] (.names)                                             1.014    17.367
n7778.out[0] (.names)                                            0.261    17.628
n7755.in[1] (.names)                                             1.014    18.642
n7755.out[0] (.names)                                            0.261    18.903
n7779.in[0] (.names)                                             1.014    19.917
n7779.out[0] (.names)                                            0.261    20.178
n7645.in[0] (.names)                                             1.014    21.192
n7645.out[0] (.names)                                            0.261    21.453
n7646.in[0] (.names)                                             1.014    22.467
n7646.out[0] (.names)                                            0.261    22.728
n7653.in[2] (.names)                                             1.014    23.742
n7653.out[0] (.names)                                            0.261    24.003
n7643.in[0] (.names)                                             1.014    25.016
n7643.out[0] (.names)                                            0.261    25.277
n7654.in[2] (.names)                                             1.014    26.291
n7654.out[0] (.names)                                            0.261    26.552
n7656.in[2] (.names)                                             1.014    27.566
n7656.out[0] (.names)                                            0.261    27.827
n7657.in[1] (.names)                                             1.014    28.841
n7657.out[0] (.names)                                            0.261    29.102
n7662.in[1] (.names)                                             1.014    30.116
n7662.out[0] (.names)                                            0.261    30.377
n7659.in[1] (.names)                                             1.014    31.390
n7659.out[0] (.names)                                            0.261    31.651
n7660.in[1] (.names)                                             1.014    32.665
n7660.out[0] (.names)                                            0.261    32.926
n7664.in[1] (.names)                                             1.014    33.940
n7664.out[0] (.names)                                            0.261    34.201
n7668.in[1] (.names)                                             1.014    35.215
n7668.out[0] (.names)                                            0.261    35.476
n7672.in[0] (.names)                                             1.014    36.490
n7672.out[0] (.names)                                            0.261    36.751
n7640.in[0] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7200.in[0] (.names)                                             1.014    39.039
n7200.out[0] (.names)                                            0.261    39.300
n7642.in[2] (.names)                                             1.014    40.314
n7642.out[0] (.names)                                            0.261    40.575
n7675.in[0] (.names)                                             1.014    41.589
n7675.out[0] (.names)                                            0.261    41.850
n7678.in[0] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n7680.in[1] (.names)                                             1.014    44.139
n7680.out[0] (.names)                                            0.261    44.400
n7682.in[0] (.names)                                             1.014    45.413
n7682.out[0] (.names)                                            0.261    45.674
n7683.in[1] (.names)                                             1.014    46.688
n7683.out[0] (.names)                                            0.261    46.949
n7718.in[1] (.names)                                             1.014    47.963
n7718.out[0] (.names)                                            0.261    48.224
n6534.in[0] (.names)                                             1.014    49.238
n6534.out[0] (.names)                                            0.261    49.499
n6535.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6535.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n7597.Q[0] (.latch clocked by pclk)
Endpoint  : n7719.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.014     1.014
n7597.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7607.in[0] (.names)                                             1.014     2.070
n7607.out[0] (.names)                                            0.261     2.331
n7600.in[1] (.names)                                             1.014     3.344
n7600.out[0] (.names)                                            0.261     3.605
n7415.in[2] (.names)                                             1.014     4.619
n7415.out[0] (.names)                                            0.261     4.880
n7426.in[2] (.names)                                             1.014     5.894
n7426.out[0] (.names)                                            0.261     6.155
n7422.in[0] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7427.in[0] (.names)                                             1.014     8.444
n7427.out[0] (.names)                                            0.261     8.705
n7421.in[1] (.names)                                             1.014     9.719
n7421.out[0] (.names)                                            0.261     9.980
n7349.in[0] (.names)                                             1.014    10.993
n7349.out[0] (.names)                                            0.261    11.254
n7351.in[0] (.names)                                             1.014    12.268
n7351.out[0] (.names)                                            0.261    12.529
n7396.in[3] (.names)                                             1.014    13.543
n7396.out[0] (.names)                                            0.261    13.804
n7423.in[3] (.names)                                             1.014    14.818
n7423.out[0] (.names)                                            0.261    15.079
n7394.in[1] (.names)                                             1.014    16.093
n7394.out[0] (.names)                                            0.261    16.354
n7778.in[0] (.names)                                             1.014    17.367
n7778.out[0] (.names)                                            0.261    17.628
n7755.in[1] (.names)                                             1.014    18.642
n7755.out[0] (.names)                                            0.261    18.903
n7779.in[0] (.names)                                             1.014    19.917
n7779.out[0] (.names)                                            0.261    20.178
n7645.in[0] (.names)                                             1.014    21.192
n7645.out[0] (.names)                                            0.261    21.453
n7646.in[0] (.names)                                             1.014    22.467
n7646.out[0] (.names)                                            0.261    22.728
n7653.in[2] (.names)                                             1.014    23.742
n7653.out[0] (.names)                                            0.261    24.003
n7643.in[0] (.names)                                             1.014    25.016
n7643.out[0] (.names)                                            0.261    25.277
n7654.in[2] (.names)                                             1.014    26.291
n7654.out[0] (.names)                                            0.261    26.552
n7656.in[2] (.names)                                             1.014    27.566
n7656.out[0] (.names)                                            0.261    27.827
n7657.in[1] (.names)                                             1.014    28.841
n7657.out[0] (.names)                                            0.261    29.102
n7662.in[1] (.names)                                             1.014    30.116
n7662.out[0] (.names)                                            0.261    30.377
n7659.in[1] (.names)                                             1.014    31.390
n7659.out[0] (.names)                                            0.261    31.651
n7660.in[1] (.names)                                             1.014    32.665
n7660.out[0] (.names)                                            0.261    32.926
n7664.in[1] (.names)                                             1.014    33.940
n7664.out[0] (.names)                                            0.261    34.201
n7668.in[1] (.names)                                             1.014    35.215
n7668.out[0] (.names)                                            0.261    35.476
n7672.in[0] (.names)                                             1.014    36.490
n7672.out[0] (.names)                                            0.261    36.751
n7640.in[0] (.names)                                             1.014    37.765
n7640.out[0] (.names)                                            0.261    38.026
n7200.in[0] (.names)                                             1.014    39.039
n7200.out[0] (.names)                                            0.261    39.300
n7642.in[2] (.names)                                             1.014    40.314
n7642.out[0] (.names)                                            0.261    40.575
n7675.in[0] (.names)                                             1.014    41.589
n7675.out[0] (.names)                                            0.261    41.850
n7678.in[0] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n7680.in[1] (.names)                                             1.014    44.139
n7680.out[0] (.names)                                            0.261    44.400
n7682.in[0] (.names)                                             1.014    45.413
n7682.out[0] (.names)                                            0.261    45.674
n7683.in[1] (.names)                                             1.014    46.688
n7683.out[0] (.names)                                            0.261    46.949
n7718.in[1] (.names)                                             1.014    47.963
n7718.out[0] (.names)                                            0.261    48.224
n6534.in[0] (.names)                                             1.014    49.238
n6534.out[0] (.names)                                            0.261    49.499
n7719.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7719.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n7712.Q[0] (.latch clocked by pclk)
Endpoint  : n6724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7712.clk[0] (.latch)                                            1.014     1.014
n7712.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7713.in[0] (.names)                                             1.014     2.070
n7713.out[0] (.names)                                            0.261     2.331
n7714.in[1] (.names)                                             1.014     3.344
n7714.out[0] (.names)                                            0.261     3.605
n7715.in[0] (.names)                                             1.014     4.619
n7715.out[0] (.names)                                            0.261     4.880
n7649.in[0] (.names)                                             1.014     5.894
n7649.out[0] (.names)                                            0.261     6.155
n7742.in[1] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7743.in[0] (.names)                                             1.014     8.444
n7743.out[0] (.names)                                            0.261     8.705
n7759.in[2] (.names)                                             1.014     9.719
n7759.out[0] (.names)                                            0.261     9.980
n7761.in[0] (.names)                                             1.014    10.993
n7761.out[0] (.names)                                            0.261    11.254
n7762.in[0] (.names)                                             1.014    12.268
n7762.out[0] (.names)                                            0.261    12.529
n7737.in[0] (.names)                                             1.014    13.543
n7737.out[0] (.names)                                            0.261    13.804
n7735.in[2] (.names)                                             1.014    14.818
n7735.out[0] (.names)                                            0.261    15.079
n7734.in[1] (.names)                                             1.014    16.093
n7734.out[0] (.names)                                            0.261    16.354
n7736.in[0] (.names)                                             1.014    17.367
n7736.out[0] (.names)                                            0.261    17.628
n7740.in[2] (.names)                                             1.014    18.642
n7740.out[0] (.names)                                            0.261    18.903
n7741.in[0] (.names)                                             1.014    19.917
n7741.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n7749.in[0] (.names)                                             1.014    22.467
n7749.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7751.in[0] (.names)                                             1.014    25.016
n7751.out[0] (.names)                                            0.261    25.277
n7752.in[0] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7756.in[1] (.names)                                             1.014    27.566
n7756.out[0] (.names)                                            0.261    27.827
n7760.in[1] (.names)                                             1.014    28.841
n7760.out[0] (.names)                                            0.261    29.102
n7167.in[0] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n7168.in[0] (.names)                                             1.014    31.390
n7168.out[0] (.names)                                            0.261    31.651
n7170.in[0] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7145.in[0] (.names)                                             1.014    33.940
n7145.out[0] (.names)                                            0.261    34.201
n7173.in[0] (.names)                                             1.014    35.215
n7173.out[0] (.names)                                            0.261    35.476
n7141.in[0] (.names)                                             1.014    36.490
n7141.out[0] (.names)                                            0.261    36.751
n7146.in[0] (.names)                                             1.014    37.765
n7146.out[0] (.names)                                            0.261    38.026
n7147.in[3] (.names)                                             1.014    39.039
n7147.out[0] (.names)                                            0.261    39.300
n7148.in[0] (.names)                                             1.014    40.314
n7148.out[0] (.names)                                            0.261    40.575
n7122.in[0] (.names)                                             1.014    41.589
n7122.out[0] (.names)                                            0.261    41.850
n7123.in[0] (.names)                                             1.014    42.864
n7123.out[0] (.names)                                            0.261    43.125
n5566.in[1] (.names)                                             1.014    44.139
n5566.out[0] (.names)                                            0.261    44.400
n7137.in[1] (.names)                                             1.014    45.413
n7137.out[0] (.names)                                            0.261    45.674
n7138.in[1] (.names)                                             1.014    46.688
n7138.out[0] (.names)                                            0.261    46.949
n7139.in[0] (.names)                                             1.014    47.963
n7139.out[0] (.names)                                            0.261    48.224
n6723.in[0] (.names)                                             1.014    49.238
n6723.out[0] (.names)                                            0.261    49.499
n6724.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6724.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n7712.Q[0] (.latch clocked by pclk)
Endpoint  : n313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7712.clk[0] (.latch)                                            1.014     1.014
n7712.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7713.in[0] (.names)                                             1.014     2.070
n7713.out[0] (.names)                                            0.261     2.331
n7714.in[1] (.names)                                             1.014     3.344
n7714.out[0] (.names)                                            0.261     3.605
n7715.in[0] (.names)                                             1.014     4.619
n7715.out[0] (.names)                                            0.261     4.880
n7649.in[0] (.names)                                             1.014     5.894
n7649.out[0] (.names)                                            0.261     6.155
n7742.in[1] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7743.in[0] (.names)                                             1.014     8.444
n7743.out[0] (.names)                                            0.261     8.705
n7759.in[2] (.names)                                             1.014     9.719
n7759.out[0] (.names)                                            0.261     9.980
n7761.in[0] (.names)                                             1.014    10.993
n7761.out[0] (.names)                                            0.261    11.254
n7762.in[0] (.names)                                             1.014    12.268
n7762.out[0] (.names)                                            0.261    12.529
n7737.in[0] (.names)                                             1.014    13.543
n7737.out[0] (.names)                                            0.261    13.804
n7735.in[2] (.names)                                             1.014    14.818
n7735.out[0] (.names)                                            0.261    15.079
n7734.in[1] (.names)                                             1.014    16.093
n7734.out[0] (.names)                                            0.261    16.354
n7736.in[0] (.names)                                             1.014    17.367
n7736.out[0] (.names)                                            0.261    17.628
n7740.in[2] (.names)                                             1.014    18.642
n7740.out[0] (.names)                                            0.261    18.903
n7741.in[0] (.names)                                             1.014    19.917
n7741.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n7749.in[0] (.names)                                             1.014    22.467
n7749.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7751.in[0] (.names)                                             1.014    25.016
n7751.out[0] (.names)                                            0.261    25.277
n7752.in[0] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7756.in[1] (.names)                                             1.014    27.566
n7756.out[0] (.names)                                            0.261    27.827
n7760.in[1] (.names)                                             1.014    28.841
n7760.out[0] (.names)                                            0.261    29.102
n7167.in[0] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n7168.in[0] (.names)                                             1.014    31.390
n7168.out[0] (.names)                                            0.261    31.651
n7170.in[0] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7145.in[0] (.names)                                             1.014    33.940
n7145.out[0] (.names)                                            0.261    34.201
n7173.in[0] (.names)                                             1.014    35.215
n7173.out[0] (.names)                                            0.261    35.476
n7141.in[0] (.names)                                             1.014    36.490
n7141.out[0] (.names)                                            0.261    36.751
n7146.in[0] (.names)                                             1.014    37.765
n7146.out[0] (.names)                                            0.261    38.026
n7147.in[3] (.names)                                             1.014    39.039
n7147.out[0] (.names)                                            0.261    39.300
n7148.in[0] (.names)                                             1.014    40.314
n7148.out[0] (.names)                                            0.261    40.575
n7122.in[0] (.names)                                             1.014    41.589
n7122.out[0] (.names)                                            0.261    41.850
n7123.in[0] (.names)                                             1.014    42.864
n7123.out[0] (.names)                                            0.261    43.125
n5566.in[1] (.names)                                             1.014    44.139
n5566.out[0] (.names)                                            0.261    44.400
n7214.in[3] (.names)                                             1.014    45.413
n7214.out[0] (.names)                                            0.261    45.674
n7209.in[0] (.names)                                             1.014    46.688
n7209.out[0] (.names)                                            0.261    46.949
n5579.in[1] (.names)                                             1.014    47.963
n5579.out[0] (.names)                                            0.261    48.224
n5615.in[0] (.names)                                             1.014    49.238
n5615.out[0] (.names)                                            0.261    49.499
n313.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n313.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n7712.Q[0] (.latch clocked by pclk)
Endpoint  : n7217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7712.clk[0] (.latch)                                            1.014     1.014
n7712.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7713.in[0] (.names)                                             1.014     2.070
n7713.out[0] (.names)                                            0.261     2.331
n7714.in[1] (.names)                                             1.014     3.344
n7714.out[0] (.names)                                            0.261     3.605
n7715.in[0] (.names)                                             1.014     4.619
n7715.out[0] (.names)                                            0.261     4.880
n7649.in[0] (.names)                                             1.014     5.894
n7649.out[0] (.names)                                            0.261     6.155
n7742.in[1] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7743.in[0] (.names)                                             1.014     8.444
n7743.out[0] (.names)                                            0.261     8.705
n7759.in[2] (.names)                                             1.014     9.719
n7759.out[0] (.names)                                            0.261     9.980
n7761.in[0] (.names)                                             1.014    10.993
n7761.out[0] (.names)                                            0.261    11.254
n7762.in[0] (.names)                                             1.014    12.268
n7762.out[0] (.names)                                            0.261    12.529
n7737.in[0] (.names)                                             1.014    13.543
n7737.out[0] (.names)                                            0.261    13.804
n7735.in[2] (.names)                                             1.014    14.818
n7735.out[0] (.names)                                            0.261    15.079
n7734.in[1] (.names)                                             1.014    16.093
n7734.out[0] (.names)                                            0.261    16.354
n7736.in[0] (.names)                                             1.014    17.367
n7736.out[0] (.names)                                            0.261    17.628
n7740.in[2] (.names)                                             1.014    18.642
n7740.out[0] (.names)                                            0.261    18.903
n7741.in[0] (.names)                                             1.014    19.917
n7741.out[0] (.names)                                            0.261    20.178
n7648.in[0] (.names)                                             1.014    21.192
n7648.out[0] (.names)                                            0.261    21.453
n7749.in[0] (.names)                                             1.014    22.467
n7749.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7751.in[0] (.names)                                             1.014    25.016
n7751.out[0] (.names)                                            0.261    25.277
n7752.in[0] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7756.in[1] (.names)                                             1.014    27.566
n7756.out[0] (.names)                                            0.261    27.827
n7760.in[1] (.names)                                             1.014    28.841
n7760.out[0] (.names)                                            0.261    29.102
n7167.in[0] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n7168.in[0] (.names)                                             1.014    31.390
n7168.out[0] (.names)                                            0.261    31.651
n7170.in[0] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7145.in[0] (.names)                                             1.014    33.940
n7145.out[0] (.names)                                            0.261    34.201
n7173.in[0] (.names)                                             1.014    35.215
n7173.out[0] (.names)                                            0.261    35.476
n7141.in[0] (.names)                                             1.014    36.490
n7141.out[0] (.names)                                            0.261    36.751
n7146.in[0] (.names)                                             1.014    37.765
n7146.out[0] (.names)                                            0.261    38.026
n7147.in[3] (.names)                                             1.014    39.039
n7147.out[0] (.names)                                            0.261    39.300
n7148.in[0] (.names)                                             1.014    40.314
n7148.out[0] (.names)                                            0.261    40.575
n7122.in[0] (.names)                                             1.014    41.589
n7122.out[0] (.names)                                            0.261    41.850
n7123.in[0] (.names)                                             1.014    42.864
n7123.out[0] (.names)                                            0.261    43.125
n5566.in[1] (.names)                                             1.014    44.139
n5566.out[0] (.names)                                            0.261    44.400
n7214.in[3] (.names)                                             1.014    45.413
n7214.out[0] (.names)                                            0.261    45.674
n7209.in[0] (.names)                                             1.014    46.688
n7209.out[0] (.names)                                            0.261    46.949
n5579.in[1] (.names)                                             1.014    47.963
n5579.out[0] (.names)                                            0.261    48.224
n5615.in[0] (.names)                                             1.014    49.238
n5615.out[0] (.names)                                            0.261    49.499
n7217.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n7908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n8429.in[3] (.names)                                             1.014    13.543
n8429.out[0] (.names)                                            0.261    13.804
n8431.in[2] (.names)                                             1.014    14.818
n8431.out[0] (.names)                                            0.261    15.079
n8433.in[0] (.names)                                             1.014    16.093
n8433.out[0] (.names)                                            0.261    16.354
n8434.in[0] (.names)                                             1.014    17.367
n8434.out[0] (.names)                                            0.261    17.628
n8436.in[0] (.names)                                             1.014    18.642
n8436.out[0] (.names)                                            0.261    18.903
n8437.in[0] (.names)                                             1.014    19.917
n8437.out[0] (.names)                                            0.261    20.178
n8438.in[0] (.names)                                             1.014    21.192
n8438.out[0] (.names)                                            0.261    21.453
n8439.in[0] (.names)                                             1.014    22.467
n8439.out[0] (.names)                                            0.261    22.728
n8440.in[0] (.names)                                             1.014    23.742
n8440.out[0] (.names)                                            0.261    24.003
n8453.in[0] (.names)                                             1.014    25.016
n8453.out[0] (.names)                                            0.261    25.277
n8449.in[1] (.names)                                             1.014    26.291
n8449.out[0] (.names)                                            0.261    26.552
n8451.in[0] (.names)                                             1.014    27.566
n8451.out[0] (.names)                                            0.261    27.827
n8455.in[0] (.names)                                             1.014    28.841
n8455.out[0] (.names)                                            0.261    29.102
n8459.in[0] (.names)                                             1.014    30.116
n8459.out[0] (.names)                                            0.261    30.377
n8460.in[0] (.names)                                             1.014    31.390
n8460.out[0] (.names)                                            0.261    31.651
n8461.in[1] (.names)                                             1.014    32.665
n8461.out[0] (.names)                                            0.261    32.926
n8462.in[0] (.names)                                             1.014    33.940
n8462.out[0] (.names)                                            0.261    34.201
n8470.in[0] (.names)                                             1.014    35.215
n8470.out[0] (.names)                                            0.261    35.476
n8471.in[1] (.names)                                             1.014    36.490
n8471.out[0] (.names)                                            0.261    36.751
n8478.in[2] (.names)                                             1.014    37.765
n8478.out[0] (.names)                                            0.261    38.026
n8474.in[0] (.names)                                             1.014    39.039
n8474.out[0] (.names)                                            0.261    39.300
n8472.in[0] (.names)                                             1.014    40.314
n8472.out[0] (.names)                                            0.261    40.575
n8473.in[0] (.names)                                             1.014    41.589
n8473.out[0] (.names)                                            0.261    41.850
n8481.in[0] (.names)                                             1.014    42.864
n8481.out[0] (.names)                                            0.261    43.125
n8479.in[0] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8480.in[0] (.names)                                             1.014    45.413
n8480.out[0] (.names)                                            0.261    45.674
n8303.in[0] (.names)                                             1.014    46.688
n8303.out[0] (.names)                                            0.261    46.949
n8319.in[0] (.names)                                             1.014    47.963
n8319.out[0] (.names)                                            0.261    48.224
n8315.in[0] (.names)                                             1.014    49.238
n8315.out[0] (.names)                                            0.261    49.499
n7908.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7908.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n311.Q[0] (.latch clocked by pclk)
Endpoint  : n8289.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n311.clk[0] (.latch)                                             1.014     1.014
n311.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9686.in[0] (.names)                                             1.014     2.070
n9686.out[0] (.names)                                            0.261     2.331
n9687.in[0] (.names)                                             1.014     3.344
n9687.out[0] (.names)                                            0.261     3.605
n9688.in[1] (.names)                                             1.014     4.619
n9688.out[0] (.names)                                            0.261     4.880
n9689.in[0] (.names)                                             1.014     5.894
n9689.out[0] (.names)                                            0.261     6.155
n9690.in[0] (.names)                                             1.014     7.169
n9690.out[0] (.names)                                            0.261     7.430
n9692.in[1] (.names)                                             1.014     8.444
n9692.out[0] (.names)                                            0.261     8.705
n9693.in[2] (.names)                                             1.014     9.719
n9693.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n8009.in[0] (.names)                                             1.014    12.268
n8009.out[0] (.names)                                            0.261    12.529
n8429.in[3] (.names)                                             1.014    13.543
n8429.out[0] (.names)                                            0.261    13.804
n8431.in[2] (.names)                                             1.014    14.818
n8431.out[0] (.names)                                            0.261    15.079
n8433.in[0] (.names)                                             1.014    16.093
n8433.out[0] (.names)                                            0.261    16.354
n8434.in[0] (.names)                                             1.014    17.367
n8434.out[0] (.names)                                            0.261    17.628
n8436.in[0] (.names)                                             1.014    18.642
n8436.out[0] (.names)                                            0.261    18.903
n8437.in[0] (.names)                                             1.014    19.917
n8437.out[0] (.names)                                            0.261    20.178
n8438.in[0] (.names)                                             1.014    21.192
n8438.out[0] (.names)                                            0.261    21.453
n8439.in[0] (.names)                                             1.014    22.467
n8439.out[0] (.names)                                            0.261    22.728
n8440.in[0] (.names)                                             1.014    23.742
n8440.out[0] (.names)                                            0.261    24.003
n8453.in[0] (.names)                                             1.014    25.016
n8453.out[0] (.names)                                            0.261    25.277
n8449.in[1] (.names)                                             1.014    26.291
n8449.out[0] (.names)                                            0.261    26.552
n8451.in[0] (.names)                                             1.014    27.566
n8451.out[0] (.names)                                            0.261    27.827
n8455.in[0] (.names)                                             1.014    28.841
n8455.out[0] (.names)                                            0.261    29.102
n8459.in[0] (.names)                                             1.014    30.116
n8459.out[0] (.names)                                            0.261    30.377
n8460.in[0] (.names)                                             1.014    31.390
n8460.out[0] (.names)                                            0.261    31.651
n8461.in[1] (.names)                                             1.014    32.665
n8461.out[0] (.names)                                            0.261    32.926
n8462.in[0] (.names)                                             1.014    33.940
n8462.out[0] (.names)                                            0.261    34.201
n8470.in[0] (.names)                                             1.014    35.215
n8470.out[0] (.names)                                            0.261    35.476
n8471.in[1] (.names)                                             1.014    36.490
n8471.out[0] (.names)                                            0.261    36.751
n8478.in[2] (.names)                                             1.014    37.765
n8478.out[0] (.names)                                            0.261    38.026
n8474.in[0] (.names)                                             1.014    39.039
n8474.out[0] (.names)                                            0.261    39.300
n8472.in[0] (.names)                                             1.014    40.314
n8472.out[0] (.names)                                            0.261    40.575
n8473.in[0] (.names)                                             1.014    41.589
n8473.out[0] (.names)                                            0.261    41.850
n8481.in[0] (.names)                                             1.014    42.864
n8481.out[0] (.names)                                            0.261    43.125
n8479.in[0] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8480.in[0] (.names)                                             1.014    45.413
n8480.out[0] (.names)                                            0.261    45.674
n8303.in[0] (.names)                                             1.014    46.688
n8303.out[0] (.names)                                            0.261    46.949
n8286.in[2] (.names)                                             1.014    47.963
n8286.out[0] (.names)                                            0.261    48.224
n8288.in[3] (.names)                                             1.014    49.238
n8288.out[0] (.names)                                            0.261    49.499
n8289.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8289.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n8666.Q[0] (.latch clocked by pclk)
Endpoint  : n8302.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
n8666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8667.in[0] (.names)                                             1.014     2.070
n8667.out[0] (.names)                                            0.261     2.331
n8488.in[0] (.names)                                             1.014     3.344
n8488.out[0] (.names)                                            0.261     3.605
n8668.in[1] (.names)                                             1.014     4.619
n8668.out[0] (.names)                                            0.261     4.880
n8669.in[1] (.names)                                             1.014     5.894
n8669.out[0] (.names)                                            0.261     6.155
n8670.in[0] (.names)                                             1.014     7.169
n8670.out[0] (.names)                                            0.261     7.430
n8672.in[2] (.names)                                             1.014     8.444
n8672.out[0] (.names)                                            0.261     8.705
n8673.in[0] (.names)                                             1.014     9.719
n8673.out[0] (.names)                                            0.261     9.980
n8643.in[0] (.names)                                             1.014    10.993
n8643.out[0] (.names)                                            0.261    11.254
n8676.in[0] (.names)                                             1.014    12.268
n8676.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[2] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8553.in[1] (.names)                                             1.014    16.093
n8553.out[0] (.names)                                            0.261    16.354
n8564.in[2] (.names)                                             1.014    17.367
n8564.out[0] (.names)                                            0.261    17.628
n8565.in[2] (.names)                                             1.014    18.642
n8565.out[0] (.names)                                            0.261    18.903
n8566.in[0] (.names)                                             1.014    19.917
n8566.out[0] (.names)                                            0.261    20.178
n8527.in[0] (.names)                                             1.014    21.192
n8527.out[0] (.names)                                            0.261    21.453
n8567.in[0] (.names)                                             1.014    22.467
n8567.out[0] (.names)                                            0.261    22.728
n8571.in[1] (.names)                                             1.014    23.742
n8571.out[0] (.names)                                            0.261    24.003
n8572.in[1] (.names)                                             1.014    25.016
n8572.out[0] (.names)                                            0.261    25.277
n8573.in[0] (.names)                                             1.014    26.291
n8573.out[0] (.names)                                            0.261    26.552
n8574.in[0] (.names)                                             1.014    27.566
n8574.out[0] (.names)                                            0.261    27.827
n8589.in[0] (.names)                                             1.014    28.841
n8589.out[0] (.names)                                            0.261    29.102
n8590.in[2] (.names)                                             1.014    30.116
n8590.out[0] (.names)                                            0.261    30.377
n8495.in[2] (.names)                                             1.014    31.390
n8495.out[0] (.names)                                            0.261    31.651
n8591.in[0] (.names)                                             1.014    32.665
n8591.out[0] (.names)                                            0.261    32.926
n8592.in[0] (.names)                                             1.014    33.940
n8592.out[0] (.names)                                            0.261    34.201
n8587.in[1] (.names)                                             1.014    35.215
n8587.out[0] (.names)                                            0.261    35.476
n8581.in[1] (.names)                                             1.014    36.490
n8581.out[0] (.names)                                            0.261    36.751
n8583.in[0] (.names)                                             1.014    37.765
n8583.out[0] (.names)                                            0.261    38.026
n8585.in[0] (.names)                                             1.014    39.039
n8585.out[0] (.names)                                            0.261    39.300
n8586.in[0] (.names)                                             1.014    40.314
n8586.out[0] (.names)                                            0.261    40.575
n8596.in[0] (.names)                                             1.014    41.589
n8596.out[0] (.names)                                            0.261    41.850
n8601.in[3] (.names)                                             1.014    42.864
n8601.out[0] (.names)                                            0.261    43.125
n8598.in[0] (.names)                                             1.014    44.139
n8598.out[0] (.names)                                            0.261    44.400
n8597.in[0] (.names)                                             1.014    45.413
n8597.out[0] (.names)                                            0.261    45.674
n8599.in[0] (.names)                                             1.014    46.688
n8599.out[0] (.names)                                            0.261    46.949
n8602.in[1] (.names)                                             1.014    47.963
n8602.out[0] (.names)                                            0.261    48.224
n8301.in[1] (.names)                                             1.014    49.238
n8301.out[0] (.names)                                            0.261    49.499
n8302.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8302.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n3053.Q[0] (.latch clocked by pclk)
Endpoint  : n1842.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3053.clk[0] (.latch)                                            1.014     1.014
n3053.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3054.in[0] (.names)                                             1.014     2.070
n3054.out[0] (.names)                                            0.261     2.331
n3029.in[0] (.names)                                             1.014     3.344
n3029.out[0] (.names)                                            0.261     3.605
n3030.in[0] (.names)                                             1.014     4.619
n3030.out[0] (.names)                                            0.261     4.880
n3031.in[0] (.names)                                             1.014     5.894
n3031.out[0] (.names)                                            0.261     6.155
n3032.in[0] (.names)                                             1.014     7.169
n3032.out[0] (.names)                                            0.261     7.430
n3033.in[1] (.names)                                             1.014     8.444
n3033.out[0] (.names)                                            0.261     8.705
n3035.in[1] (.names)                                             1.014     9.719
n3035.out[0] (.names)                                            0.261     9.980
n3036.in[0] (.names)                                             1.014    10.993
n3036.out[0] (.names)                                            0.261    11.254
n3058.in[1] (.names)                                             1.014    12.268
n3058.out[0] (.names)                                            0.261    12.529
n3109.in[2] (.names)                                             1.014    13.543
n3109.out[0] (.names)                                            0.261    13.804
n3110.in[0] (.names)                                             1.014    14.818
n3110.out[0] (.names)                                            0.261    15.079
n3106.in[0] (.names)                                             1.014    16.093
n3106.out[0] (.names)                                            0.261    16.354
n3107.in[2] (.names)                                             1.014    17.367
n3107.out[0] (.names)                                            0.261    17.628
n3108.in[1] (.names)                                             1.014    18.642
n3108.out[0] (.names)                                            0.261    18.903
n3113.in[0] (.names)                                             1.014    19.917
n3113.out[0] (.names)                                            0.261    20.178
n3073.in[0] (.names)                                             1.014    21.192
n3073.out[0] (.names)                                            0.261    21.453
n3065.in[0] (.names)                                             1.014    22.467
n3065.out[0] (.names)                                            0.261    22.728
n3066.in[2] (.names)                                             1.014    23.742
n3066.out[0] (.names)                                            0.261    24.003
n3068.in[0] (.names)                                             1.014    25.016
n3068.out[0] (.names)                                            0.261    25.277
n3069.in[0] (.names)                                             1.014    26.291
n3069.out[0] (.names)                                            0.261    26.552
n3071.in[0] (.names)                                             1.014    27.566
n3071.out[0] (.names)                                            0.261    27.827
n3072.in[0] (.names)                                             1.014    28.841
n3072.out[0] (.names)                                            0.261    29.102
n3074.in[1] (.names)                                             1.014    30.116
n3074.out[0] (.names)                                            0.261    30.377
n3075.in[0] (.names)                                             1.014    31.390
n3075.out[0] (.names)                                            0.261    31.651
n3076.in[1] (.names)                                             1.014    32.665
n3076.out[0] (.names)                                            0.261    32.926
n3077.in[0] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n3078.in[3] (.names)                                             1.014    35.215
n3078.out[0] (.names)                                            0.261    35.476
n3084.in[0] (.names)                                             1.014    36.490
n3084.out[0] (.names)                                            0.261    36.751
n3082.in[0] (.names)                                             1.014    37.765
n3082.out[0] (.names)                                            0.261    38.026
n3083.in[0] (.names)                                             1.014    39.039
n3083.out[0] (.names)                                            0.261    39.300
n3086.in[1] (.names)                                             1.014    40.314
n3086.out[0] (.names)                                            0.261    40.575
n3087.in[0] (.names)                                             1.014    41.589
n3087.out[0] (.names)                                            0.261    41.850
n3079.in[1] (.names)                                             1.014    42.864
n3079.out[0] (.names)                                            0.261    43.125
n3062.in[0] (.names)                                             1.014    44.139
n3062.out[0] (.names)                                            0.261    44.400
n3090.in[2] (.names)                                             1.014    45.413
n3090.out[0] (.names)                                            0.261    45.674
n3096.in[0] (.names)                                             1.014    46.688
n3096.out[0] (.names)                                            0.261    46.949
n3098.in[1] (.names)                                             1.014    47.963
n3098.out[0] (.names)                                            0.261    48.224
n1841.in[0] (.names)                                             1.014    49.238
n1841.out[0] (.names)                                            0.261    49.499
n1842.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1842.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n9561.Q[0] (.latch clocked by pclk)
Endpoint  : n9804.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9561.clk[0] (.latch)                                            1.014     1.014
n9561.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9628.in[0] (.names)                                             1.014     2.070
n9628.out[0] (.names)                                            0.261     2.331
n9632.in[1] (.names)                                             1.014     3.344
n9632.out[0] (.names)                                            0.261     3.605
n9634.in[0] (.names)                                             1.014     4.619
n9634.out[0] (.names)                                            0.261     4.880
n9630.in[0] (.names)                                             1.014     5.894
n9630.out[0] (.names)                                            0.261     6.155
n9622.in[0] (.names)                                             1.014     7.169
n9622.out[0] (.names)                                            0.261     7.430
n9621.in[1] (.names)                                             1.014     8.444
n9621.out[0] (.names)                                            0.261     8.705
n9582.in[0] (.names)                                             1.014     9.719
n9582.out[0] (.names)                                            0.261     9.980
n9566.in[1] (.names)                                             1.014    10.993
n9566.out[0] (.names)                                            0.261    11.254
n9567.in[2] (.names)                                             1.014    12.268
n9567.out[0] (.names)                                            0.261    12.529
n9568.in[0] (.names)                                             1.014    13.543
n9568.out[0] (.names)                                            0.261    13.804
n9569.in[0] (.names)                                             1.014    14.818
n9569.out[0] (.names)                                            0.261    15.079
n9657.in[1] (.names)                                             1.014    16.093
n9657.out[0] (.names)                                            0.261    16.354
n9661.in[3] (.names)                                             1.014    17.367
n9661.out[0] (.names)                                            0.261    17.628
n9663.in[0] (.names)                                             1.014    18.642
n9663.out[0] (.names)                                            0.261    18.903
n9658.in[0] (.names)                                             1.014    19.917
n9658.out[0] (.names)                                            0.261    20.178
n9659.in[0] (.names)                                             1.014    21.192
n9659.out[0] (.names)                                            0.261    21.453
n9700.in[3] (.names)                                             1.014    22.467
n9700.out[0] (.names)                                            0.261    22.728
n9701.in[0] (.names)                                             1.014    23.742
n9701.out[0] (.names)                                            0.261    24.003
n9702.in[1] (.names)                                             1.014    25.016
n9702.out[0] (.names)                                            0.261    25.277
n9704.in[0] (.names)                                             1.014    26.291
n9704.out[0] (.names)                                            0.261    26.552
n9705.in[0] (.names)                                             1.014    27.566
n9705.out[0] (.names)                                            0.261    27.827
n9706.in[0] (.names)                                             1.014    28.841
n9706.out[0] (.names)                                            0.261    29.102
n9782.in[1] (.names)                                             1.014    30.116
n9782.out[0] (.names)                                            0.261    30.377
n9783.in[0] (.names)                                             1.014    31.390
n9783.out[0] (.names)                                            0.261    31.651
n8272.in[0] (.names)                                             1.014    32.665
n8272.out[0] (.names)                                            0.261    32.926
n9767.in[0] (.names)                                             1.014    33.940
n9767.out[0] (.names)                                            0.261    34.201
n9795.in[0] (.names)                                             1.014    35.215
n9795.out[0] (.names)                                            0.261    35.476
n9796.in[1] (.names)                                             1.014    36.490
n9796.out[0] (.names)                                            0.261    36.751
n9784.in[0] (.names)                                             1.014    37.765
n9784.out[0] (.names)                                            0.261    38.026
n9797.in[0] (.names)                                             1.014    39.039
n9797.out[0] (.names)                                            0.261    39.300
n9835.in[1] (.names)                                             1.014    40.314
n9835.out[0] (.names)                                            0.261    40.575
n9845.in[1] (.names)                                             1.014    41.589
n9845.out[0] (.names)                                            0.261    41.850
n9847.in[1] (.names)                                             1.014    42.864
n9847.out[0] (.names)                                            0.261    43.125
n9848.in[0] (.names)                                             1.014    44.139
n9848.out[0] (.names)                                            0.261    44.400
n9850.in[0] (.names)                                             1.014    45.413
n9850.out[0] (.names)                                            0.261    45.674
n9831.in[0] (.names)                                             1.014    46.688
n9831.out[0] (.names)                                            0.261    46.949
n9832.in[0] (.names)                                             1.014    47.963
n9832.out[0] (.names)                                            0.261    48.224
n9803.in[0] (.names)                                             1.014    49.238
n9803.out[0] (.names)                                            0.261    49.499
n9804.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9804.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n490.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1293.in[1] (.names)                                             1.014    37.765
n1293.out[0] (.names)                                            0.261    38.026
n1296.in[1] (.names)                                             1.014    39.039
n1296.out[0] (.names)                                            0.261    39.300
n1297.in[0] (.names)                                             1.014    40.314
n1297.out[0] (.names)                                            0.261    40.575
n1303.in[1] (.names)                                             1.014    41.589
n1303.out[0] (.names)                                            0.261    41.850
n1304.in[1] (.names)                                             1.014    42.864
n1304.out[0] (.names)                                            0.261    43.125
n1305.in[0] (.names)                                             1.014    44.139
n1305.out[0] (.names)                                            0.261    44.400
n1306.in[0] (.names)                                             1.014    45.413
n1306.out[0] (.names)                                            0.261    45.674
n1307.in[1] (.names)                                             1.014    46.688
n1307.out[0] (.names)                                            0.261    46.949
n1311.in[0] (.names)                                             1.014    47.963
n1311.out[0] (.names)                                            0.261    48.224
n489.in[1] (.names)                                              1.014    49.238
n489.out[0] (.names)                                             0.261    49.499
n490.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n490.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1551.in[0] (.names)                                             1.014    44.139
n1551.out[0] (.names)                                            0.261    44.400
n1552.in[0] (.names)                                             1.014    45.413
n1552.out[0] (.names)                                            0.261    45.674
n1604.in[0] (.names)                                             1.014    46.688
n1604.out[0] (.names)                                            0.261    46.949
n1605.in[0] (.names)                                             1.014    47.963
n1605.out[0] (.names)                                            0.261    48.224
n499.in[0] (.names)                                              1.014    49.238
n499.out[0] (.names)                                             0.261    49.499
n500.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n500.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n440.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1573.in[0] (.names)                                             1.014    44.139
n1573.out[0] (.names)                                            0.261    44.400
n1574.in[0] (.names)                                             1.014    45.413
n1574.out[0] (.names)                                            0.261    45.674
n1575.in[1] (.names)                                             1.014    46.688
n1575.out[0] (.names)                                            0.261    46.949
n1576.in[1] (.names)                                             1.014    47.963
n1576.out[0] (.names)                                            0.261    48.224
n439.in[0] (.names)                                              1.014    49.238
n439.out[0] (.names)                                             0.261    49.499
n440.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n440.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n397.Q[0] (.latch clocked by pclk)
Endpoint  : n1565.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
n397.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n660.in[0] (.names)                                              1.014     2.070
n660.out[0] (.names)                                             0.261     2.331
n562.in[1] (.names)                                              1.014     3.344
n562.out[0] (.names)                                             0.261     3.605
n708.in[0] (.names)                                              1.014     4.619
n708.out[0] (.names)                                             0.261     4.880
n709.in[2] (.names)                                              1.014     5.894
n709.out[0] (.names)                                             0.261     6.155
n710.in[1] (.names)                                              1.014     7.169
n710.out[0] (.names)                                             0.261     7.430
n704.in[2] (.names)                                              1.014     8.444
n704.out[0] (.names)                                             0.261     8.705
n711.in[0] (.names)                                              1.014     9.719
n711.out[0] (.names)                                             0.261     9.980
n667.in[1] (.names)                                              1.014    10.993
n667.out[0] (.names)                                             0.261    11.254
n668.in[1] (.names)                                              1.014    12.268
n668.out[0] (.names)                                             0.261    12.529
n670.in[0] (.names)                                              1.014    13.543
n670.out[0] (.names)                                             0.261    13.804
n628.in[0] (.names)                                              1.014    14.818
n628.out[0] (.names)                                             0.261    15.079
n664.in[2] (.names)                                              1.014    16.093
n664.out[0] (.names)                                             0.261    16.354
n665.in[1] (.names)                                              1.014    17.367
n665.out[0] (.names)                                             0.261    17.628
n683.in[1] (.names)                                              1.014    18.642
n683.out[0] (.names)                                             0.261    18.903
n674.in[1] (.names)                                              1.014    19.917
n674.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n673.in[0] (.names)                                              1.014    22.467
n673.out[0] (.names)                                             0.261    22.728
n705.in[3] (.names)                                              1.014    23.742
n705.out[0] (.names)                                             0.261    24.003
n686.in[2] (.names)                                              1.014    25.016
n686.out[0] (.names)                                             0.261    25.277
n688.in[1] (.names)                                              1.014    26.291
n688.out[0] (.names)                                             0.261    26.552
n661.in[0] (.names)                                              1.014    27.566
n661.out[0] (.names)                                             0.261    27.827
n1420.in[1] (.names)                                             1.014    28.841
n1420.out[0] (.names)                                            0.261    29.102
n1421.in[0] (.names)                                             1.014    30.116
n1421.out[0] (.names)                                            0.261    30.377
n1422.in[0] (.names)                                             1.014    31.390
n1422.out[0] (.names)                                            0.261    31.651
n1378.in[1] (.names)                                             1.014    32.665
n1378.out[0] (.names)                                            0.261    32.926
n1379.in[0] (.names)                                             1.014    33.940
n1379.out[0] (.names)                                            0.261    34.201
n1387.in[1] (.names)                                             1.014    35.215
n1387.out[0] (.names)                                            0.261    35.476
n1292.in[0] (.names)                                             1.014    36.490
n1292.out[0] (.names)                                            0.261    36.751
n1390.in[2] (.names)                                             1.014    37.765
n1390.out[0] (.names)                                            0.261    38.026
n1391.in[1] (.names)                                             1.014    39.039
n1391.out[0] (.names)                                            0.261    39.300
n1392.in[0] (.names)                                             1.014    40.314
n1392.out[0] (.names)                                            0.261    40.575
n1567.in[1] (.names)                                             1.014    41.589
n1567.out[0] (.names)                                            0.261    41.850
n1564.in[2] (.names)                                             1.014    42.864
n1564.out[0] (.names)                                            0.261    43.125
n1573.in[0] (.names)                                             1.014    44.139
n1573.out[0] (.names)                                            0.261    44.400
n1574.in[0] (.names)                                             1.014    45.413
n1574.out[0] (.names)                                            0.261    45.674
n1575.in[1] (.names)                                             1.014    46.688
n1575.out[0] (.names)                                            0.261    46.949
n1576.in[1] (.names)                                             1.014    47.963
n1576.out[0] (.names)                                            0.261    48.224
n439.in[0] (.names)                                              1.014    49.238
n439.out[0] (.names)                                             0.261    49.499
n1565.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1565.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n1312.Q[0] (.latch clocked by pclk)
Endpoint  : n330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1312.clk[0] (.latch)                                            1.014     1.014
n1312.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1313.in[0] (.names)                                             1.014     2.070
n1313.out[0] (.names)                                            0.261     2.331
n1314.in[2] (.names)                                             1.014     3.344
n1314.out[0] (.names)                                            0.261     3.605
n1276.in[0] (.names)                                             1.014     4.619
n1276.out[0] (.names)                                            0.261     4.880
n1277.in[1] (.names)                                             1.014     5.894
n1277.out[0] (.names)                                            0.261     6.155
n1279.in[3] (.names)                                             1.014     7.169
n1279.out[0] (.names)                                            0.261     7.430
n1322.in[2] (.names)                                             1.014     8.444
n1322.out[0] (.names)                                            0.261     8.705
n1530.in[1] (.names)                                             1.014     9.719
n1530.out[0] (.names)                                            0.261     9.980
n1533.in[2] (.names)                                             1.014    10.993
n1533.out[0] (.names)                                            0.261    11.254
n1535.in[0] (.names)                                             1.014    12.268
n1535.out[0] (.names)                                            0.261    12.529
n1536.in[0] (.names)                                             1.014    13.543
n1536.out[0] (.names)                                            0.261    13.804
n1537.in[1] (.names)                                             1.014    14.818
n1537.out[0] (.names)                                            0.261    15.079
n1528.in[0] (.names)                                             1.014    16.093
n1528.out[0] (.names)                                            0.261    16.354
n1538.in[0] (.names)                                             1.014    17.367
n1538.out[0] (.names)                                            0.261    17.628
n1524.in[0] (.names)                                             1.014    18.642
n1524.out[0] (.names)                                            0.261    18.903
n1525.in[1] (.names)                                             1.014    19.917
n1525.out[0] (.names)                                            0.261    20.178
n1557.in[2] (.names)                                             1.014    21.192
n1557.out[0] (.names)                                            0.261    21.453
n1562.in[1] (.names)                                             1.014    22.467
n1562.out[0] (.names)                                            0.261    22.728
n1560.in[0] (.names)                                             1.014    23.742
n1560.out[0] (.names)                                            0.261    24.003
n1561.in[0] (.names)                                             1.014    25.016
n1561.out[0] (.names)                                            0.261    25.277
n1563.in[1] (.names)                                             1.014    26.291
n1563.out[0] (.names)                                            0.261    26.552
n1599.in[1] (.names)                                             1.014    27.566
n1599.out[0] (.names)                                            0.261    27.827
n1600.in[1] (.names)                                             1.014    28.841
n1600.out[0] (.names)                                            0.261    29.102
n1585.in[1] (.names)                                             1.014    30.116
n1585.out[0] (.names)                                            0.261    30.377
n1586.in[1] (.names)                                             1.014    31.390
n1586.out[0] (.names)                                            0.261    31.651
n1588.in[2] (.names)                                             1.014    32.665
n1588.out[0] (.names)                                            0.261    32.926
n1589.in[0] (.names)                                             1.014    33.940
n1589.out[0] (.names)                                            0.261    34.201
n1590.in[0] (.names)                                             1.014    35.215
n1590.out[0] (.names)                                            0.261    35.476
n1591.in[0] (.names)                                             1.014    36.490
n1591.out[0] (.names)                                            0.261    36.751
n1593.in[2] (.names)                                             1.014    37.765
n1593.out[0] (.names)                                            0.261    38.026
n1595.in[0] (.names)                                             1.014    39.039
n1595.out[0] (.names)                                            0.261    39.300
n1539.in[0] (.names)                                             1.014    40.314
n1539.out[0] (.names)                                            0.261    40.575
n1680.in[2] (.names)                                             1.014    41.589
n1680.out[0] (.names)                                            0.261    41.850
n1686.in[1] (.names)                                             1.014    42.864
n1686.out[0] (.names)                                            0.261    43.125
n1687.in[0] (.names)                                             1.014    44.139
n1687.out[0] (.names)                                            0.261    44.400
n1688.in[1] (.names)                                             1.014    45.413
n1688.out[0] (.names)                                            0.261    45.674
n474.in[0] (.names)                                              1.014    46.688
n474.out[0] (.names)                                             0.261    46.949
n443.in[0] (.names)                                              1.014    47.963
n443.out[0] (.names)                                             0.261    48.224
n478.in[1] (.names)                                              1.014    49.238
n478.out[0] (.names)                                             0.261    49.499
n330.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n330.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
