OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        400.8 u
average displacement        0.3 u
max displacement            5.0 u
original HPWL            3074.6 u
legalized HPWL           3383.0 u
delta HPWL                   10 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 1268 cells, 66 terminals, 1063 edges and 3816 pins.
[INFO DPO-0109] Network stats: inst 1334, edges 1063, pins 3816
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 304 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 1030 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (27972, 27810)
[INFO DPO-0310] Assigned 1030 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.369240e+06.
[INFO DPO-0302] End of matching; objective is 3.354260e+06, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.287410e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 3.273213e+06.
[INFO DPO-0307] End of global swaps; objective is 3.273213e+06, improvement is 2.42 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.259050e+06.
[INFO DPO-0309] End of vertical swaps; objective is 3.259050e+06, improvement is 0.43 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.233914e+06.
[INFO DPO-0305] End of reordering; objective is 3.233914e+06, improvement is 0.77 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 20600 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 20600, swaps 2757, moves  5462 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.233914e+06, Scratch cost 3.179590e+06, Incremental cost 3.179590e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.179590e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.68 percent.
[INFO DPO-0332] End of pass, Generator displacement called 20600 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 41200, swaps 5380, moves 10826 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.179590e+06, Scratch cost 3.162738e+06, Incremental cost 3.162738e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.162738e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.53 percent.
[INFO DPO-0328] End of random improver; improvement is 2.200955 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 515 cell orientations for row compatibility.
[INFO DPO-0383] Performed 262 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.121562e+06, improvement is 1.30 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             3383.0 u
Final HPWL                3119.7 u
Delta HPWL                  -7.8 %

[INFO DPL-0020] Mirrored 45 instances
[INFO DPL-0021] HPWL before            3119.7 u
[INFO DPL-0022] HPWL after             3118.3 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 536.13

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1630_ (positive level-sensitive latch)
Endpoint: rdata_b_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 45.27    0.00    0.00 ^ _1630_/CLK (DHLx1_ASAP7_75t_R)
                 15.96   48.68   48.68 ^ _1630_/Q (DHLx1_ASAP7_75t_R)
     2    1.16                           mem[5][2] (net)
                 15.96    0.02   48.70 ^ _0799_/A1 (AO21x1_ASAP7_75t_R)
                  8.45   18.58   67.28 ^ _0799_/Y (AO21x1_ASAP7_75t_R)
     1    0.59                           _0226_ (net)
                  8.45    0.01   67.28 ^ _0803_/C (OR4x1_ASAP7_75t_R)
                 17.33   19.30   86.58 ^ _0803_/Y (OR4x1_ASAP7_75t_R)
     1    1.58                           net57 (net)
                 17.34    0.21   86.79 ^ output57/A (BUFx2_ASAP7_75t_R)
                  7.41   19.53  106.32 ^ output57/Y (BUFx2_ASAP7_75t_R)
     1    0.65                           rdata_b_o[2] (net)
                  7.41    0.04  106.36 ^ rdata_b_o[2] (out)
                                106.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                               -106.36   data arrival time
-----------------------------------------------------------------------------
                                206.36   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
254.94090270996094

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7967

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
41.112552642822266

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8922

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
363.8740

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
536.1260

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
147.338364

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.09e-05   3.95e-08   4.12e-05  31.2%
Combinational          4.66e-05   4.43e-05   1.19e-07   9.11e-05  68.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.69e-05   5.53e-05   1.59e-07   1.32e-04 100.0%
                          58.1%      41.8%       0.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 153 u^2 23% utilization.
Core area = 664848000

Elapsed time: 0:08.37[h:]min:sec. CPU time: user 8.24 sys 0.11 (99%). Peak memory: 215324KB.
