vendor_name = ModelSim
source_file = 1, C:/Users/Aluno/Desktop/Beta/clockdiv.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/BinTo7Segment.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/BinDisplay.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/binbcdbox.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/BinBCD.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/processor_machine.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/nbitregisterbank.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/nbitregister.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/nbitmux.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/nbitcounter.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/nbitadder.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/main_processador.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataROM.mif
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataROM.qip
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataROM.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataRAM.mif
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataRAM.qip
source_file = 1, C:/Users/Aluno/Desktop/Beta/DataRAM.vhd
source_file = 1, C:/Users/Aluno/Desktop/Beta/db/Atividade08.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Aluno/Desktop/Beta/db/altsyncram_2v71.tdf
source_file = 1, C:/Users/Aluno/Desktop/Beta/db/altsyncram_v492.tdf
design_name = main_processador
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0\, RAM|altsyncram_component|auto_generated|ram_block1a0, main_processador, 1
instance = comp, \clk50|Add0~0\, clk50|Add0~0, main_processador, 1
instance = comp, \clk50|Add0~4\, clk50|Add0~4, main_processador, 1
instance = comp, \clk50|Add0~12\, clk50|Add0~12, main_processador, 1
instance = comp, \clk50|Add0~30\, clk50|Add0~30, main_processador, 1
instance = comp, \clk50|Add0~32\, clk50|Add0~32, main_processador, 1
instance = comp, \clk10|Add0~0\, clk10|Add0~0, main_processador, 1
instance = comp, \clk10|Add0~2\, clk10|Add0~2, main_processador, 1
instance = comp, \clk10|Add0~6\, clk10|Add0~6, main_processador, 1
instance = comp, \clk10|Add0~10\, clk10|Add0~10, main_processador, 1
instance = comp, \clk10|Add0~34\, clk10|Add0~34, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux5~0\, displayram|BBCD|Box01|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux5~0\, displayram|BBCD|Box03|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux4~0\, displayram|BBCD|Box03|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux5~0\, displayram|BBCD|Box05|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux4~0\, displayram|BBCD|Box05|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux4~1\, displayram|BBCD|Box05|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux4~2\, displayram|BBCD|Box05|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux2~0\, displayram|BBCD|Box01|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux3~0\, displayram|BBCD|Box02|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux3~1\, displayram|BBCD|Box02|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux3~2\, displayram|BBCD|Box02|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux5~0\, displayram|BBCD|Box07|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux3~0\, displayram|BBCD|Box07|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux3~1\, displayram|BBCD|Box07|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux3~2\, displayram|BBCD|Box07|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux3~0\, displayram|BBCD|Box10|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux3~1\, displayram|BBCD|Box10|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux3~2\, displayram|BBCD|Box10|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux5~0\, displayram|BBCD|Box06|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux4~1\, displayram|BBCD|Box06|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux3~0\, displayram|BBCD|Box09|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux3~1\, displayram|BBCD|Box09|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux3~2\, displayram|BBCD|Box09|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux3~0\, displayram|BBCD|Box13|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux1~0\, displayram|BBCD|Box13|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux2~0\, displayram|BBCD|Box09|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux2~1\, displayram|BBCD|Box09|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux2~2\, displayram|BBCD|Box09|Mux2~2, main_processador, 1
instance = comp, \clk50|counter[16]\, clk50|counter[16], main_processador, 1
instance = comp, \clk50|counter[2]\, clk50|counter[2], main_processador, 1
instance = comp, \clk50|counter[6]\, clk50|counter[6], main_processador, 1
instance = comp, \clk50|Equal0~2\, clk50|Equal0~2, main_processador, 1
instance = comp, \clk50|counter[15]\, clk50|counter[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[1]\, mchn|bnk|\regfor:3:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[1]\, mchn|bnk|\regfor:12:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[3]\, mchn|bnk|\regfor:10:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~1\, mchn|bnk|Mux28~1, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[3]\, mchn|bnk|\regfor:11:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~2\, mchn|bnk|Mux28~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[3]\, mchn|bnk|\regfor:6:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[3]\, mchn|bnk|\regfor:13:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[5]\, mchn|bnk|\regfor:5:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[5]\, mchn|bnk|\regfor:13:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Mux26~8\, mchn|bnk|Mux26~8, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[5]\, mchn|bnk|\regfor:15:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Mux26~9\, mchn|bnk|Mux26~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[6]\, mchn|bnk|\regfor:1:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[6]\, mchn|bnk|\regfor:3:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[6]\, mchn|bnk|\regfor:15:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[7]\, mchn|bnk|\regfor:8:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~1\, mchn|bnk|Mux24~1, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[7]\, mchn|bnk|\regfor:6:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[7]\, mchn|bnk|\regfor:13:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~8\, mchn|bnk|Mux24~8, main_processador, 1
instance = comp, \mchn|bnk|Mux24~9\, mchn|bnk|Mux24~9, main_processador, 1
instance = comp, \mchn|bnk|Mux23~1\, mchn|bnk|Mux23~1, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[8]\, mchn|bnk|\regfor:10:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[10]\, mchn|bnk|\regfor:15:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux20~8\, mchn|bnk|Mux20~8, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[12]\, mchn|bnk|\regfor:13:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[12]\, mchn|bnk|\regfor:6:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[12]\, mchn|bnk|\regfor:11:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[12]\, mchn|bnk|\regfor:3:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~8\, mchn|bnk|Mux19~8, main_processador, 1
instance = comp, \mchn|bnk|Mux19~9\, mchn|bnk|Mux19~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[13]\, mchn|bnk|\regfor:5:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[13]\, mchn|bnk|\regfor:0:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[13]\, mchn|bnk|\regfor:14:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[14]\, mchn|bnk|\regfor:6:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[14]\, mchn|bnk|\regfor:10:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[14]\, mchn|bnk|\regfor:2:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Mux17~1\, mchn|bnk|Mux17~1, main_processador, 1
instance = comp, \mchn|bnk|Mux17~2\, mchn|bnk|Mux17~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[14]\, mchn|bnk|\regfor:15:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~12\, mchn|bnk|Ra_data[15]~12, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[15]\, mchn|bnk|\regfor:14:reg|data_out[15], main_processador, 1
instance = comp, \clk10|counter[3]\, clk10|counter[3], main_processador, 1
instance = comp, \clk10|counter[1]\, clk10|counter[1], main_processador, 1
instance = comp, \clk10|Equal0~0\, clk10|Equal0~0, main_processador, 1
instance = comp, \clk10|counter[17]\, clk10|counter[17], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~22\, mchn|bnk|Ra_data[0]~22, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~23\, mchn|bnk|Ra_data[0]~23, main_processador, 1
instance = comp, \mchn|bnk|Mux30~18\, mchn|bnk|Mux30~18, main_processador, 1
instance = comp, \mchn|bnk|Mux30~19\, mchn|bnk|Mux30~19, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~43\, mchn|bnk|Rb_data[3]~43, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~44\, mchn|bnk|Rb_data[3]~44, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~45\, mchn|bnk|Rb_data[3]~45, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~46\, mchn|bnk|Rb_data[3]~46, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~47\, mchn|bnk|Rb_data[3]~47, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~48\, mchn|bnk|Rb_data[3]~48, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~49\, mchn|bnk|Rb_data[3]~49, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~50\, mchn|bnk|Rb_data[3]~50, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~51\, mchn|bnk|Rb_data[3]~51, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~52\, mchn|bnk|Rb_data[3]~52, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[3]~53\, mchn|bnk|Rb_data[3]~53, main_processador, 1
instance = comp, \mchn|bnk|Mux26~13\, mchn|bnk|Mux26~13, main_processador, 1
instance = comp, \mchn|bnk|Mux26~14\, mchn|bnk|Mux26~14, main_processador, 1
instance = comp, \mchn|bnk|Mux26~18\, mchn|bnk|Mux26~18, main_processador, 1
instance = comp, \mchn|bnk|Mux26~19\, mchn|bnk|Mux26~19, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~76\, mchn|bnk|Rb_data[6]~76, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~83\, mchn|bnk|Rb_data[6]~83, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~84\, mchn|bnk|Rb_data[6]~84, main_processador, 1
instance = comp, \mchn|bnk|Mux25~13\, mchn|bnk|Mux25~13, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~94\, mchn|bnk|Rb_data[7]~94, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~97\, mchn|bnk|Rb_data[7]~97, main_processador, 1
instance = comp, \mchn|bnk|Mux24~11\, mchn|bnk|Mux24~11, main_processador, 1
instance = comp, \mchn|bnk|Mux24~12\, mchn|bnk|Mux24~12, main_processador, 1
instance = comp, \mchn|bnk|Mux24~13\, mchn|bnk|Mux24~13, main_processador, 1
instance = comp, \mchn|bnk|Mux24~15\, mchn|bnk|Mux24~15, main_processador, 1
instance = comp, \mchn|bnk|Mux24~16\, mchn|bnk|Mux24~16, main_processador, 1
instance = comp, \mchn|bnk|Mux23~13\, mchn|bnk|Mux23~13, main_processador, 1
instance = comp, \mchn|bnk|Mux23~14\, mchn|bnk|Mux23~14, main_processador, 1
instance = comp, \mchn|bnk|Mux23~15\, mchn|bnk|Mux23~15, main_processador, 1
instance = comp, \mchn|bnk|Mux23~16\, mchn|bnk|Mux23~16, main_processador, 1
instance = comp, \mchn|bnk|Mux23~17\, mchn|bnk|Mux23~17, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~109\, mchn|bnk|Rb_data[9]~109, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~110\, mchn|bnk|Rb_data[9]~110, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~111\, mchn|bnk|Rb_data[9]~111, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~112\, mchn|bnk|Rb_data[9]~112, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~113\, mchn|bnk|Rb_data[9]~113, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~114\, mchn|bnk|Rb_data[9]~114, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~115\, mchn|bnk|Rb_data[9]~115, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~116\, mchn|bnk|Rb_data[9]~116, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~117\, mchn|bnk|Rb_data[9]~117, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~118\, mchn|bnk|Rb_data[9]~118, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[9]~119\, mchn|bnk|Rb_data[9]~119, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~124\, mchn|bnk|Rb_data[10]~124, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~125\, mchn|bnk|Rb_data[10]~125, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~127\, mchn|bnk|Rb_data[10]~127, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~128\, mchn|bnk|Rb_data[10]~128, main_processador, 1
instance = comp, \mchn|bnk|Mux21~18\, mchn|bnk|Mux21~18, main_processador, 1
instance = comp, \mchn|bnk|Mux21~19\, mchn|bnk|Mux21~19, main_processador, 1
instance = comp, \mchn|bnk|Mux20~18\, mchn|bnk|Mux20~18, main_processador, 1
instance = comp, \mchn|bnk|Mux20~19\, mchn|bnk|Mux20~19, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~131\, mchn|bnk|Rb_data[11]~131, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~132\, mchn|bnk|Rb_data[11]~132, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~133\, mchn|bnk|Rb_data[11]~133, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~134\, mchn|bnk|Rb_data[11]~134, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~138\, mchn|bnk|Rb_data[11]~138, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~144\, mchn|bnk|Rb_data[12]~144, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~145\, mchn|bnk|Rb_data[12]~145, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~146\, mchn|bnk|Rb_data[12]~146, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~147\, mchn|bnk|Rb_data[12]~147, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~148\, mchn|bnk|Rb_data[12]~148, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~149\, mchn|bnk|Rb_data[12]~149, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~152\, mchn|bnk|Rb_data[12]~152, main_processador, 1
instance = comp, \mchn|bnk|Mux19~11\, mchn|bnk|Mux19~11, main_processador, 1
instance = comp, \mchn|bnk|Mux19~12\, mchn|bnk|Mux19~12, main_processador, 1
instance = comp, \mchn|bnk|Mux19~15\, mchn|bnk|Mux19~15, main_processador, 1
instance = comp, \mchn|bnk|Mux19~16\, mchn|bnk|Mux19~16, main_processador, 1
instance = comp, \mchn|bnk|Mux19~18\, mchn|bnk|Mux19~18, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~155\, mchn|bnk|Rb_data[13]~155, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~156\, mchn|bnk|Rb_data[13]~156, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~157\, mchn|bnk|Rb_data[13]~157, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~158\, mchn|bnk|Rb_data[13]~158, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~159\, mchn|bnk|Rb_data[13]~159, main_processador, 1
instance = comp, \mchn|bnk|Mux18~13\, mchn|bnk|Mux18~13, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~164\, mchn|bnk|Rb_data[14]~164, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~165\, mchn|bnk|Rb_data[14]~165, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~166\, mchn|bnk|Rb_data[14]~166, main_processador, 1
instance = comp, \mchn|bnk|Mux17~11\, mchn|bnk|Mux17~11, main_processador, 1
instance = comp, \mchn|bnk|Mux17~12\, mchn|bnk|Mux17~12, main_processador, 1
instance = comp, \mchn|bnk|Mux17~13\, mchn|bnk|Mux17~13, main_processador, 1
instance = comp, \mchn|bnk|Mux17~14\, mchn|bnk|Mux17~14, main_processador, 1
instance = comp, \mchn|bnk|Mux17~15\, mchn|bnk|Mux17~15, main_processador, 1
instance = comp, \mchn|bnk|Mux17~16\, mchn|bnk|Mux17~16, main_processador, 1
instance = comp, \mchn|bnk|Mux17~17\, mchn|bnk|Mux17~17, main_processador, 1
instance = comp, \mchn|bnk|Mux17~18\, mchn|bnk|Mux17~18, main_processador, 1
instance = comp, \mchn|bnk|Mux17~19\, mchn|bnk|Mux17~19, main_processador, 1
instance = comp, \mchn|bnk|Mux17~20\, mchn|bnk|Mux17~20, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~39\, mchn|bnk|Ra_data[15]~39, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~40\, mchn|bnk|Ra_data[15]~40, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~179\, mchn|bnk|Rb_data[15]~179, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~180\, mchn|bnk|Rb_data[15]~180, main_processador, 1
instance = comp, \mchn|mxdata|S_out[9]~51\, mchn|mxdata|S_out[9]~51, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux4~2\, displayromaddress|BBCD|Box08|Mux4~2, main_processador, 1
instance = comp, \Key3~I\, Key3, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[3]~feeder\, mchn|bnk|\regfor:11:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[5]~feeder\, mchn|bnk|\regfor:15:reg|data_out[5]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[6]~feeder\, mchn|bnk|\regfor:3:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[6]~feeder\, mchn|bnk|\regfor:15:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[8]~feeder\, mchn|bnk|\regfor:10:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[15]~feeder\, mchn|bnk|\regfor:14:reg|data_out[15]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[1]~feeder\, mchn|bnk|\regfor:3:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[1]~feeder\, mchn|bnk|\regfor:12:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[12]~feeder\, mchn|bnk|\regfor:13:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[12]~feeder\, mchn|bnk|\regfor:11:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[13]~feeder\, mchn|bnk|\regfor:5:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \SW17~I\, SW17, main_processador, 1
instance = comp, \clk10|counter~3\, clk10|counter~3, main_processador, 1
instance = comp, \clk10|counter[0]\, clk10|counter[0], main_processador, 1
instance = comp, \clk10|Add0~4\, clk10|Add0~4, main_processador, 1
instance = comp, \clk10|counter[2]\, clk10|counter[2], main_processador, 1
instance = comp, \clk10|Add0~8\, clk10|Add0~8, main_processador, 1
instance = comp, \clk10|counter~0\, clk10|counter~0, main_processador, 1
instance = comp, \clk10|counter[4]\, clk10|counter[4], main_processador, 1
instance = comp, \clk10|Add0~12\, clk10|Add0~12, main_processador, 1
instance = comp, \clk10|counter~2\, clk10|counter~2, main_processador, 1
instance = comp, \clk10|counter[6]\, clk10|counter[6], main_processador, 1
instance = comp, \clk10|Add0~14\, clk10|Add0~14, main_processador, 1
instance = comp, \clk10|Add0~16\, clk10|Add0~16, main_processador, 1
instance = comp, \clk10|counter~4\, clk10|counter~4, main_processador, 1
instance = comp, \clk10|counter[8]\, clk10|counter[8], main_processador, 1
instance = comp, \clk10|Add0~18\, clk10|Add0~18, main_processador, 1
instance = comp, \clk10|counter[9]\, clk10|counter[9], main_processador, 1
instance = comp, \clk10|Add0~20\, clk10|Add0~20, main_processador, 1
instance = comp, \clk10|counter[10]\, clk10|counter[10], main_processador, 1
instance = comp, \clk10|Add0~22\, clk10|Add0~22, main_processador, 1
instance = comp, \clk10|counter~5\, clk10|counter~5, main_processador, 1
instance = comp, \clk10|counter[11]\, clk10|counter[11], main_processador, 1
instance = comp, \clk10|Add0~24\, clk10|Add0~24, main_processador, 1
instance = comp, \clk10|Add0~26\, clk10|Add0~26, main_processador, 1
instance = comp, \clk10|counter[13]\, clk10|counter[13], main_processador, 1
instance = comp, \clk10|Add0~28\, clk10|Add0~28, main_processador, 1
instance = comp, \clk10|Add0~30\, clk10|Add0~30, main_processador, 1
instance = comp, \clk10|Add0~32\, clk10|Add0~32, main_processador, 1
instance = comp, \clk10|Add0~36\, clk10|Add0~36, main_processador, 1
instance = comp, \clk10|counter~8\, clk10|counter~8, main_processador, 1
instance = comp, \clk10|counter[18]\, clk10|counter[18], main_processador, 1
instance = comp, \clk10|Add0~38\, clk10|Add0~38, main_processador, 1
instance = comp, \clk10|Add0~40\, clk10|Add0~40, main_processador, 1
instance = comp, \clk10|counter~9\, clk10|counter~9, main_processador, 1
instance = comp, \clk10|counter[20]\, clk10|counter[20], main_processador, 1
instance = comp, \clk10|Add0~42\, clk10|Add0~42, main_processador, 1
instance = comp, \clk10|counter[21]\, clk10|counter[21], main_processador, 1
instance = comp, \clk10|counter[19]\, clk10|counter[19], main_processador, 1
instance = comp, \clk10|counter[16]\, clk10|counter[16], main_processador, 1
instance = comp, \clk10|Equal0~5\, clk10|Equal0~5, main_processador, 1
instance = comp, \clk10|Equal0~6\, clk10|Equal0~6, main_processador, 1
instance = comp, \clk10|counter~7\, clk10|counter~7, main_processador, 1
instance = comp, \clk10|counter[15]\, clk10|counter[15], main_processador, 1
instance = comp, \clk10|counter[14]\, clk10|counter[14], main_processador, 1
instance = comp, \clk10|counter~6\, clk10|counter~6, main_processador, 1
instance = comp, \clk10|counter[12]\, clk10|counter[12], main_processador, 1
instance = comp, \clk10|Equal0~3\, clk10|Equal0~3, main_processador, 1
instance = comp, \clk10|Equal0~2\, clk10|Equal0~2, main_processador, 1
instance = comp, \clk10|counter~1\, clk10|counter~1, main_processador, 1
instance = comp, \clk10|counter[5]\, clk10|counter[5], main_processador, 1
instance = comp, \clk10|counter[7]\, clk10|counter[7], main_processador, 1
instance = comp, \clk10|Equal0~1\, clk10|Equal0~1, main_processador, 1
instance = comp, \clk10|Equal0~4\, clk10|Equal0~4, main_processador, 1
instance = comp, \clk10|clock_signal~0\, clk10|clock_signal~0, main_processador, 1
instance = comp, \clk10|clock_signal\, clk10|clock_signal, main_processador, 1
instance = comp, \clk_27M~I\, clk_27M, main_processador, 1
instance = comp, \clk_27M~clkctrl\, clk_27M~clkctrl, main_processador, 1
instance = comp, \clk50|Add0~28\, clk50|Add0~28, main_processador, 1
instance = comp, \clk50|Add0~34\, clk50|Add0~34, main_processador, 1
instance = comp, \clk50|counter[17]\, clk50|counter[17], main_processador, 1
instance = comp, \clk50|Add0~36\, clk50|Add0~36, main_processador, 1
instance = comp, \clk50|counter~0\, clk50|counter~0, main_processador, 1
instance = comp, \clk50|counter[18]\, clk50|counter[18], main_processador, 1
instance = comp, \clk50|Add0~38\, clk50|Add0~38, main_processador, 1
instance = comp, \clk50|counter[19]\, clk50|counter[19], main_processador, 1
instance = comp, \clk50|Equal0~0\, clk50|Equal0~0, main_processador, 1
instance = comp, \clk50|counter~1\, clk50|counter~1, main_processador, 1
instance = comp, \clk50|counter[0]\, clk50|counter[0], main_processador, 1
instance = comp, \clk50|Add0~2\, clk50|Add0~2, main_processador, 1
instance = comp, \clk50|counter[1]\, clk50|counter[1], main_processador, 1
instance = comp, \clk50|Add0~6\, clk50|Add0~6, main_processador, 1
instance = comp, \clk50|counter[3]\, clk50|counter[3], main_processador, 1
instance = comp, \clk50|Add0~8\, clk50|Add0~8, main_processador, 1
instance = comp, \clk50|counter~2\, clk50|counter~2, main_processador, 1
instance = comp, \clk50|counter[4]\, clk50|counter[4], main_processador, 1
instance = comp, \clk50|Add0~10\, clk50|Add0~10, main_processador, 1
instance = comp, \clk50|counter~3\, clk50|counter~3, main_processador, 1
instance = comp, \clk50|counter[5]\, clk50|counter[5], main_processador, 1
instance = comp, \clk50|Add0~14\, clk50|Add0~14, main_processador, 1
instance = comp, \clk50|counter~4\, clk50|counter~4, main_processador, 1
instance = comp, \clk50|counter[7]\, clk50|counter[7], main_processador, 1
instance = comp, \clk50|Add0~16\, clk50|Add0~16, main_processador, 1
instance = comp, \clk50|counter[8]\, clk50|counter[8], main_processador, 1
instance = comp, \clk50|Add0~18\, clk50|Add0~18, main_processador, 1
instance = comp, \clk50|Add0~20\, clk50|Add0~20, main_processador, 1
instance = comp, \clk50|Add0~22\, clk50|Add0~22, main_processador, 1
instance = comp, \clk50|counter~7\, clk50|counter~7, main_processador, 1
instance = comp, \clk50|counter[11]\, clk50|counter[11], main_processador, 1
instance = comp, \clk50|Add0~24\, clk50|Add0~24, main_processador, 1
instance = comp, \clk50|Add0~26\, clk50|Add0~26, main_processador, 1
instance = comp, \clk50|counter[14]\, clk50|counter[14], main_processador, 1
instance = comp, \clk50|counter~8\, clk50|counter~8, main_processador, 1
instance = comp, \clk50|counter[12]\, clk50|counter[12], main_processador, 1
instance = comp, \clk50|counter[13]\, clk50|counter[13], main_processador, 1
instance = comp, \clk50|Equal0~4\, clk50|Equal0~4, main_processador, 1
instance = comp, \clk50|counter~6\, clk50|counter~6, main_processador, 1
instance = comp, \clk50|counter[10]\, clk50|counter[10], main_processador, 1
instance = comp, \clk50|counter~5\, clk50|counter~5, main_processador, 1
instance = comp, \clk50|counter[9]\, clk50|counter[9], main_processador, 1
instance = comp, \clk50|Equal0~3\, clk50|Equal0~3, main_processador, 1
instance = comp, \clk50|Equal0~1\, clk50|Equal0~1, main_processador, 1
instance = comp, \clk50|Equal0~5\, clk50|Equal0~5, main_processador, 1
instance = comp, \clk50|clock_signal~0\, clk50|clock_signal~0, main_processador, 1
instance = comp, \clk50|clock_signal\, clk50|clock_signal, main_processador, 1
instance = comp, \clk50|clock_signal~clkctrl\, clk50|clock_signal~clkctrl, main_processador, 1
instance = comp, \clk_to_machine~clkctrl\, clk_to_machine~clkctrl, main_processador, 1
instance = comp, \mchn|pc|out_cont[0]~21\, mchn|pc|out_cont[0]~21, main_processador, 1
instance = comp, \mchn|estado.zero~feeder\, mchn|estado.zero~feeder, main_processador, 1
instance = comp, \Key3~clk_delay_ctrl\, Key3~clk_delay_ctrl, main_processador, 1
instance = comp, \Key3~clkctrl\, Key3~clkctrl, main_processador, 1
instance = comp, \mchn|estado.zero\, mchn|estado.zero, main_processador, 1
instance = comp, \mchn|estado.zero~clkctrl\, mchn|estado.zero~clkctrl, main_processador, 1
instance = comp, \mchn|pc|out_cont[1]~7\, mchn|pc|out_cont[1]~7, main_processador, 1
instance = comp, \mchn|pc|out_cont[1]\, mchn|pc|out_cont[1], main_processador, 1
instance = comp, \mchn|pc|out_cont[2]~9\, mchn|pc|out_cont[2]~9, main_processador, 1
instance = comp, \mchn|pc|out_cont[2]\, mchn|pc|out_cont[2], main_processador, 1
instance = comp, \mchn|pc|out_cont[3]~11\, mchn|pc|out_cont[3]~11, main_processador, 1
instance = comp, \mchn|pc|out_cont[3]\, mchn|pc|out_cont[3], main_processador, 1
instance = comp, \mchn|pc|out_cont[4]~13\, mchn|pc|out_cont[4]~13, main_processador, 1
instance = comp, \mchn|pc|out_cont[4]\, mchn|pc|out_cont[4], main_processador, 1
instance = comp, \mchn|pc|out_cont[5]~15\, mchn|pc|out_cont[5]~15, main_processador, 1
instance = comp, \mchn|pc|out_cont[5]\, mchn|pc|out_cont[5], main_processador, 1
instance = comp, \mchn|pc|out_cont[6]~17\, mchn|pc|out_cont[6]~17, main_processador, 1
instance = comp, \mchn|pc|out_cont[6]\, mchn|pc|out_cont[6], main_processador, 1
instance = comp, \mchn|pc|out_cont[7]~19\, mchn|pc|out_cont[7]~19, main_processador, 1
instance = comp, \mchn|pc|out_cont[7]\, mchn|pc|out_cont[7], main_processador, 1
instance = comp, \ROM|altsyncram_component|auto_generated|ram_block1a0\, ROM|altsyncram_component|auto_generated|ram_block1a0, main_processador, 1
instance = comp, \mchn|ir|data_out[15]\, mchn|ir|data_out[15], main_processador, 1
instance = comp, \mchn|ir|data_out[14]~feeder\, mchn|ir|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|ir|data_out[14]\, mchn|ir|data_out[14], main_processador, 1
instance = comp, \mchn|Selector0~0\, mchn|Selector0~0, main_processador, 1
instance = comp, \mchn|Selector0~1\, mchn|Selector0~1, main_processador, 1
instance = comp, \mchn|estado.fetch\, mchn|estado.fetch, main_processador, 1
instance = comp, \mchn|pc|out_cont[0]\, mchn|pc|out_cont[0], main_processador, 1
instance = comp, \mchn|ir|data_out[12]~feeder\, mchn|ir|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|ir|data_out[12]\, mchn|ir|data_out[12], main_processador, 1
instance = comp, \mchn|ir|data_out[13]\, mchn|ir|data_out[13], main_processador, 1
instance = comp, \mchn|estado~10\, mchn|estado~10, main_processador, 1
instance = comp, \mchn|estado~12\, mchn|estado~12, main_processador, 1
instance = comp, \mchn|estado.store\, mchn|estado.store, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[0]~feeder\, mchn|bnk|\regfor:10:reg|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|ir|data_out[8]\, mchn|ir|data_out[8], main_processador, 1
instance = comp, \mchn|estado.decode\, mchn|estado.decode, main_processador, 1
instance = comp, \mchn|estado~13\, mchn|estado~13, main_processador, 1
instance = comp, \mchn|estado~14\, mchn|estado~14, main_processador, 1
instance = comp, \mchn|estado.add~feeder\, mchn|estado.add~feeder, main_processador, 1
instance = comp, \mchn|estado.add\, mchn|estado.add, main_processador, 1
instance = comp, \mchn|estado~11\, mchn|estado~11, main_processador, 1
instance = comp, \mchn|estado.load\, mchn|estado.load, main_processador, 1
instance = comp, \mchn|bnk|Mux15~51\, mchn|bnk|Mux15~51, main_processador, 1
instance = comp, \mchn|ir|data_out[11]\, mchn|ir|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux15~184\, mchn|bnk|Mux15~184, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[0]\, mchn|bnk|\regfor:10:reg|data_out[0], main_processador, 1
instance = comp, \mchn|ir|data_out[2]\, mchn|ir|data_out[2], main_processador, 1
instance = comp, \mchn|regb_address[2]~0\, mchn|regb_address[2]~0, main_processador, 1
instance = comp, \mchn|ir|data_out[10]\, mchn|ir|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux15~186\, mchn|bnk|Mux15~186, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[0]\, mchn|bnk|\regfor:2:reg|data_out[0], main_processador, 1
instance = comp, \mchn|ir|data_out[3]\, mchn|ir|data_out[3], main_processador, 1
instance = comp, \mchn|regb_address[3]~1\, mchn|regb_address[3]~1, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~3\, mchn|bnk|Rb_data[0]~3, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[0]~feeder\, mchn|bnk|\regfor:14:reg|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~187\, mchn|bnk|Mux15~187, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[0]\, mchn|bnk|\regfor:14:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~4\, mchn|bnk|Rb_data[0]~4, main_processador, 1
instance = comp, \mchn|ir|data_out[0]~feeder\, mchn|ir|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|ir|data_out[0]\, mchn|ir|data_out[0], main_processador, 1
instance = comp, \mchn|regb_address[0]~2\, mchn|regb_address[0]~2, main_processador, 1
instance = comp, \mchn|bnk|load_reg[0]~5\, mchn|bnk|load_reg[0]~5, main_processador, 1
instance = comp, \mchn|bnk|load_reg[0]~14\, mchn|bnk|load_reg[0]~14, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[0]\, mchn|bnk|\regfor:0:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[0]~feeder\, mchn|bnk|\regfor:4:reg|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~189\, mchn|bnk|Mux15~189, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[0]\, mchn|bnk|\regfor:4:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~5\, mchn|bnk|Rb_data[0]~5, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[0]~feeder\, mchn|bnk|\regfor:12:reg|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~190\, mchn|bnk|Mux15~190, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[0]\, mchn|bnk|\regfor:12:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~6\, mchn|bnk|Rb_data[0]~6, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~7\, mchn|bnk|Rb_data[0]~7, main_processador, 1
instance = comp, \mchn|bnk|Mux15~182\, mchn|bnk|Mux15~182, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[0]\, mchn|bnk|\regfor:1:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Mux15~181\, mchn|bnk|Mux15~181, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[0]\, mchn|bnk|\regfor:9:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~1\, mchn|bnk|Rb_data[0]~1, main_processador, 1
instance = comp, \mchn|bnk|Mux15~180\, mchn|bnk|Mux15~180, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[0]\, mchn|bnk|\regfor:5:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~2\, mchn|bnk|Rb_data[0]~2, main_processador, 1
instance = comp, \mchn|bnk|Mux15~192\, mchn|bnk|Mux15~192, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[0]\, mchn|bnk|\regfor:11:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[0]~feeder\, mchn|bnk|\regfor:3:reg|data_out[0]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~193\, mchn|bnk|Mux15~193, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[0]\, mchn|bnk|\regfor:3:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~8\, mchn|bnk|Rb_data[0]~8, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~9\, mchn|bnk|Rb_data[0]~9, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~10\, mchn|bnk|Rb_data[0]~10, main_processador, 1
instance = comp, \mchn|RAM_address[0]~0\, mchn|RAM_address[0]~0, main_processador, 1
instance = comp, \mchn|ir|data_out[1]\, mchn|ir|data_out[1], main_processador, 1
instance = comp, \mchn|RAM_address[1]~1\, mchn|RAM_address[1]~1, main_processador, 1
instance = comp, \mchn|RAM_address[2]~2\, mchn|RAM_address[2]~2, main_processador, 1
instance = comp, \mchn|RAM_address[3]~3\, mchn|RAM_address[3]~3, main_processador, 1
instance = comp, \mchn|ir|data_out[4]~feeder\, mchn|ir|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|ir|data_out[4]\, mchn|ir|data_out[4], main_processador, 1
instance = comp, \mchn|RAM_address[4]~4\, mchn|RAM_address[4]~4, main_processador, 1
instance = comp, \mchn|ir|data_out[5]\, mchn|ir|data_out[5], main_processador, 1
instance = comp, \mchn|RAM_address[5]~5\, mchn|RAM_address[5]~5, main_processador, 1
instance = comp, \mchn|RAM_address[6]~6\, mchn|RAM_address[6]~6, main_processador, 1
instance = comp, \mchn|ir|data_out[7]\, mchn|ir|data_out[7], main_processador, 1
instance = comp, \mchn|RAM_address[7]~7\, mchn|RAM_address[7]~7, main_processador, 1
instance = comp, \~GND\, ~GND, main_processador, 1
instance = comp, \SW[0]~I\, SW[0], main_processador, 1
instance = comp, \SW[1]~I\, SW[1], main_processador, 1
instance = comp, \SW[2]~I\, SW[2], main_processador, 1
instance = comp, \SW[3]~I\, SW[3], main_processador, 1
instance = comp, \SW[4]~I\, SW[4], main_processador, 1
instance = comp, \SW[5]~I\, SW[5], main_processador, 1
instance = comp, \SW[6]~I\, SW[6], main_processador, 1
instance = comp, \SW[7]~I\, SW[7], main_processador, 1
instance = comp, \mchn|Selector3~0\, mchn|Selector3~0, main_processador, 1
instance = comp, \mchn|Selector4~0\, mchn|Selector4~0, main_processador, 1
instance = comp, \mchn|ir|data_out[6]\, mchn|ir|data_out[6], main_processador, 1
instance = comp, \mchn|Selector2~0\, mchn|Selector2~0, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[1]\, mchn|bnk|\regfor:4:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[1]\, mchn|bnk|\regfor:0:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[1]~feeder\, mchn|bnk|\regfor:8:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~188\, mchn|bnk|Mux15~188, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[1]\, mchn|bnk|\regfor:8:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~15\, mchn|bnk|Mux30~15, main_processador, 1
instance = comp, \mchn|bnk|Mux30~16\, mchn|bnk|Mux30~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[1]~feeder\, mchn|bnk|\regfor:13:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|Mux15~183\, mchn|bnk|Mux15~183, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[1]\, mchn|bnk|\regfor:13:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[1]\, mchn|bnk|\regfor:5:reg|data_out[1], main_processador, 1
instance = comp, \mchn|Selector1~0\, mchn|Selector1~0, main_processador, 1
instance = comp, \mchn|bnk|Mux30~13\, mchn|bnk|Mux30~13, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[1]~feeder\, mchn|bnk|\regfor:9:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[1]\, mchn|bnk|\regfor:9:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~14\, mchn|bnk|Mux30~14, main_processador, 1
instance = comp, \mchn|bnk|Mux30~17\, mchn|bnk|Mux30~17, main_processador, 1
instance = comp, \mchn|bnk|Mux15~185\, mchn|bnk|Mux15~185, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[1]\, mchn|bnk|\regfor:6:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[1]~feeder\, mchn|bnk|\regfor:10:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[1]\, mchn|bnk|\regfor:10:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~11\, mchn|bnk|Mux30~11, main_processador, 1
instance = comp, \mchn|bnk|Mux30~12\, mchn|bnk|Mux30~12, main_processador, 1
instance = comp, \mchn|bnk|Mux30~20\, mchn|bnk|Mux30~20, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[0]\, mchn|bnk|\regfor:8:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~22\, mchn|bnk|Rb_data[0]~22, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~23\, mchn|bnk|Rb_data[0]~23, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~26\, mchn|bnk|Rb_data[0]~26, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~27\, mchn|bnk|Rb_data[0]~27, main_processador, 1
instance = comp, \mchn|bnk|Mux15~191\, mchn|bnk|Mux15~191, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[0]\, mchn|bnk|\regfor:7:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[0]\, mchn|bnk|\regfor:6:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~24\, mchn|bnk|Rb_data[0]~24, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~25\, mchn|bnk|Rb_data[0]~25, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~28\, mchn|bnk|Rb_data[0]~28, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[0]\, mchn|bnk|\regfor:13:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~29\, mchn|bnk|Rb_data[0]~29, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~30\, mchn|bnk|Rb_data[0]~30, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[0]~31\, mchn|bnk|Rb_data[0]~31, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~29\, mchn|bnk|Ra_data[0]~29, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~30\, mchn|bnk|Ra_data[0]~30, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~24\, mchn|bnk|Ra_data[0]~24, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~25\, mchn|bnk|Ra_data[0]~25, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~26\, mchn|bnk|Ra_data[0]~26, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~27\, mchn|bnk|Ra_data[0]~27, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~28\, mchn|bnk|Ra_data[0]~28, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~31\, mchn|bnk|Ra_data[0]~31, main_processador, 1
instance = comp, \mchn|ALU|S_out[1]~0\, mchn|ALU|S_out[1]~0, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[2]\, mchn|bnk|\regfor:13:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[2]\, mchn|bnk|\regfor:12:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[2]\, mchn|bnk|\regfor:14:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~18\, mchn|bnk|Mux29~18, main_processador, 1
instance = comp, \mchn|bnk|Mux29~19\, mchn|bnk|Mux29~19, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[2]~feeder\, mchn|bnk|\regfor:10:reg|data_out[2]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[2]\, mchn|bnk|\regfor:10:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[2]\, mchn|bnk|\regfor:11:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[2]~feeder\, mchn|bnk|\regfor:8:reg|data_out[2]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[2]\, mchn|bnk|\regfor:8:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[2]\, mchn|bnk|\regfor:9:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~11\, mchn|bnk|Mux29~11, main_processador, 1
instance = comp, \mchn|bnk|Mux29~12\, mchn|bnk|Mux29~12, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[2]~feeder\, mchn|bnk|\regfor:2:reg|data_out[2]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[2]\, mchn|bnk|\regfor:2:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[2]\, mchn|bnk|\regfor:0:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[2]~feeder\, mchn|bnk|\regfor:1:reg|data_out[2]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[2]\, mchn|bnk|\regfor:1:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~15\, mchn|bnk|Mux29~15, main_processador, 1
instance = comp, \mchn|bnk|Mux29~16\, mchn|bnk|Mux29~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[2]\, mchn|bnk|\regfor:7:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[2]\, mchn|bnk|\regfor:4:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~13\, mchn|bnk|Mux29~13, main_processador, 1
instance = comp, \mchn|bnk|Mux29~14\, mchn|bnk|Mux29~14, main_processador, 1
instance = comp, \mchn|bnk|Mux29~17\, mchn|bnk|Mux29~17, main_processador, 1
instance = comp, \mchn|bnk|Mux29~20\, mchn|bnk|Mux29~20, main_processador, 1
instance = comp, \mchn|regb_address[1]~3\, mchn|regb_address[1]~3, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~32\, mchn|bnk|Rb_data[2]~32, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~33\, mchn|bnk|Rb_data[2]~33, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~39\, mchn|bnk|Rb_data[2]~39, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~40\, mchn|bnk|Rb_data[2]~40, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~36\, mchn|bnk|Rb_data[2]~36, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~37\, mchn|bnk|Rb_data[2]~37, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~34\, mchn|bnk|Rb_data[2]~34, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~35\, mchn|bnk|Rb_data[2]~35, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~38\, mchn|bnk|Rb_data[2]~38, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~41\, mchn|bnk|Rb_data[2]~41, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[2]~42\, mchn|bnk|Rb_data[2]~42, main_processador, 1
instance = comp, \mchn|bnk|Mux15~194\, mchn|bnk|Mux15~194, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[1]\, mchn|bnk|\regfor:15:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~18\, mchn|bnk|Rb_data[1]~18, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~19\, mchn|bnk|Rb_data[1]~19, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~11\, mchn|bnk|Rb_data[1]~11, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~12\, mchn|bnk|Rb_data[1]~12, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~15\, mchn|bnk|Rb_data[1]~15, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~16\, mchn|bnk|Rb_data[1]~16, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~13\, mchn|bnk|Rb_data[1]~13, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~14\, mchn|bnk|Rb_data[1]~14, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~17\, mchn|bnk|Rb_data[1]~17, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~20\, mchn|bnk|Rb_data[1]~20, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[1]~21\, mchn|bnk|Rb_data[1]~21, main_processador, 1
instance = comp, \mchn|ALU|inter_carry~0\, mchn|ALU|inter_carry~0, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[2]~1\, mchn|ALU|inter_carry[2]~1, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[3]~2\, mchn|ALU|inter_carry[3]~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[3]\, mchn|bnk|\regfor:5:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[3]~feeder\, mchn|bnk|\regfor:1:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[3]\, mchn|bnk|\regfor:1:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[3]\, mchn|bnk|\regfor:9:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~11\, mchn|bnk|Mux28~11, main_processador, 1
instance = comp, \mchn|bnk|Mux28~12\, mchn|bnk|Mux28~12, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[3]~feeder\, mchn|bnk|\regfor:7:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[3]\, mchn|bnk|\regfor:7:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[3]~feeder\, mchn|bnk|\regfor:3:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[3]\, mchn|bnk|\regfor:3:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~18\, mchn|bnk|Mux28~18, main_processador, 1
instance = comp, \mchn|bnk|Mux28~19\, mchn|bnk|Mux28~19, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[3]\, mchn|bnk|\regfor:8:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[3]\, mchn|bnk|\regfor:0:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~15\, mchn|bnk|Mux28~15, main_processador, 1
instance = comp, \mchn|bnk|Mux28~16\, mchn|bnk|Mux28~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[3]\, mchn|bnk|\regfor:14:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[3]\, mchn|bnk|\regfor:2:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~13\, mchn|bnk|Mux28~13, main_processador, 1
instance = comp, \mchn|bnk|Mux28~14\, mchn|bnk|Mux28~14, main_processador, 1
instance = comp, \mchn|bnk|Mux28~17\, mchn|bnk|Mux28~17, main_processador, 1
instance = comp, \mchn|bnk|Mux28~20\, mchn|bnk|Mux28~20, main_processador, 1
instance = comp, \mchn|mxdata|S_out[3]~45\, mchn|mxdata|S_out[3]~45, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[4]\, mchn|bnk|\regfor:15:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[4]\, mchn|bnk|\regfor:14:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[4]\, mchn|bnk|\regfor:13:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[4]\, mchn|bnk|\regfor:12:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~61\, mchn|bnk|Rb_data[4]~61, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~62\, mchn|bnk|Rb_data[4]~62, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[4]\, mchn|bnk|\regfor:6:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[4]~feeder\, mchn|bnk|\regfor:4:reg|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[4]\, mchn|bnk|\regfor:4:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~54\, mchn|bnk|Rb_data[4]~54, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~55\, mchn|bnk|Rb_data[4]~55, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[4]\, mchn|bnk|\regfor:2:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~58\, mchn|bnk|Rb_data[4]~58, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~59\, mchn|bnk|Rb_data[4]~59, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[4]~feeder\, mchn|bnk|\regfor:11:reg|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[4]\, mchn|bnk|\regfor:11:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[4]\, mchn|bnk|\regfor:10:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~56\, mchn|bnk|Rb_data[4]~56, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~57\, mchn|bnk|Rb_data[4]~57, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~60\, mchn|bnk|Rb_data[4]~60, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~63\, mchn|bnk|Rb_data[4]~63, main_processador, 1
instance = comp, \mchn|bnk|Mux27~18\, mchn|bnk|Mux27~18, main_processador, 1
instance = comp, \mchn|bnk|Mux27~19\, mchn|bnk|Mux27~19, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[4]\, mchn|bnk|\regfor:5:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~11\, mchn|bnk|Mux27~11, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[4]~feeder\, mchn|bnk|\regfor:7:reg|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[4]\, mchn|bnk|\regfor:7:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~12\, mchn|bnk|Mux27~12, main_processador, 1
instance = comp, \mchn|bnk|Mux27~15\, mchn|bnk|Mux27~15, main_processador, 1
instance = comp, \mchn|bnk|Mux27~16\, mchn|bnk|Mux27~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[4]\, mchn|bnk|\regfor:8:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~13\, mchn|bnk|Mux27~13, main_processador, 1
instance = comp, \mchn|bnk|Mux27~14\, mchn|bnk|Mux27~14, main_processador, 1
instance = comp, \mchn|bnk|Mux27~17\, mchn|bnk|Mux27~17, main_processador, 1
instance = comp, \mchn|bnk|Mux27~20\, mchn|bnk|Mux27~20, main_processador, 1
instance = comp, \mchn|WideNor5\, mchn|WideNor5, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[4]~3\, mchn|ALU|inter_carry[4]~3, main_processador, 1
instance = comp, \mchn|mxdata|S_out[4]~46\, mchn|mxdata|S_out[4]~46, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[5]\, mchn|bnk|\regfor:14:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[5]\, mchn|bnk|\regfor:2:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[5]\, mchn|bnk|\regfor:10:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~65\, mchn|bnk|Rb_data[5]~65, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~66\, mchn|bnk|Rb_data[5]~66, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[5]\, mchn|bnk|\regfor:12:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[5]\, mchn|bnk|\regfor:0:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~69\, mchn|bnk|Rb_data[5]~69, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~70\, mchn|bnk|Rb_data[5]~70, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[5]\, mchn|bnk|\regfor:9:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[5]~feeder\, mchn|bnk|\regfor:1:reg|data_out[5]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[5]\, mchn|bnk|\regfor:1:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~67\, mchn|bnk|Rb_data[5]~67, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~68\, mchn|bnk|Rb_data[5]~68, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~71\, mchn|bnk|Rb_data[5]~71, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[5]~feeder\, mchn|bnk|\regfor:11:reg|data_out[5]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[5]\, mchn|bnk|\regfor:11:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[5]\, mchn|bnk|\regfor:7:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[5]\, mchn|bnk|\regfor:3:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~72\, mchn|bnk|Rb_data[5]~72, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~73\, mchn|bnk|Rb_data[5]~73, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~74\, mchn|bnk|Rb_data[5]~74, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[4]~64\, mchn|bnk|Rb_data[4]~64, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[5]~4\, mchn|ALU|inter_carry[5]~4, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[5]\, mchn|bnk|\regfor:8:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Mux26~15\, mchn|bnk|Mux26~15, main_processador, 1
instance = comp, \mchn|bnk|Mux26~16\, mchn|bnk|Mux26~16, main_processador, 1
instance = comp, \mchn|bnk|Mux26~17\, mchn|bnk|Mux26~17, main_processador, 1
instance = comp, \mchn|bnk|Mux26~11\, mchn|bnk|Mux26~11, main_processador, 1
instance = comp, \mchn|bnk|Mux26~12\, mchn|bnk|Mux26~12, main_processador, 1
instance = comp, \mchn|bnk|Mux26~20\, mchn|bnk|Mux26~20, main_processador, 1
instance = comp, \mchn|mxdata|S_out[5]~47\, mchn|mxdata|S_out[5]~47, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[6]\, mchn|bnk|\regfor:11:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[6]\, mchn|bnk|\regfor:10:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~77\, mchn|bnk|Rb_data[6]~77, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[6]\, mchn|bnk|\regfor:0:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~80\, mchn|bnk|Rb_data[6]~80, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~81\, mchn|bnk|Rb_data[6]~81, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[6]\, mchn|bnk|\regfor:5:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[6]~feeder\, mchn|bnk|\regfor:6:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[6]\, mchn|bnk|\regfor:6:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~78\, mchn|bnk|Rb_data[6]~78, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~79\, mchn|bnk|Rb_data[6]~79, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~82\, mchn|bnk|Rb_data[6]~82, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~85\, mchn|bnk|Rb_data[6]~85, main_processador, 1
instance = comp, \mchn|bnk|Mux25~15\, mchn|bnk|Mux25~15, main_processador, 1
instance = comp, \mchn|bnk|Mux25~16\, mchn|bnk|Mux25~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[6]\, mchn|bnk|\regfor:7:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~14\, mchn|bnk|Mux25~14, main_processador, 1
instance = comp, \mchn|bnk|Mux25~17\, mchn|bnk|Mux25~17, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[6]~feeder\, mchn|bnk|\regfor:13:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[6]\, mchn|bnk|\regfor:13:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[6]~feeder\, mchn|bnk|\regfor:14:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[6]\, mchn|bnk|\regfor:14:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~18\, mchn|bnk|Mux25~18, main_processador, 1
instance = comp, \mchn|bnk|Mux25~19\, mchn|bnk|Mux25~19, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[6]\, mchn|bnk|\regfor:9:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[6]\, mchn|bnk|\regfor:8:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~11\, mchn|bnk|Mux25~11, main_processador, 1
instance = comp, \mchn|bnk|Mux25~12\, mchn|bnk|Mux25~12, main_processador, 1
instance = comp, \mchn|bnk|Mux25~20\, mchn|bnk|Mux25~20, main_processador, 1
instance = comp, \mchn|mxdata|S_out[6]~48\, mchn|mxdata|S_out[6]~48, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[7]~feeder\, mchn|bnk|\regfor:14:reg|data_out[7]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[7]\, mchn|bnk|\regfor:14:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[7]\, mchn|bnk|\regfor:10:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~14\, mchn|bnk|Mux24~14, main_processador, 1
instance = comp, \mchn|bnk|Mux24~17\, mchn|bnk|Mux24~17, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[7]~feeder\, mchn|bnk|\regfor:7:reg|data_out[7]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[7]\, mchn|bnk|\regfor:7:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[7]~feeder\, mchn|bnk|\regfor:15:reg|data_out[7]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[7]\, mchn|bnk|\regfor:15:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~18\, mchn|bnk|Mux24~18, main_processador, 1
instance = comp, \mchn|bnk|Mux24~19\, mchn|bnk|Mux24~19, main_processador, 1
instance = comp, \mchn|bnk|Mux24~20\, mchn|bnk|Mux24~20, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[7]\, mchn|bnk|\regfor:12:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[7]\, mchn|bnk|\regfor:4:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~91\, mchn|bnk|Rb_data[7]~91, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~92\, mchn|bnk|Rb_data[7]~92, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[7]\, mchn|bnk|\regfor:2:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~89\, mchn|bnk|Rb_data[7]~89, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~90\, mchn|bnk|Rb_data[7]~90, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~93\, mchn|bnk|Rb_data[7]~93, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~95\, mchn|bnk|Rb_data[7]~95, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[7]~feeder\, mchn|bnk|\regfor:9:reg|data_out[7]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[7]\, mchn|bnk|\regfor:9:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[7]\, mchn|bnk|\regfor:1:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~87\, mchn|bnk|Rb_data[7]~87, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[7]~feeder\, mchn|bnk|\regfor:5:reg|data_out[7]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[7]\, mchn|bnk|\regfor:5:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~88\, mchn|bnk|Rb_data[7]~88, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[7]~96\, mchn|bnk|Rb_data[7]~96, main_processador, 1
instance = comp, \mchn|mxdata|S_out[7]~49\, mchn|mxdata|S_out[7]~49, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[8]\, mchn|bnk|\regfor:14:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[8]\, mchn|bnk|\regfor:12:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~105\, mchn|bnk|Rb_data[8]~105, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~106\, mchn|bnk|Rb_data[8]~106, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[8]~feeder\, mchn|bnk|\regfor:2:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[8]\, mchn|bnk|\regfor:2:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[8]\, mchn|bnk|\regfor:0:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~102\, mchn|bnk|Rb_data[8]~102, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[8]\, mchn|bnk|\regfor:1:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~103\, mchn|bnk|Rb_data[8]~103, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[8]\, mchn|bnk|\regfor:8:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~100\, mchn|bnk|Rb_data[8]~100, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[8]~feeder\, mchn|bnk|\regfor:11:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[8]\, mchn|bnk|\regfor:11:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[8]\, mchn|bnk|\regfor:9:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~101\, mchn|bnk|Rb_data[8]~101, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~104\, mchn|bnk|Rb_data[8]~104, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[8]~feeder\, mchn|bnk|\regfor:7:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[8]\, mchn|bnk|\regfor:7:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[8]\, mchn|bnk|\regfor:6:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[8]\, mchn|bnk|\regfor:4:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~98\, mchn|bnk|Rb_data[8]~98, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~99\, mchn|bnk|Rb_data[8]~99, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~107\, mchn|bnk|Rb_data[8]~107, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[8]\, mchn|bnk|\regfor:5:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Mux23~11\, mchn|bnk|Mux23~11, main_processador, 1
instance = comp, \mchn|bnk|Mux23~12\, mchn|bnk|Mux23~12, main_processador, 1
instance = comp, \mchn|bnk|Mux23~18\, mchn|bnk|Mux23~18, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[8]\, mchn|bnk|\regfor:15:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Mux23~19\, mchn|bnk|Mux23~19, main_processador, 1
instance = comp, \mchn|bnk|Mux23~20\, mchn|bnk|Mux23~20, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[6]~86\, mchn|bnk|Rb_data[6]~86, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[5]~75\, mchn|bnk|Rb_data[5]~75, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[6]~5\, mchn|ALU|inter_carry[6]~5, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[7]~6\, mchn|ALU|inter_carry[7]~6, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[8]~7\, mchn|ALU|inter_carry[8]~7, main_processador, 1
instance = comp, \mchn|mxdata|S_out[8]~50\, mchn|mxdata|S_out[8]~50, main_processador, 1
instance = comp, \mchn|ir|data_out[9]\, mchn|ir|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[11]~feeder\, mchn|bnk|\regfor:10:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[11]\, mchn|bnk|\regfor:10:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[11]~feeder\, mchn|bnk|\regfor:14:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[11]\, mchn|bnk|\regfor:14:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[11]\, mchn|bnk|\regfor:6:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~13\, mchn|bnk|Mux20~13, main_processador, 1
instance = comp, \mchn|bnk|Mux20~14\, mchn|bnk|Mux20~14, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[11]\, mchn|bnk|\regfor:12:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[11]\, mchn|bnk|\regfor:4:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~15\, mchn|bnk|Mux20~15, main_processador, 1
instance = comp, \mchn|bnk|Mux20~16\, mchn|bnk|Mux20~16, main_processador, 1
instance = comp, \mchn|bnk|Mux20~17\, mchn|bnk|Mux20~17, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[11]~feeder\, mchn|bnk|\regfor:5:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[11]\, mchn|bnk|\regfor:5:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[11]~feeder\, mchn|bnk|\regfor:9:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[11]\, mchn|bnk|\regfor:9:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[11]\, mchn|bnk|\regfor:1:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~11\, mchn|bnk|Mux20~11, main_processador, 1
instance = comp, \mchn|bnk|Mux20~12\, mchn|bnk|Mux20~12, main_processador, 1
instance = comp, \mchn|bnk|Mux20~20\, mchn|bnk|Mux20~20, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[10]\, mchn|bnk|\regfor:8:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[10]\, mchn|bnk|\regfor:9:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~120\, mchn|bnk|Rb_data[10]~120, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[10]\, mchn|bnk|\regfor:10:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~121\, mchn|bnk|Rb_data[10]~121, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[10]\, mchn|bnk|\regfor:7:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[10]\, mchn|bnk|\regfor:6:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[10]\, mchn|bnk|\regfor:4:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~122\, mchn|bnk|Rb_data[10]~122, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~123\, mchn|bnk|Rb_data[10]~123, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~126\, mchn|bnk|Rb_data[10]~126, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~129\, mchn|bnk|Rb_data[10]~129, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[10]~130\, mchn|bnk|Rb_data[10]~130, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[9]\, mchn|bnk|\regfor:14:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[9]~feeder\, mchn|bnk|\regfor:10:reg|data_out[9]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[9]\, mchn|bnk|\regfor:10:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[9]\, mchn|bnk|\regfor:2:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~11\, mchn|bnk|Mux22~11, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[9]\, mchn|bnk|\regfor:6:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~12\, mchn|bnk|Mux22~12, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[9]~feeder\, mchn|bnk|\regfor:7:reg|data_out[9]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[9]\, mchn|bnk|\regfor:7:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[9]\, mchn|bnk|\regfor:3:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~18\, mchn|bnk|Mux22~18, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[9]~feeder\, mchn|bnk|\regfor:15:reg|data_out[9]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[9]\, mchn|bnk|\regfor:15:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~19\, mchn|bnk|Mux22~19, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[9]\, mchn|bnk|\regfor:0:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[9]\, mchn|bnk|\regfor:8:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~15\, mchn|bnk|Mux22~15, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[9]\, mchn|bnk|\regfor:12:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~16\, mchn|bnk|Mux22~16, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[9]~feeder\, mchn|bnk|\regfor:9:reg|data_out[9]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[9]\, mchn|bnk|\regfor:9:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[9]\, mchn|bnk|\regfor:13:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[9]\, mchn|bnk|\regfor:5:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[9]\, mchn|bnk|\regfor:1:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~13\, mchn|bnk|Mux22~13, main_processador, 1
instance = comp, \mchn|bnk|Mux22~14\, mchn|bnk|Mux22~14, main_processador, 1
instance = comp, \mchn|bnk|Mux22~17\, mchn|bnk|Mux22~17, main_processador, 1
instance = comp, \mchn|bnk|Mux22~20\, mchn|bnk|Mux22~20, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[8]~108\, mchn|bnk|Rb_data[8]~108, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[9]~8\, mchn|ALU|inter_carry[9]~8, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[10]~9\, mchn|ALU|inter_carry[10]~9, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[11]~10\, mchn|ALU|inter_carry[11]~10, main_processador, 1
instance = comp, \mchn|mxdata|S_out[11]~53\, mchn|mxdata|S_out[11]~53, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[12]~feeder\, mchn|bnk|\regfor:14:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[12]\, mchn|bnk|\regfor:14:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[12]\, mchn|bnk|\regfor:15:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~150\, mchn|bnk|Rb_data[12]~150, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[12]\, mchn|bnk|\regfor:5:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~142\, mchn|bnk|Rb_data[12]~142, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[12]\, mchn|bnk|\regfor:7:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~143\, mchn|bnk|Rb_data[12]~143, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[12]~151\, mchn|bnk|Rb_data[12]~151, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~135\, mchn|bnk|Rb_data[11]~135, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~136\, mchn|bnk|Rb_data[11]~136, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~137\, mchn|bnk|Rb_data[11]~137, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[11]~feeder\, mchn|bnk|\regfor:7:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[11]\, mchn|bnk|\regfor:7:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[11]~feeder\, mchn|bnk|\regfor:15:reg|data_out[11]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[11]\, mchn|bnk|\regfor:15:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~139\, mchn|bnk|Rb_data[11]~139, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~140\, mchn|bnk|Rb_data[11]~140, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[11]~141\, mchn|bnk|Rb_data[11]~141, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[12]~11\, mchn|ALU|inter_carry[12]~11, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[13]\, mchn|bnk|\regfor:2:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[13]\, mchn|bnk|\regfor:10:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~153\, mchn|bnk|Rb_data[13]~153, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[13]~feeder\, mchn|bnk|\regfor:6:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[13]\, mchn|bnk|\regfor:6:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~154\, mchn|bnk|Rb_data[13]~154, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[13]~feeder\, mchn|bnk|\regfor:11:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[13]\, mchn|bnk|\regfor:11:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[13]\, mchn|bnk|\regfor:15:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[13]\, mchn|bnk|\regfor:3:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~160\, mchn|bnk|Rb_data[13]~160, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~161\, mchn|bnk|Rb_data[13]~161, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~162\, mchn|bnk|Rb_data[13]~162, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[12]~feeder\, mchn|bnk|\regfor:8:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[12]\, mchn|bnk|\regfor:8:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~13\, mchn|bnk|Mux19~13, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[12]\, mchn|bnk|\regfor:9:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~14\, mchn|bnk|Mux19~14, main_processador, 1
instance = comp, \mchn|bnk|Mux19~17\, mchn|bnk|Mux19~17, main_processador, 1
instance = comp, \mchn|bnk|Mux19~19\, mchn|bnk|Mux19~19, main_processador, 1
instance = comp, \mchn|bnk|Mux19~20\, mchn|bnk|Mux19~20, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[13]~12\, mchn|ALU|inter_carry[13]~12, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[13]~163\, mchn|bnk|Rb_data[13]~163, main_processador, 1
instance = comp, \mchn|bnk|Mux18~18\, mchn|bnk|Mux18~18, main_processador, 1
instance = comp, \mchn|bnk|Mux18~19\, mchn|bnk|Mux18~19, main_processador, 1
instance = comp, \mchn|bnk|Mux18~11\, mchn|bnk|Mux18~11, main_processador, 1
instance = comp, \mchn|bnk|Mux18~12\, mchn|bnk|Mux18~12, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[13]~feeder\, mchn|bnk|\regfor:9:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[13]\, mchn|bnk|\regfor:9:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[13]\, mchn|bnk|\regfor:13:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Mux18~14\, mchn|bnk|Mux18~14, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[13]\, mchn|bnk|\regfor:12:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[13]\, mchn|bnk|\regfor:8:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Mux18~15\, mchn|bnk|Mux18~15, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[13]~feeder\, mchn|bnk|\regfor:4:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[13]\, mchn|bnk|\regfor:4:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Mux18~16\, mchn|bnk|Mux18~16, main_processador, 1
instance = comp, \mchn|bnk|Mux18~17\, mchn|bnk|Mux18~17, main_processador, 1
instance = comp, \mchn|bnk|Mux18~20\, mchn|bnk|Mux18~20, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[14]~13\, mchn|ALU|inter_carry[14]~13, main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[15]\, mchn|bnk|\regfor:8:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[15]\, mchn|bnk|\regfor:0:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[15]\, mchn|bnk|\regfor:4:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~36\, mchn|bnk|Ra_data[15]~36, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~37\, mchn|bnk|Ra_data[15]~37, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[15]\, mchn|bnk|\regfor:6:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~34\, mchn|bnk|Ra_data[15]~34, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[15]\, mchn|bnk|\regfor:10:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~35\, mchn|bnk|Ra_data[15]~35, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~38\, mchn|bnk|Ra_data[15]~38, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[15]\, mchn|bnk|\regfor:5:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[15]~feeder\, mchn|bnk|\regfor:9:reg|data_out[15]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[15]\, mchn|bnk|\regfor:9:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~32\, mchn|bnk|Ra_data[15]~32, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[15]\, mchn|bnk|\regfor:13:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~33\, mchn|bnk|Ra_data[15]~33, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~41\, mchn|bnk|Ra_data[15]~41, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~182\, mchn|bnk|Rb_data[15]~182, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[15]~feeder\, mchn|bnk|\regfor:15:reg|data_out[15]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[15]\, mchn|bnk|\regfor:15:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~183\, mchn|bnk|Rb_data[15]~183, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~175\, mchn|bnk|Rb_data[15]~175, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[15]\, mchn|bnk|\regfor:7:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~176\, mchn|bnk|Rb_data[15]~176, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~177\, mchn|bnk|Rb_data[15]~177, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[15]\, mchn|bnk|\regfor:11:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~178\, mchn|bnk|Rb_data[15]~178, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~181\, mchn|bnk|Rb_data[15]~181, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[15]~184\, mchn|bnk|Rb_data[15]~184, main_processador, 1
instance = comp, \mchn|ALU|S_out[15]~1\, mchn|ALU|S_out[15]~1, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[14]~feeder\, mchn|bnk|\regfor:3:reg|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[14]\, mchn|bnk|\regfor:3:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[14]\, mchn|bnk|\regfor:1:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[14]\, mchn|bnk|\regfor:0:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~168\, mchn|bnk|Rb_data[14]~168, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~169\, mchn|bnk|Rb_data[14]~169, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[14]~feeder\, mchn|bnk|\regfor:5:reg|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[14]\, mchn|bnk|\regfor:5:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[14]~feeder\, mchn|bnk|\regfor:7:reg|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[14]\, mchn|bnk|\regfor:7:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~167\, mchn|bnk|Rb_data[14]~167, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~170\, mchn|bnk|Rb_data[14]~170, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[14]~feeder\, mchn|bnk|\regfor:14:reg|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[14]\, mchn|bnk|\regfor:14:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[14]\, mchn|bnk|\regfor:12:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~171\, mchn|bnk|Rb_data[14]~171, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[14]\, mchn|bnk|\regfor:13:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~172\, mchn|bnk|Rb_data[14]~172, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~173\, mchn|bnk|Rb_data[14]~173, main_processador, 1
instance = comp, \mchn|bnk|Rb_data[14]~174\, mchn|bnk|Rb_data[14]~174, main_processador, 1
instance = comp, \mchn|ALU|inter_carry[15]~14\, mchn|ALU|inter_carry[15]~14, main_processador, 1
instance = comp, \mchn|mxdata|S_out[15]~42\, mchn|mxdata|S_out[15]~42, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[15]\, mchn|bnk|\regfor:12:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~19\, mchn|bnk|Ra_data[15]~19, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~20\, mchn|bnk|Ra_data[15]~20, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~13\, mchn|bnk|Ra_data[15]~13, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[15]\, mchn|bnk|\regfor:2:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[15]\, mchn|bnk|\regfor:3:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[15]~feeder\, mchn|bnk|\regfor:1:reg|data_out[15]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[15]\, mchn|bnk|\regfor:1:reg|data_out[15], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~16\, mchn|bnk|Ra_data[15]~16, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~17\, mchn|bnk|Ra_data[15]~17, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~14\, mchn|bnk|Ra_data[15]~14, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~15\, mchn|bnk|Ra_data[15]~15, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~18\, mchn|bnk|Ra_data[15]~18, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[15]~21\, mchn|bnk|Ra_data[15]~21, main_processador, 1
instance = comp, \mchn|out_RAM_data[15]~15\, mchn|out_RAM_data[15]~15, main_processador, 1
instance = comp, \mchn|mxdata|S_out[14]~41\, mchn|mxdata|S_out[14]~41, main_processador, 1
instance = comp, \mchn|mxdata|S_out[14]~56\, mchn|mxdata|S_out[14]~56, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[14]\, mchn|bnk|\regfor:11:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Mux17~8\, mchn|bnk|Mux17~8, main_processador, 1
instance = comp, \mchn|bnk|Mux17~9\, mchn|bnk|Mux17~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[14]\, mchn|bnk|\regfor:9:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Mux17~3\, mchn|bnk|Mux17~3, main_processador, 1
instance = comp, \mchn|bnk|Mux17~4\, mchn|bnk|Mux17~4, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[14]~feeder\, mchn|bnk|\regfor:4:reg|data_out[14]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[14]\, mchn|bnk|\regfor:4:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[14]\, mchn|bnk|\regfor:8:reg|data_out[14], main_processador, 1
instance = comp, \mchn|bnk|Mux17~5\, mchn|bnk|Mux17~5, main_processador, 1
instance = comp, \mchn|bnk|Mux17~6\, mchn|bnk|Mux17~6, main_processador, 1
instance = comp, \mchn|bnk|Mux17~7\, mchn|bnk|Mux17~7, main_processador, 1
instance = comp, \mchn|bnk|Mux17~10\, mchn|bnk|Mux17~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[14]~14\, mchn|out_RAM_data[14]~14, main_processador, 1
instance = comp, \mchn|mxdata|S_out[13]~40\, mchn|mxdata|S_out[13]~40, main_processador, 1
instance = comp, \mchn|mxdata|S_out[13]~55\, mchn|mxdata|S_out[13]~55, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[13]~feeder\, mchn|bnk|\regfor:7:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[13]\, mchn|bnk|\regfor:7:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Mux18~1\, mchn|bnk|Mux18~1, main_processador, 1
instance = comp, \mchn|bnk|Mux18~2\, mchn|bnk|Mux18~2, main_processador, 1
instance = comp, \mchn|bnk|Mux18~8\, mchn|bnk|Mux18~8, main_processador, 1
instance = comp, \mchn|bnk|Mux18~9\, mchn|bnk|Mux18~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[13]~feeder\, mchn|bnk|\regfor:1:reg|data_out[13]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[13]\, mchn|bnk|\regfor:1:reg|data_out[13], main_processador, 1
instance = comp, \mchn|bnk|Mux18~5\, mchn|bnk|Mux18~5, main_processador, 1
instance = comp, \mchn|bnk|Mux18~6\, mchn|bnk|Mux18~6, main_processador, 1
instance = comp, \mchn|bnk|Mux18~3\, mchn|bnk|Mux18~3, main_processador, 1
instance = comp, \mchn|bnk|Mux18~4\, mchn|bnk|Mux18~4, main_processador, 1
instance = comp, \mchn|bnk|Mux18~7\, mchn|bnk|Mux18~7, main_processador, 1
instance = comp, \mchn|bnk|Mux18~10\, mchn|bnk|Mux18~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[13]~13\, mchn|out_RAM_data[13]~13, main_processador, 1
instance = comp, \mchn|mxdata|S_out[12]~39\, mchn|mxdata|S_out[12]~39, main_processador, 1
instance = comp, \mchn|mxdata|S_out[12]~54\, mchn|mxdata|S_out[12]~54, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[12]\, mchn|bnk|\regfor:12:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[12]~feeder\, mchn|bnk|\regfor:4:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[12]\, mchn|bnk|\regfor:4:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[12]~feeder\, mchn|bnk|\regfor:0:reg|data_out[12]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[12]\, mchn|bnk|\regfor:0:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~5\, mchn|bnk|Mux19~5, main_processador, 1
instance = comp, \mchn|bnk|Mux19~6\, mchn|bnk|Mux19~6, main_processador, 1
instance = comp, \mchn|bnk|regfor:10:reg|data_out[12]\, mchn|bnk|\regfor:10:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[12]\, mchn|bnk|\regfor:2:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~3\, mchn|bnk|Mux19~3, main_processador, 1
instance = comp, \mchn|bnk|Mux19~4\, mchn|bnk|Mux19~4, main_processador, 1
instance = comp, \mchn|bnk|Mux19~7\, mchn|bnk|Mux19~7, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[12]\, mchn|bnk|\regfor:1:reg|data_out[12], main_processador, 1
instance = comp, \mchn|bnk|Mux19~1\, mchn|bnk|Mux19~1, main_processador, 1
instance = comp, \mchn|bnk|Mux19~2\, mchn|bnk|Mux19~2, main_processador, 1
instance = comp, \mchn|bnk|Mux19~10\, mchn|bnk|Mux19~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[12]~12\, mchn|out_RAM_data[12]~12, main_processador, 1
instance = comp, \mchn|mxdata|S_out[11]~38\, mchn|mxdata|S_out[11]~38, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[11]\, mchn|bnk|\regfor:11:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:8:reg|data_out[11]\, mchn|bnk|\regfor:8:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~1\, mchn|bnk|Mux20~1, main_processador, 1
instance = comp, \mchn|bnk|Mux20~2\, mchn|bnk|Mux20~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[11]\, mchn|bnk|\regfor:13:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~9\, mchn|bnk|Mux20~9, main_processador, 1
instance = comp, \mchn|bnk|Mux20~3\, mchn|bnk|Mux20~3, main_processador, 1
instance = comp, \mchn|bnk|Mux20~4\, mchn|bnk|Mux20~4, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[11]\, mchn|bnk|\regfor:2:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[11]\, mchn|bnk|\regfor:3:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[11]\, mchn|bnk|\regfor:0:reg|data_out[11], main_processador, 1
instance = comp, \mchn|bnk|Mux20~5\, mchn|bnk|Mux20~5, main_processador, 1
instance = comp, \mchn|bnk|Mux20~6\, mchn|bnk|Mux20~6, main_processador, 1
instance = comp, \mchn|bnk|Mux20~7\, mchn|bnk|Mux20~7, main_processador, 1
instance = comp, \mchn|bnk|Mux20~10\, mchn|bnk|Mux20~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[11]~11\, mchn|out_RAM_data[11]~11, main_processador, 1
instance = comp, \mchn|bnk|Mux21~11\, mchn|bnk|Mux21~11, main_processador, 1
instance = comp, \mchn|bnk|Mux21~12\, mchn|bnk|Mux21~12, main_processador, 1
instance = comp, \mchn|bnk|Mux21~13\, mchn|bnk|Mux21~13, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[10]\, mchn|bnk|\regfor:5:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~14\, mchn|bnk|Mux21~14, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[10]~feeder\, mchn|bnk|\regfor:2:reg|data_out[10]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[10]\, mchn|bnk|\regfor:2:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[10]\, mchn|bnk|\regfor:1:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~15\, mchn|bnk|Mux21~15, main_processador, 1
instance = comp, \mchn|bnk|Mux21~16\, mchn|bnk|Mux21~16, main_processador, 1
instance = comp, \mchn|bnk|Mux21~17\, mchn|bnk|Mux21~17, main_processador, 1
instance = comp, \mchn|bnk|Mux21~20\, mchn|bnk|Mux21~20, main_processador, 1
instance = comp, \mchn|mxdata|S_out[10]~52\, mchn|mxdata|S_out[10]~52, main_processador, 1
instance = comp, \mchn|mxdata|S_out[10]~37\, mchn|mxdata|S_out[10]~37, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[10]~feeder\, mchn|bnk|\regfor:11:reg|data_out[10]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[10]\, mchn|bnk|\regfor:11:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[10]\, mchn|bnk|\regfor:3:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~8\, mchn|bnk|Mux21~8, main_processador, 1
instance = comp, \mchn|bnk|Mux21~9\, mchn|bnk|Mux21~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[10]\, mchn|bnk|\regfor:14:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~1\, mchn|bnk|Mux21~1, main_processador, 1
instance = comp, \mchn|bnk|Mux21~2\, mchn|bnk|Mux21~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[10]\, mchn|bnk|\regfor:12:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[10]\, mchn|bnk|\regfor:0:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~5\, mchn|bnk|Mux21~5, main_processador, 1
instance = comp, \mchn|bnk|Mux21~6\, mchn|bnk|Mux21~6, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[10]~feeder\, mchn|bnk|\regfor:13:reg|data_out[10]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[10]\, mchn|bnk|\regfor:13:reg|data_out[10], main_processador, 1
instance = comp, \mchn|bnk|Mux21~3\, mchn|bnk|Mux21~3, main_processador, 1
instance = comp, \mchn|bnk|Mux21~4\, mchn|bnk|Mux21~4, main_processador, 1
instance = comp, \mchn|bnk|Mux21~7\, mchn|bnk|Mux21~7, main_processador, 1
instance = comp, \mchn|bnk|Mux21~10\, mchn|bnk|Mux21~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[10]~10\, mchn|out_RAM_data[10]~10, main_processador, 1
instance = comp, \mchn|mxdata|S_out[9]~36\, mchn|mxdata|S_out[9]~36, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[9]\, mchn|bnk|\regfor:11:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~3\, mchn|bnk|Mux22~3, main_processador, 1
instance = comp, \mchn|bnk|Mux22~4\, mchn|bnk|Mux22~4, main_processador, 1
instance = comp, \mchn|bnk|Mux22~5\, mchn|bnk|Mux22~5, main_processador, 1
instance = comp, \mchn|bnk|Mux22~6\, mchn|bnk|Mux22~6, main_processador, 1
instance = comp, \mchn|bnk|Mux22~7\, mchn|bnk|Mux22~7, main_processador, 1
instance = comp, \mchn|bnk|Mux22~8\, mchn|bnk|Mux22~8, main_processador, 1
instance = comp, \mchn|bnk|Mux22~9\, mchn|bnk|Mux22~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[9]\, mchn|bnk|\regfor:4:reg|data_out[9], main_processador, 1
instance = comp, \mchn|bnk|Mux22~1\, mchn|bnk|Mux22~1, main_processador, 1
instance = comp, \mchn|bnk|Mux22~2\, mchn|bnk|Mux22~2, main_processador, 1
instance = comp, \mchn|bnk|Mux22~10\, mchn|bnk|Mux22~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[9]~9\, mchn|out_RAM_data[9]~9, main_processador, 1
instance = comp, \mchn|mxdata|S_out[8]~35\, mchn|mxdata|S_out[8]~35, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[8]~feeder\, mchn|bnk|\regfor:13:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:13:reg|data_out[8]\, mchn|bnk|\regfor:13:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Mux23~2\, mchn|bnk|Mux23~2, main_processador, 1
instance = comp, \mchn|bnk|Mux23~5\, mchn|bnk|Mux23~5, main_processador, 1
instance = comp, \mchn|bnk|Mux23~6\, mchn|bnk|Mux23~6, main_processador, 1
instance = comp, \mchn|bnk|Mux23~3\, mchn|bnk|Mux23~3, main_processador, 1
instance = comp, \mchn|bnk|Mux23~4\, mchn|bnk|Mux23~4, main_processador, 1
instance = comp, \mchn|bnk|Mux23~7\, mchn|bnk|Mux23~7, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[8]~feeder\, mchn|bnk|\regfor:3:reg|data_out[8]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[8]\, mchn|bnk|\regfor:3:reg|data_out[8], main_processador, 1
instance = comp, \mchn|bnk|Mux23~8\, mchn|bnk|Mux23~8, main_processador, 1
instance = comp, \mchn|bnk|Mux23~9\, mchn|bnk|Mux23~9, main_processador, 1
instance = comp, \mchn|bnk|Mux23~10\, mchn|bnk|Mux23~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[8]~8\, mchn|out_RAM_data[8]~8, main_processador, 1
instance = comp, \mchn|mxdata|S_out[7]~34\, mchn|mxdata|S_out[7]~34, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[7]\, mchn|bnk|\regfor:11:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~2\, mchn|bnk|Mux24~2, main_processador, 1
instance = comp, \mchn|bnk|Mux24~3\, mchn|bnk|Mux24~3, main_processador, 1
instance = comp, \mchn|bnk|Mux24~4\, mchn|bnk|Mux24~4, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[7]\, mchn|bnk|\regfor:3:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[7]\, mchn|bnk|\regfor:0:reg|data_out[7], main_processador, 1
instance = comp, \mchn|bnk|Mux24~5\, mchn|bnk|Mux24~5, main_processador, 1
instance = comp, \mchn|bnk|Mux24~6\, mchn|bnk|Mux24~6, main_processador, 1
instance = comp, \mchn|bnk|Mux24~7\, mchn|bnk|Mux24~7, main_processador, 1
instance = comp, \mchn|bnk|Mux24~10\, mchn|bnk|Mux24~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[7]~7\, mchn|out_RAM_data[7]~7, main_processador, 1
instance = comp, \mchn|mxdata|S_out[6]~33\, mchn|mxdata|S_out[6]~33, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[6]\, mchn|bnk|\regfor:2:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~1\, mchn|bnk|Mux25~1, main_processador, 1
instance = comp, \mchn|bnk|Mux25~2\, mchn|bnk|Mux25~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[6]~feeder\, mchn|bnk|\regfor:4:reg|data_out[6]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[6]\, mchn|bnk|\regfor:4:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~5\, mchn|bnk|Mux25~5, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[6]\, mchn|bnk|\regfor:12:reg|data_out[6], main_processador, 1
instance = comp, \mchn|bnk|Mux25~6\, mchn|bnk|Mux25~6, main_processador, 1
instance = comp, \mchn|bnk|Mux25~3\, mchn|bnk|Mux25~3, main_processador, 1
instance = comp, \mchn|bnk|Mux25~4\, mchn|bnk|Mux25~4, main_processador, 1
instance = comp, \mchn|bnk|Mux25~7\, mchn|bnk|Mux25~7, main_processador, 1
instance = comp, \mchn|bnk|Mux25~8\, mchn|bnk|Mux25~8, main_processador, 1
instance = comp, \mchn|bnk|Mux25~9\, mchn|bnk|Mux25~9, main_processador, 1
instance = comp, \mchn|bnk|Mux25~10\, mchn|bnk|Mux25~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[6]~6\, mchn|out_RAM_data[6]~6, main_processador, 1
instance = comp, \mchn|mxdata|S_out[5]~32\, mchn|mxdata|S_out[5]~32, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[5]~feeder\, mchn|bnk|\regfor:6:reg|data_out[5]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[5]\, mchn|bnk|\regfor:6:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[5]\, mchn|bnk|\regfor:4:reg|data_out[5], main_processador, 1
instance = comp, \mchn|bnk|Mux26~1\, mchn|bnk|Mux26~1, main_processador, 1
instance = comp, \mchn|bnk|Mux26~2\, mchn|bnk|Mux26~2, main_processador, 1
instance = comp, \mchn|bnk|Mux26~5\, mchn|bnk|Mux26~5, main_processador, 1
instance = comp, \mchn|bnk|Mux26~6\, mchn|bnk|Mux26~6, main_processador, 1
instance = comp, \mchn|bnk|Mux26~3\, mchn|bnk|Mux26~3, main_processador, 1
instance = comp, \mchn|bnk|Mux26~4\, mchn|bnk|Mux26~4, main_processador, 1
instance = comp, \mchn|bnk|Mux26~7\, mchn|bnk|Mux26~7, main_processador, 1
instance = comp, \mchn|bnk|Mux26~10\, mchn|bnk|Mux26~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[5]~5\, mchn|out_RAM_data[5]~5, main_processador, 1
instance = comp, \mchn|mxdata|S_out[4]~31\, mchn|mxdata|S_out[4]~31, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[4]\, mchn|bnk|\regfor:1:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[4]~feeder\, mchn|bnk|\regfor:9:reg|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:9:reg|data_out[4]\, mchn|bnk|\regfor:9:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~1\, mchn|bnk|Mux27~1, main_processador, 1
instance = comp, \mchn|bnk|Mux27~2\, mchn|bnk|Mux27~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[4]~feeder\, mchn|bnk|\regfor:0:reg|data_out[4]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:0:reg|data_out[4]\, mchn|bnk|\regfor:0:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~5\, mchn|bnk|Mux27~5, main_processador, 1
instance = comp, \mchn|bnk|Mux27~6\, mchn|bnk|Mux27~6, main_processador, 1
instance = comp, \mchn|bnk|Mux27~3\, mchn|bnk|Mux27~3, main_processador, 1
instance = comp, \mchn|bnk|Mux27~4\, mchn|bnk|Mux27~4, main_processador, 1
instance = comp, \mchn|bnk|Mux27~7\, mchn|bnk|Mux27~7, main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[4]\, mchn|bnk|\regfor:3:reg|data_out[4], main_processador, 1
instance = comp, \mchn|bnk|Mux27~8\, mchn|bnk|Mux27~8, main_processador, 1
instance = comp, \mchn|bnk|Mux27~9\, mchn|bnk|Mux27~9, main_processador, 1
instance = comp, \mchn|bnk|Mux27~10\, mchn|bnk|Mux27~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[4]~4\, mchn|out_RAM_data[4]~4, main_processador, 1
instance = comp, \mchn|mxdata|S_out[3]~30\, mchn|mxdata|S_out[3]~30, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[3]~feeder\, mchn|bnk|\regfor:12:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:12:reg|data_out[3]\, mchn|bnk|\regfor:12:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~8\, mchn|bnk|Mux28~8, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[3]~feeder\, mchn|bnk|\regfor:15:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[3]\, mchn|bnk|\regfor:15:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~9\, mchn|bnk|Mux28~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[3]~feeder\, mchn|bnk|\regfor:4:reg|data_out[3]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:4:reg|data_out[3]\, mchn|bnk|\regfor:4:reg|data_out[3], main_processador, 1
instance = comp, \mchn|bnk|Mux28~3\, mchn|bnk|Mux28~3, main_processador, 1
instance = comp, \mchn|bnk|Mux28~4\, mchn|bnk|Mux28~4, main_processador, 1
instance = comp, \mchn|bnk|Mux28~5\, mchn|bnk|Mux28~5, main_processador, 1
instance = comp, \mchn|bnk|Mux28~6\, mchn|bnk|Mux28~6, main_processador, 1
instance = comp, \mchn|bnk|Mux28~7\, mchn|bnk|Mux28~7, main_processador, 1
instance = comp, \mchn|bnk|Mux28~10\, mchn|bnk|Mux28~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[3]~3\, mchn|out_RAM_data[3]~3, main_processador, 1
instance = comp, \mchn|mxdata|S_out[2]~44\, mchn|mxdata|S_out[2]~44, main_processador, 1
instance = comp, \mchn|mxdata|S_out[2]~29\, mchn|mxdata|S_out[2]~29, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[2]\, mchn|bnk|\regfor:15:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|regfor:3:reg|data_out[2]\, mchn|bnk|\regfor:3:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~8\, mchn|bnk|Mux29~8, main_processador, 1
instance = comp, \mchn|bnk|Mux29~9\, mchn|bnk|Mux29~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:6:reg|data_out[2]\, mchn|bnk|\regfor:6:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~1\, mchn|bnk|Mux29~1, main_processador, 1
instance = comp, \mchn|bnk|Mux29~2\, mchn|bnk|Mux29~2, main_processador, 1
instance = comp, \mchn|bnk|Mux29~5\, mchn|bnk|Mux29~5, main_processador, 1
instance = comp, \mchn|bnk|Mux29~6\, mchn|bnk|Mux29~6, main_processador, 1
instance = comp, \mchn|bnk|regfor:5:reg|data_out[2]\, mchn|bnk|\regfor:5:reg|data_out[2], main_processador, 1
instance = comp, \mchn|bnk|Mux29~3\, mchn|bnk|Mux29~3, main_processador, 1
instance = comp, \mchn|bnk|Mux29~4\, mchn|bnk|Mux29~4, main_processador, 1
instance = comp, \mchn|bnk|Mux29~7\, mchn|bnk|Mux29~7, main_processador, 1
instance = comp, \mchn|bnk|Mux29~10\, mchn|bnk|Mux29~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[2]~2\, mchn|out_RAM_data[2]~2, main_processador, 1
instance = comp, \mchn|mxdata|S_out[1]~43\, mchn|mxdata|S_out[1]~43, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[1]~feeder\, mchn|bnk|\regfor:7:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:7:reg|data_out[1]\, mchn|bnk|\regfor:7:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~1\, mchn|bnk|Mux30~1, main_processador, 1
instance = comp, \mchn|bnk|Mux30~2\, mchn|bnk|Mux30~2, main_processador, 1
instance = comp, \mchn|bnk|regfor:14:reg|data_out[1]\, mchn|bnk|\regfor:14:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~8\, mchn|bnk|Mux30~8, main_processador, 1
instance = comp, \mchn|bnk|Mux30~9\, mchn|bnk|Mux30~9, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[1]~feeder\, mchn|bnk|\regfor:2:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:2:reg|data_out[1]\, mchn|bnk|\regfor:2:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~5\, mchn|bnk|Mux30~5, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[1]~feeder\, mchn|bnk|\regfor:1:reg|data_out[1]~feeder, main_processador, 1
instance = comp, \mchn|bnk|regfor:1:reg|data_out[1]\, mchn|bnk|\regfor:1:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~6\, mchn|bnk|Mux30~6, main_processador, 1
instance = comp, \mchn|bnk|regfor:11:reg|data_out[1]\, mchn|bnk|\regfor:11:reg|data_out[1], main_processador, 1
instance = comp, \mchn|bnk|Mux30~3\, mchn|bnk|Mux30~3, main_processador, 1
instance = comp, \mchn|bnk|Mux30~4\, mchn|bnk|Mux30~4, main_processador, 1
instance = comp, \mchn|bnk|Mux30~7\, mchn|bnk|Mux30~7, main_processador, 1
instance = comp, \mchn|bnk|Mux30~10\, mchn|bnk|Mux30~10, main_processador, 1
instance = comp, \mchn|out_RAM_data[1]~1\, mchn|out_RAM_data[1]~1, main_processador, 1
instance = comp, \mchn|mxdata|S_out[0]~28\, mchn|mxdata|S_out[0]~28, main_processador, 1
instance = comp, \mchn|bnk|regfor:15:reg|data_out[0]\, mchn|bnk|\regfor:15:reg|data_out[0], main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~9\, mchn|bnk|Ra_data[0]~9, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~10\, mchn|bnk|Ra_data[0]~10, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~2\, mchn|bnk|Ra_data[0]~2, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~3\, mchn|bnk|Ra_data[0]~3, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~4\, mchn|bnk|Ra_data[0]~4, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~5\, mchn|bnk|Ra_data[0]~5, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~6\, mchn|bnk|Ra_data[0]~6, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~7\, mchn|bnk|Ra_data[0]~7, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~8\, mchn|bnk|Ra_data[0]~8, main_processador, 1
instance = comp, \mchn|bnk|Ra_data[0]~11\, mchn|bnk|Ra_data[0]~11, main_processador, 1
instance = comp, \mchn|out_RAM_data[0]~0\, mchn|out_RAM_data[0]~0, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux3~1\, displayram|BBCD|Box00|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux3~0\, displayram|BBCD|Box00|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux3~2\, displayram|BBCD|Box00|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux5~1\, displayram|BBCD|Box00|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux5~0\, displayram|BBCD|Box00|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux5~2\, displayram|BBCD|Box00|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux4~0\, displayram|BBCD|Box01|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux4~1\, displayram|BBCD|Box01|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux4~2\, displayram|BBCD|Box01|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux3~1\, displayram|BBCD|Box01|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux4~1\, displayram|BBCD|Box00|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux4~0\, displayram|BBCD|Box00|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux4~2\, displayram|BBCD|Box00|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux3~0\, displayram|BBCD|Box01|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux3~2\, displayram|BBCD|Box01|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux4~1\, displayram|BBCD|Box03|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux4~2\, displayram|BBCD|Box03|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux5~1\, displayram|BBCD|Box01|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux5~2\, displayram|BBCD|Box01|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux5~1\, displayram|BBCD|Box03|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux5~2\, displayram|BBCD|Box03|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux5~1\, displayram|BBCD|Box05|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux3~1\, displayram|BBCD|Box03|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux3~0\, displayram|BBCD|Box03|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux3~2\, displayram|BBCD|Box03|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux5~2\, displayram|BBCD|Box05|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux4~1\, displayram|BBCD|Box08|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux4~0\, displayram|BBCD|Box08|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux4~2\, displayram|BBCD|Box08|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux5~1\, displayram|BBCD|Box08|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux3~1\, displayram|BBCD|Box05|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux3~0\, displayram|BBCD|Box05|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux3~2\, displayram|BBCD|Box05|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux5~0\, displayram|BBCD|Box08|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux5~2\, displayram|BBCD|Box08|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux5~0\, displayram|BBCD|Box11|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux3~1\, displayram|BBCD|Box08|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux3~0\, displayram|BBCD|Box08|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux3~2\, displayram|BBCD|Box08|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux5~1\, displayram|BBCD|Box11|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux5~2\, displayram|BBCD|Box11|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux3~1\, displayram|BBCD|Box11|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux3~0\, displayram|BBCD|Box11|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux3~2\, displayram|BBCD|Box11|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux4~0\, displayram|BBCD|Box11|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux4~1\, displayram|BBCD|Box11|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux4~2\, displayram|BBCD|Box11|Mux4~2, main_processador, 1
instance = comp, \displayram|Hex00|Mux6~0\, displayram|Hex00|Mux6~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux5~0\, displayram|Hex00|Mux5~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux4~0\, displayram|Hex00|Mux4~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux3~0\, displayram|Hex00|Mux3~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux2~0\, displayram|Hex00|Mux2~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux1~0\, displayram|Hex00|Mux1~0, main_processador, 1
instance = comp, \displayram|Hex00|Mux0~0\, displayram|Hex00|Mux0~0, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux2~0\, displayram|BBCD|Box11|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux2~1\, displayram|BBCD|Box11|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux2~2\, displayram|BBCD|Box11|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux2~0\, displayram|BBCD|Box05|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux2~1\, displayram|BBCD|Box05|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux2~2\, displayram|BBCD|Box05|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box05|Mux1~0\, displayram|BBCD|Box05|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux2~0\, displayram|BBCD|Box03|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux2~1\, displayram|BBCD|Box03|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux2~2\, displayram|BBCD|Box03|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box03|Mux1~0\, displayram|BBCD|Box03|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux1~0\, displayram|BBCD|Box01|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux2~1\, displayram|BBCD|Box01|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box01|Mux2~2\, displayram|BBCD|Box01|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux2~1\, displayram|BBCD|Box00|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux2~0\, displayram|BBCD|Box00|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux2~2\, displayram|BBCD|Box00|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux5~1\, displayram|BBCD|Box02|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux0~0\, displayram|BBCD|Box00|Mux0~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux5~0\, displayram|BBCD|Box02|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux5~2\, displayram|BBCD|Box02|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux5~1\, displayram|BBCD|Box04|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux5~0\, displayram|BBCD|Box04|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux5~2\, displayram|BBCD|Box04|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux4~0\, displayram|BBCD|Box07|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux4~1\, displayram|BBCD|Box07|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux4~2\, displayram|BBCD|Box07|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux2~1\, displayram|BBCD|Box08|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux2~0\, displayram|BBCD|Box08|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux2~2\, displayram|BBCD|Box08|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux5~1\, displayram|BBCD|Box07|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux3~1\, displayram|BBCD|Box04|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux4~1\, displayram|BBCD|Box02|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux4~0\, displayram|BBCD|Box02|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux4~2\, displayram|BBCD|Box02|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux3~0\, displayram|BBCD|Box04|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux3~2\, displayram|BBCD|Box04|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux5~2\, displayram|BBCD|Box07|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box08|Mux1~0\, displayram|BBCD|Box08|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux4~1\, displayram|BBCD|Box10|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux4~0\, displayram|BBCD|Box10|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux4~2\, displayram|BBCD|Box10|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux5~1\, displayram|BBCD|Box10|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux5~0\, displayram|BBCD|Box10|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux5~2\, displayram|BBCD|Box10|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box11|Mux1~0\, displayram|BBCD|Box11|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box14|Mux4~0\, displayram|BBCD|Box14|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box14|Mux5~0\, displayram|BBCD|Box14|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box14|Mux3~0\, displayram|BBCD|Box14|Mux3~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux6~0\, displayram|Hex01|Mux6~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux5~0\, displayram|Hex01|Mux5~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux4~0\, displayram|Hex01|Mux4~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux3~0\, displayram|Hex01|Mux3~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux2~0\, displayram|Hex01|Mux2~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux1~0\, displayram|Hex01|Mux1~0, main_processador, 1
instance = comp, \displayram|Hex01|Mux0~0\, displayram|Hex01|Mux0~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux2~0\, displayram|BBCD|Box10|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux2~1\, displayram|BBCD|Box10|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux2~2\, displayram|BBCD|Box10|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box10|Mux1~0\, displayram|BBCD|Box10|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux2~0\, displayram|BBCD|Box07|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux2~1\, displayram|BBCD|Box07|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux2~2\, displayram|BBCD|Box07|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux4~1\, displayram|BBCD|Box04|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux4~0\, displayram|BBCD|Box04|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux4~2\, displayram|BBCD|Box04|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box07|Mux1~0\, displayram|BBCD|Box07|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux2~1\, displayram|BBCD|Box02|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux2~0\, displayram|BBCD|Box02|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux2~2\, displayram|BBCD|Box02|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box00|Mux1~0\, displayram|BBCD|Box00|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux1~0\, displayram|BBCD|Box02|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux2~1\, displayram|BBCD|Box04|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux2~0\, displayram|BBCD|Box04|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux2~2\, displayram|BBCD|Box04|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux5~1\, displayram|BBCD|Box06|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux0~3\, displayram|BBCD|Box02|Mux0~3, main_processador, 1
instance = comp, \displayram|BBCD|Box02|Mux0~9\, displayram|BBCD|Box02|Mux0~9, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux5~2\, displayram|BBCD|Box06|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux5~0\, displayram|BBCD|Box09|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux3~1\, displayram|BBCD|Box06|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux3~0\, displayram|BBCD|Box06|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux3~2\, displayram|BBCD|Box06|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux5~1\, displayram|BBCD|Box09|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux5~2\, displayram|BBCD|Box09|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux3~1\, displayram|BBCD|Box13|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux4~1\, displayram|BBCD|Box09|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux4~0\, displayram|BBCD|Box09|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux4~2\, displayram|BBCD|Box09|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux3~2\, displayram|BBCD|Box13|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box14|Mux2~0\, displayram|BBCD|Box14|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux5~0\, displayram|BBCD|Box13|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux5~1\, displayram|BBCD|Box13|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux5~2\, displayram|BBCD|Box13|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux4~1\, displayram|BBCD|Box13|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux4~0\, displayram|BBCD|Box13|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux4~2\, displayram|BBCD|Box13|Mux4~2, main_processador, 1
instance = comp, \displayram|Hex02|Mux6~0\, displayram|Hex02|Mux6~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux5~0\, displayram|Hex02|Mux5~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux4~0\, displayram|Hex02|Mux4~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux3~0\, displayram|Hex02|Mux3~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux2~0\, displayram|Hex02|Mux2~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux1~0\, displayram|Hex02|Mux1~0, main_processador, 1
instance = comp, \displayram|Hex02|Mux0~0\, displayram|Hex02|Mux0~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux2~1\, displayram|BBCD|Box06|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux2~0\, displayram|BBCD|Box06|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux2~2\, displayram|BBCD|Box06|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux0~0\, displayram|BBCD|Box06|Mux0~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux4~0\, displayram|BBCD|Box06|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux4~2\, displayram|BBCD|Box06|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box09|Mux1~0\, displayram|BBCD|Box09|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux3~0\, displayram|BBCD|Box12|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box04|Mux1~0\, displayram|BBCD|Box04|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box06|Mux1~0\, displayram|BBCD|Box06|Mux1~0, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux3~1\, displayram|BBCD|Box12|Mux3~1, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux3~2\, displayram|BBCD|Box12|Mux3~2, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux5~1\, displayram|BBCD|Box12|Mux5~1, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux5~0\, displayram|BBCD|Box12|Mux5~0, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux5~2\, displayram|BBCD|Box12|Mux5~2, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux4~0\, displayram|BBCD|Box12|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux4~1\, displayram|BBCD|Box12|Mux4~1, main_processador, 1
instance = comp, \displayram|BBCD|Box12|Mux4~2\, displayram|BBCD|Box12|Mux4~2, main_processador, 1
instance = comp, \displayram|BBCD|Box15|Mux3~0\, displayram|BBCD|Box15|Mux3~0, main_processador, 1
instance = comp, \displayram|BBCD|Box15|Mux4~0\, displayram|BBCD|Box15|Mux4~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux2~1\, displayram|BBCD|Box13|Mux2~1, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux2~0\, displayram|BBCD|Box13|Mux2~0, main_processador, 1
instance = comp, \displayram|BBCD|Box13|Mux2~2\, displayram|BBCD|Box13|Mux2~2, main_processador, 1
instance = comp, \displayram|BBCD|Box15|Mux5~0\, displayram|BBCD|Box15|Mux5~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux6~0\, displayram|Hex03|Mux6~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux5~0\, displayram|Hex03|Mux5~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux4~0\, displayram|Hex03|Mux4~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux3~0\, displayram|Hex03|Mux3~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux2~0\, displayram|Hex03|Mux2~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux1~0\, displayram|Hex03|Mux1~0, main_processador, 1
instance = comp, \displayram|Hex03|Mux0~0\, displayram|Hex03|Mux0~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux5~3\, displayromaddress|BBCD|Box08|Mux5~3, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux5~2\, displayromaddress|BBCD|Box08|Mux5~2, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux5~4\, displayromaddress|BBCD|Box08|Mux5~4, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux3~1\, displayromaddress|BBCD|Box11|Mux3~1, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux4~3\, displayromaddress|BBCD|Box08|Mux4~3, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux4~4\, displayromaddress|BBCD|Box08|Mux4~4, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux3~0\, displayromaddress|BBCD|Box11|Mux3~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux3~2\, displayromaddress|BBCD|Box11|Mux3~2, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux4~1\, displayromaddress|BBCD|Box11|Mux4~1, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux4~0\, displayromaddress|BBCD|Box11|Mux4~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux4~2\, displayromaddress|BBCD|Box11|Mux4~2, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux5~1\, displayromaddress|BBCD|Box11|Mux5~1, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux5~0\, displayromaddress|BBCD|Box11|Mux5~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux5~2\, displayromaddress|BBCD|Box11|Mux5~2, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux6~0\, displayromaddress|Hex00|Mux6~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux5~0\, displayromaddress|Hex00|Mux5~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux4~0\, displayromaddress|Hex00|Mux4~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux3~0\, displayromaddress|Hex00|Mux3~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux2~0\, displayromaddress|Hex00|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux1~0\, displayromaddress|Hex00|Mux1~0, main_processador, 1
instance = comp, \displayromaddress|Hex00|Mux0~0\, displayromaddress|Hex00|Mux0~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box05|Mux2~0\, displayromaddress|BBCD|Box05|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux3~3\, displayromaddress|BBCD|Box08|Mux3~3, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux3~2\, displayromaddress|BBCD|Box08|Mux3~2, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux3~4\, displayromaddress|BBCD|Box08|Mux3~4, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux1~0\, displayromaddress|BBCD|Box11|Mux1~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux1~0\, displayromaddress|BBCD|Box08|Mux1~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box14|Mux5~0\, displayromaddress|BBCD|Box14|Mux5~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box14|Mux4~0\, displayromaddress|BBCD|Box14|Mux4~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux2~1\, displayromaddress|BBCD|Box11|Mux2~1, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux2~0\, displayromaddress|BBCD|Box11|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box11|Mux2~2\, displayromaddress|BBCD|Box11|Mux2~2, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box14|Mux3~0\, displayromaddress|BBCD|Box14|Mux3~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux6~0\, displayromaddress|Hex01|Mux6~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux5~0\, displayromaddress|Hex01|Mux5~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux4~0\, displayromaddress|Hex01|Mux4~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux3~0\, displayromaddress|Hex01|Mux3~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux2~0\, displayromaddress|Hex01|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux1~0\, displayromaddress|Hex01|Mux1~0, main_processador, 1
instance = comp, \displayromaddress|Hex01|Mux0~0\, displayromaddress|Hex01|Mux0~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box05|Mux3~0\, displayromaddress|BBCD|Box05|Mux3~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box05|Mux5~0\, displayromaddress|BBCD|Box05|Mux5~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box05|Mux4~0\, displayromaddress|BBCD|Box05|Mux4~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux2~1\, displayromaddress|BBCD|Box08|Mux2~1, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux2~0\, displayromaddress|BBCD|Box08|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box08|Mux2~2\, displayromaddress|BBCD|Box08|Mux2~2, main_processador, 1
instance = comp, \displayromaddress|Hex02|Mux6~4\, displayromaddress|Hex02|Mux6~4, main_processador, 1
instance = comp, \displayromaddress|Hex02|Mux4~7\, displayromaddress|Hex02|Mux4~7, main_processador, 1
instance = comp, \displayromaddress|Hex02|Mux4~13\, displayromaddress|Hex02|Mux4~13, main_processador, 1
instance = comp, \displayromaddress|BBCD|Box14|Mux2~0\, displayromaddress|BBCD|Box14|Mux2~0, main_processador, 1
instance = comp, \displayromaddress|Hex02|Mux1~7\, displayromaddress|Hex02|Mux1~7, main_processador, 1
instance = comp, \displayromaddress|Hex02|Mux1~16\, displayromaddress|Hex02|Mux1~16, main_processador, 1
instance = comp, \mchn|WideOr0\, mchn|WideOr0, main_processador, 1
instance = comp, \mchn|WideOr2\, mchn|WideOr2, main_processador, 1
instance = comp, \stdsp|Mux6~0\, stdsp|Mux6~0, main_processador, 1
instance = comp, \stdsp|Mux5~0\, stdsp|Mux5~0, main_processador, 1
instance = comp, \stdsp|Mux4~0\, stdsp|Mux4~0, main_processador, 1
instance = comp, \stdsp|Mux3~0\, stdsp|Mux3~0, main_processador, 1
instance = comp, \stdsp|Mux1~0\, stdsp|Mux1~0, main_processador, 1
instance = comp, \stdsp|Mux0~0\, stdsp|Mux0~0, main_processador, 1
instance = comp, \LEDG[0]~I\, LEDG[0], main_processador, 1
instance = comp, \LEDG[1]~I\, LEDG[1], main_processador, 1
instance = comp, \Hex0[0]~I\, Hex0[0], main_processador, 1
instance = comp, \Hex0[1]~I\, Hex0[1], main_processador, 1
instance = comp, \Hex0[2]~I\, Hex0[2], main_processador, 1
instance = comp, \Hex0[3]~I\, Hex0[3], main_processador, 1
instance = comp, \Hex0[4]~I\, Hex0[4], main_processador, 1
instance = comp, \Hex0[5]~I\, Hex0[5], main_processador, 1
instance = comp, \Hex0[6]~I\, Hex0[6], main_processador, 1
instance = comp, \Hex1[0]~I\, Hex1[0], main_processador, 1
instance = comp, \Hex1[1]~I\, Hex1[1], main_processador, 1
instance = comp, \Hex1[2]~I\, Hex1[2], main_processador, 1
instance = comp, \Hex1[3]~I\, Hex1[3], main_processador, 1
instance = comp, \Hex1[4]~I\, Hex1[4], main_processador, 1
instance = comp, \Hex1[5]~I\, Hex1[5], main_processador, 1
instance = comp, \Hex1[6]~I\, Hex1[6], main_processador, 1
instance = comp, \Hex2[0]~I\, Hex2[0], main_processador, 1
instance = comp, \Hex2[1]~I\, Hex2[1], main_processador, 1
instance = comp, \Hex2[2]~I\, Hex2[2], main_processador, 1
instance = comp, \Hex2[3]~I\, Hex2[3], main_processador, 1
instance = comp, \Hex2[4]~I\, Hex2[4], main_processador, 1
instance = comp, \Hex2[5]~I\, Hex2[5], main_processador, 1
instance = comp, \Hex2[6]~I\, Hex2[6], main_processador, 1
instance = comp, \Hex3[0]~I\, Hex3[0], main_processador, 1
instance = comp, \Hex3[1]~I\, Hex3[1], main_processador, 1
instance = comp, \Hex3[2]~I\, Hex3[2], main_processador, 1
instance = comp, \Hex3[3]~I\, Hex3[3], main_processador, 1
instance = comp, \Hex3[4]~I\, Hex3[4], main_processador, 1
instance = comp, \Hex3[5]~I\, Hex3[5], main_processador, 1
instance = comp, \Hex3[6]~I\, Hex3[6], main_processador, 1
instance = comp, \Hex4[0]~I\, Hex4[0], main_processador, 1
instance = comp, \Hex4[1]~I\, Hex4[1], main_processador, 1
instance = comp, \Hex4[2]~I\, Hex4[2], main_processador, 1
instance = comp, \Hex4[3]~I\, Hex4[3], main_processador, 1
instance = comp, \Hex4[4]~I\, Hex4[4], main_processador, 1
instance = comp, \Hex4[5]~I\, Hex4[5], main_processador, 1
instance = comp, \Hex4[6]~I\, Hex4[6], main_processador, 1
instance = comp, \Hex5[0]~I\, Hex5[0], main_processador, 1
instance = comp, \Hex5[1]~I\, Hex5[1], main_processador, 1
instance = comp, \Hex5[2]~I\, Hex5[2], main_processador, 1
instance = comp, \Hex5[3]~I\, Hex5[3], main_processador, 1
instance = comp, \Hex5[4]~I\, Hex5[4], main_processador, 1
instance = comp, \Hex5[5]~I\, Hex5[5], main_processador, 1
instance = comp, \Hex5[6]~I\, Hex5[6], main_processador, 1
instance = comp, \Hex6[0]~I\, Hex6[0], main_processador, 1
instance = comp, \Hex6[1]~I\, Hex6[1], main_processador, 1
instance = comp, \Hex6[2]~I\, Hex6[2], main_processador, 1
instance = comp, \Hex6[3]~I\, Hex6[3], main_processador, 1
instance = comp, \Hex6[4]~I\, Hex6[4], main_processador, 1
instance = comp, \Hex6[5]~I\, Hex6[5], main_processador, 1
instance = comp, \Hex6[6]~I\, Hex6[6], main_processador, 1
instance = comp, \Hex7[0]~I\, Hex7[0], main_processador, 1
instance = comp, \Hex7[1]~I\, Hex7[1], main_processador, 1
instance = comp, \Hex7[2]~I\, Hex7[2], main_processador, 1
instance = comp, \Hex7[3]~I\, Hex7[3], main_processador, 1
instance = comp, \Hex7[4]~I\, Hex7[4], main_processador, 1
instance = comp, \Hex7[5]~I\, Hex7[5], main_processador, 1
instance = comp, \Hex7[6]~I\, Hex7[6], main_processador, 1
