#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 23 14:26:42 2025
# Process ID: 22396
# Current directory: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48204 C:\harman\May_team_project_I2C_SPI\project_i2C_microblaze\project_i2C_microblaze.xpr
# Log file: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/vivado.log
# Journal file: C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user myip 1.0 -dir C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user I2C_Master 1.0 -dir C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:I2C_Master:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:I2C_Master:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:I2C_Master:1.0]
set_property  ip_repo_paths  {C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo/I2C_Master_1.0 C:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_I2C_Master_v1_0 -directory C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/../ip_repo c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Master.sv
add_files -norecurse -copy_to c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src C:/harman/May_team_project_I2C_SPI/project_I2C_SPI/project_I2C_SPI.srcs/sources_1/new/I2C_Master.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
close_project
open_project C:/harman/managed_ip_project/managed_ip_project.xpr
close_project
set_property  ip_repo_paths  {c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0 c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0 C:/harman/May_team_project_I2C_SPI/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0 c:/harman/May_team_project_I2C_SPI/ip_repo} [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.tmp/myip_v1_0_project c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0/component.xml
close_project
open_bd_design {C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/sources_1/bd/May_team_project/May_team_project.bd}
open_bd_design {C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/sources_1/bd/May_team_project/May_team_project.bd}
export_ip_user_files -of_objects  [get_files C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/sources_1/bd/May_team_project/May_team_project.bd] -no_script -reset -force -quiet
remove_files  C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/sources_1/bd/May_team_project/May_team_project.bd
create_bd_design "I2C_Master_Controler"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:I2C_Master:1.0 I2C_Master_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/I2C_Master_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins I2C_Master_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells I2C_Master_0]
ipx::edit_ip_in_project -upgrade true -name I2C_Master_v1_0_project -directory C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.tmp/I2C_Master_v1_0_project c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/harman/May_team_project_I2C_SPI/ip_repo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:I2C_Master:1.0 I2C_Master_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/I2C_Master_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins I2C_Master_0/S00_AXI]
startgroup
create_bd_port -dir IO sda
connect_bd_net [get_bd_pins /I2C_Master_0/sda] [get_bd_ports sda]
endgroup
startgroup
create_bd_port -dir O scl
connect_bd_net [get_bd_pins /I2C_Master_0/scl] [get_bd_ports scl]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property -dict [list CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart}] [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.srcs/sources_1/bd/I2C_Master_Controler/I2C_Master_Controler.bd] -top
add_files -norecurse c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/hdl/I2C_Master_Controler_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/harman/Basys-3-Master.xdc
import_files -fileset constrs_1 C:/harman/Basys-3-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
file mkdir C:/harman/vitis_workspace/Hardware_Platforms
write_hw_platform -fixed -include_bit -force -file C:/harman/vitis_workspace/Hardware_Platforms/I2C_Master_Controler_wrapper.xsa
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.runs/impl_1/I2C_Master_Controler_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
