# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu -Mdir /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile /home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/SimTop.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ram.v /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/vcs/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp"
S   1017385  5253607  1747662808   767470825  1747662808   767470825 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/DandMaxFreq.v"
S     27775  6465684  1750515910   283672696  1750515910   283672696 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/SimTop.v"
S     11959  6302751  1693401055   232044754  1693401055   232044754 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/axi_slave_mem.v"
S      2762  6074870  1743415193   113556781  1743415193   113556781 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/div_gen_0.v"
T      4667  7251342  1750515912   163690767  1750515912   163690767 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.cpp"
T      2930  7251341  1750515912   163690767  1750515912   163690767 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.h"
T      5540  7251356  1750515912   315692223  1750515912   315692223 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop.mk"
T      6491  7251340  1750515912   163690767  1750515912   163690767 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678  7251339  1750515912   163690767  1750515912   163690767 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Dpi.cpp"
T      5912  7251338  1750515912   163690767  1750515912   163690767 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Dpi.h"
T      1024  7251336  1750515912   159690729  1750515912   159690729 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Syms.cpp"
T      1056  7251337  1750515912   159690729  1750515912   159690729 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__Syms.h"
T    124839  7251343  1750515912   167690805  1750515912   167690805 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root.h"
T    324631  7251348  1750515912   199691112  1750515912   199691112 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0.cpp"
T    850518  7251346  1750515912   179690920  1750515912   179690920 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0__Slow.cpp"
T   1420946  7251349  1750515912   235691457  1750515912   235691457 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0.cpp"
T    141505  7251347  1750515912   187690997  1750515912   187690997 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0__Slow.cpp"
T    759174  7251350  1750515912   247691572  1750515912   247691572 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__DepSet_hd5918264__1.cpp"
T       693  7251345  1750515912   167690805  1750515912   167690805 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024root__Slow.cpp"
T       645  7251344  1750515912   167690805  1750515912   167690805 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit.h"
T       513  7251352  1750515912   247691572  1750515912   247691572 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__DepSet_hab1093f9__0__Slow.cpp"
T     45622  7251353  1750515912   251691610  1750515912   251691610 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__DepSet_hd90c3539__0.cpp"
T       693  7251351  1750515912   247691572  1750515912   247691572 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop___024unit__Slow.cpp"
T   1043096  7251354  1750515912   311692185  1750515912   311692185 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__stats.txt"
T      2619  7251357  1750515912   315692223  1750515912   315692223 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__ver.d"
T         0        0  1750515912   315692223  1750515912   315692223 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop__verFiles.dat"
T      1998  7251355  1750515912   311692185  1750515912   311692185 "/home/lin/DandProject/dv/projects/dand_riscv_maxfreq/build/emu-compile/VSimTop_classes.mk"
S  10477424 16515586  1685351908   456204513  1685351908   456204513 "/usr/local/bin/verilator_bin"
S       864  6464414  1750514118   787017816  1750514118   787017816 "src/test/vsrc/common/assert.v"
S     17294  6464415  1750514118   787017816  1750514118   787017816 "src/test/vsrc/common/difftest.v"
S      1396  6464416  1750514118   787017816  1750514118   787017816 "src/test/vsrc/common/ram.v"
S      1731  6464417  1750514118   787017816  1750514118   787017816 "src/test/vsrc/common/ref.v"
