Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 18 15:50:56 2021
| Host         : LAPTOP-H3K1OTCU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Float_Adder_On_Board_control_sets_placed.rpt
| Design       : Float_Adder_On_Board
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+--------------------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+--------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | adder/uc/shift_effettuati           |                                                  |                1 |              2 |
|  clk_IBUF_BUFG | adder/uc/stato_corrente[3]_i_2_n_0  | adder/uc/stato_corrente0                         |                1 |              4 |
|  clk_IBUF_BUFG | adder/uc/shift_effettuati           | adder/uc/shift_effettuati[7]_i_1_n_0             |                2 |              6 |
|  clk_IBUF_BUFG |                                     |                                                  |                4 |              8 |
|  clk_IBUF_BUFG | adder/uc/E[0]                       | adder/uc/SR[0]                                   |                5 |              9 |
|  clk_IBUF_BUFG |                                     | display_7_segment/clk_filter/counter[17]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG | adder/uc/stato_corrente_reg[2]_0[0] | adder/uc/SR[0]                                   |                8 |             24 |
|  clk_IBUF_BUFG | adder/uc/stato_corrente_reg[0]_0[0] | adder/uc/SR[0]                                   |               11 |             25 |
+----------------+-------------------------------------+--------------------------------------------------+------------------+----------------+


