# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall --cc --exe --trace --top-module core_top -Irtl/include rtl/include/riscv_pkg.sv rtl/core/alu.sv rtl/core/core_top.sv rtl/core/decode.sv rtl/core/ex_mem_reg.sv rtl/core/fetch.sv rtl/core/id_ex_reg.sv rtl/core/if_id_reg.sv rtl/core/mem_wb_reg.sv rtl/core/regfile.sv rtl/core/rom_sim.sv dv/tb/sim_main.cpp"
S   7892640    63305  1770302087   504173208  1598506306           0 "/usr/bin/verilator_bin"
T     28151   106976  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top.cpp"
T      5580   106972  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top.h"
T      1787   106979  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top.mk"
T     18688   106973  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top__Slow.cpp"
T       604   106968  1770834388   743969275  1770834388   743969275 "obj_dir/Vcore_top__Syms.cpp"
T       970   106969  1770834388   743969275  1770834388   743969275 "obj_dir/Vcore_top__Syms.h"
T     12856   106971  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top__Trace.cpp"
T     24023   106970  1770834388   743969275  1770834388   743969275 "obj_dir/Vcore_top__Trace__Slow.cpp"
T       542   106980  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top__ver.d"
T         0        0  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top__verFiles.dat"
T      1623   106978  1770834388   748169025  1770834388   748169025 "obj_dir/Vcore_top_classes.mk"
S      1198   106793  1770831492    65460492  1770829207    21616221 "rtl/core/alu.sv"
S      7896    75379  1770834315   526410337  1770834315   526410337 "rtl/core/core_top.sv"
S      3076     9691  1770831370   722028247  1770831370   722028247 "rtl/core/decode.sv"
S       809   106900  1770832707   614078515  1770832707   614078515 "rtl/core/ex_mem_reg.sv"
S       750   105755  1770310936   748627311  1770310936   748627311 "rtl/core/fetch.sv"
S      1585   106872  1770832303   205163921  1770832303   205163921 "rtl/core/id_ex_reg.sv"
S       910     9693  1770826620   735767940  1770826620   735767940 "rtl/core/if_id_reg.sv"
S      1040   106949  1770834383    53322059  1770834383    53322059 "rtl/core/mem_wb_reg.sv"
S      1709   105834  1770833517   328974724  1770833517   328974724 "rtl/core/regfile.sv"
S       766     9698  1770833248   520371811  1770833248   520371811 "rtl/core/rom_sim.sv"
S      1028    75374  1770308454   637948647  1770308454   637948647 "rtl/include/riscv_pkg.sv"
