Fitter report for mips_pipelined
Thu Mar 31 18:18:57 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar 31 18:18:57 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mips_pipelined                                  ;
; Top-level Entity Name              ; mips_pipelined                                  ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5F256C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,525 / 4,608 ( 55 % )                          ;
;     Total combinational functions  ; 1,751 / 4,608 ( 38 % )                          ;
;     Dedicated logic registers      ; 1,239 / 4,608 ( 27 % )                          ;
; Total registers                    ; 1239                                            ;
; Total pins                         ; 109 / 158 ( 69 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 98,304 / 119,808 ( 82 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; AUTO                           ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3168 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3168 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3165    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/sebsikora/altera/projects/mips/pipelined/output_files/mips_pipelined.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,525 / 4,608 ( 55 % )     ;
;     -- Combinational with no register       ; 1286                       ;
;     -- Register only                        ; 774                        ;
;     -- Combinational with a register        ; 465                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1477                       ;
;     -- 3 input functions                    ; 216                        ;
;     -- <=2 input functions                  ; 58                         ;
;     -- Register only                        ; 774                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1751                       ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers*                            ; 1,239 / 5,058 ( 24 % )     ;
;     -- Dedicated logic registers            ; 1,239 / 4,608 ( 27 % )     ;
;     -- I/O registers                        ; 0 / 450 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 199 / 288 ( 69 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 109 / 158 ( 69 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )             ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M4Ks                                        ; 24 / 26 ( 92 % )           ;
; Total block memory bits                     ; 98,304 / 119,808 ( 82 % )  ;
; Total block memory implementation bits      ; 110,592 / 119,808 ( 92 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )             ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global clocks                               ; 2 / 8 ( 25 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 32% / 32% / 32%            ;
; Peak interconnect usage (total/H/V)         ; 48% / 47% / 49%            ;
; Maximum fan-out                             ; 1206                       ;
; Highest non-global fan-out                  ; 196                        ;
; Total fan-out                               ; 11192                      ;
; Average fan-out                             ; 3.09                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2525 / 4608 ( 55 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 1286                 ; 0                              ;
;     -- Register only                        ; 774                  ; 0                              ;
;     -- Combinational with a register        ; 465                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1477                 ; 0                              ;
;     -- 3 input functions                    ; 216                  ; 0                              ;
;     -- <=2 input functions                  ; 58                   ; 0                              ;
;     -- Register only                        ; 774                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1751                 ; 0                              ;
;     -- arithmetic mode                      ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1239                 ; 0                              ;
;     -- Dedicated logic registers            ; 1239 / 4608 ( 27 % ) ; 0 / 4608 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 199 / 288 ( 69 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 109                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )       ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 98304                ; 0                              ;
; Total RAM block bits                        ; 110592               ; 0                              ;
; M4K                                         ; 24 / 26 ( 92 % )     ; 0 / 26 ( 0 % )                 ;
; Clock control block                         ; 2 / 10 ( 20 % )      ; 0 / 10 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 11216                ; 0                              ;
;     -- Registered Connections               ; 3169                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 107                  ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk  ; H2    ; 1        ; 0            ; 6            ; 0           ; 26                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rst  ; K15   ; 3        ; 28           ; 6            ; 0           ; 72                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; data_cache_input[0]   ; A9    ; 2        ; 14           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[10]  ; G10   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[11]  ; C13   ; 2        ; 26           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[12]  ; P13   ; 4        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[13]  ; T10   ; 4        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[14]  ; B14   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[15]  ; F9    ; 2        ; 17           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[16]  ; R11   ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[17]  ; R10   ; 4        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[18]  ; K11   ; 4        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[19]  ; T11   ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[1]   ; B10   ; 2        ; 17           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[20]  ; R9    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[21]  ; T5    ; 4        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[22]  ; K4    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[23]  ; B9    ; 2        ; 14           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[24]  ; F8    ; 2        ; 9            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[25]  ; G6    ; 2        ; 7            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[26]  ; L7    ; 4        ; 9            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[27]  ; N9    ; 4        ; 14           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[28]  ; D4    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[29]  ; L10   ; 4        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[2]   ; E5    ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[30]  ; A4    ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[31]  ; N10   ; 4        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[3]   ; D8    ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[4]   ; L9    ; 4        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[5]   ; A10   ; 2        ; 17           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[6]   ; F3    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[7]   ; H13   ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[8]   ; D14   ; 3        ; 28           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_input[9]   ; D13   ; 3        ; 28           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[0]  ; A5    ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[10] ; E14   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[11] ; C11   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[12] ; K10   ; 4        ; 19           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[13] ; N11   ; 4        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[14] ; A14   ; 2        ; 26           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[15] ; D11   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[16] ; T6    ; 4        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[17] ; P11   ; 4        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[18] ; T8    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[19] ; A8    ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[1]  ; A6    ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[20] ; R7    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[21] ; R8    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[22] ; N8    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[23] ; C6    ; 2        ; 5            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[24] ; A7    ; 2        ; 12           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[25] ; F7    ; 2        ; 9            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[26] ; L8    ; 4        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[27] ; T7    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[28] ; E1    ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[29] ; E2    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[2]  ; D6    ; 2        ; 5            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[30] ; T9    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[31] ; G7    ; 2        ; 7            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[3]  ; B6    ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[4]  ; B7    ; 2        ; 12           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[5]  ; C4    ; 2        ; 5            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[6]  ; C5    ; 2        ; 5            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[7]  ; B5    ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[8]  ; G16   ; 3        ; 28           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_cache_output[9]  ; D10   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; error                 ; T3    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[0]   ; F15   ; 3        ; 28           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[10]  ; H11   ; 3        ; 28           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[11]  ; F10   ; 2        ; 17           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[12]  ; L15   ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[13]  ; J12   ; 3        ; 28           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[14]  ; H12   ; 3        ; 28           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[15]  ; G12   ; 3        ; 28           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[16]  ; M16   ; 3        ; 28           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[17]  ; N16   ; 3        ; 28           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[18]  ; M15   ; 3        ; 28           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[19]  ; L14   ; 3        ; 28           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[1]   ; B13   ; 2        ; 24           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[20]  ; M14   ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[21]  ; P14   ; 3        ; 28           ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[22]  ; P15   ; 3        ; 28           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[23]  ; N12   ; 3        ; 28           ; 1            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[24]  ; N15   ; 3        ; 28           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[25]  ; P16   ; 3        ; 28           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[26]  ; T13   ; 4        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[27]  ; R13   ; 4        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[28]  ; L11   ; 4        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[29]  ; G15   ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[2]   ; P12   ; 4        ; 21           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[30]  ; K16   ; 3        ; 28           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[31]  ; L16   ; 3        ; 28           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[3]   ; G11   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[4]   ; G13   ; 3        ; 28           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[5]   ; E16   ; 3        ; 28           ; 12           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[6]   ; D16   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[7]   ; D15   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[8]   ; J11   ; 3        ; 28           ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ins_cache_output[9]   ; F16   ; 3        ; 28           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[0]  ; C14   ; 3        ; 28           ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[1]  ; T12   ; 4        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[2]  ; R12   ; 4        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[3]  ; A12   ; 2        ; 21           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[4]  ; A13   ; 2        ; 24           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[5]  ; B11   ; 2        ; 24           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[6]  ; A11   ; 2        ; 21           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[7]  ; C12   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[8]  ; L12   ; 4        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; prog_count_output[9]  ; B12   ; 2        ; 21           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 9 / 35 ( 26 % )  ; 3.3V          ; --           ;
; 2        ; 38 / 43 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 33 / 39 ( 85 % ) ; 3.3V          ; --           ;
; 4        ; 32 / 41 ( 78 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 165        ; 2        ; data_cache_input[30]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 163        ; 2        ; data_cache_output[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 155        ; 2        ; data_cache_output[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 149        ; 2        ; data_cache_output[24]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 148        ; 2        ; data_cache_output[19]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 146        ; 2        ; data_cache_input[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 141        ; 2        ; data_cache_input[5]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 136        ; 2        ; prog_count_output[6]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 135        ; 2        ; prog_count_output[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 132        ; 2        ; prog_count_output[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 128        ; 2        ; data_cache_output[14]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 162        ; 2        ; data_cache_output[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 154        ; 2        ; data_cache_output[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 150        ; 2        ; data_cache_output[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 147        ; 2        ; data_cache_input[23]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 140        ; 2        ; data_cache_input[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 133        ; 2        ; prog_count_output[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 134        ; 2        ; prog_count_output[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 131        ; 2        ; ins_cache_output[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 127        ; 2        ; data_cache_input[14]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 161        ; 2        ; data_cache_output[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 160        ; 2        ; data_cache_output[6]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 159        ; 2        ; data_cache_output[23]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 137        ; 2        ; data_cache_output[11]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 130        ; 2        ; prog_count_output[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 129        ; 2        ; data_cache_input[11]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 3        ; prog_count_output[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 9          ; 1        ; data_cache_input[28]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D5       ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 158        ; 2        ; data_cache_output[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 153        ; 2        ; data_cache_input[3]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 145        ; 2        ; data_cache_output[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 144        ; 2        ; data_cache_output[15]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 124        ; 3        ; data_cache_input[9]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D14      ; 126        ; 3        ; data_cache_input[8]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D15      ; 120        ; 3        ; ins_cache_output[7]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 121        ; 3        ; ins_cache_output[6]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 11         ; 1        ; data_cache_output[28]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 12         ; 1        ; data_cache_output[29]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 5          ; 1        ; data_cache_input[2]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ; 125        ; 3        ; data_cache_output[10]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E16      ; 122        ; 3        ; ins_cache_output[5]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; data_cache_input[6]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 151        ; 2        ; data_cache_output[25]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 152        ; 2        ; data_cache_input[24]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 143        ; 2        ; data_cache_input[15]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 142        ; 2        ; ins_cache_output[11]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F15      ; 113        ; 3        ; ins_cache_output[0]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 114        ; 3        ; ins_cache_output[9]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 156        ; 2        ; data_cache_input[25]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G7       ; 157        ; 2        ; data_cache_output[31]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 138        ; 2        ; data_cache_input[10]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 139        ; 2        ; ins_cache_output[3]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 117        ; 3        ; ins_cache_output[15]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G13      ; 118        ; 3        ; ins_cache_output[4]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 112        ; 3        ; ins_cache_output[29]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 111        ; 3        ; data_cache_output[8]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 116        ; 3        ; ins_cache_output[10]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H12      ; 109        ; 3        ; ins_cache_output[14]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H13      ; 119        ; 3        ; data_cache_input[7]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H16      ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 115        ; 3        ; ins_cache_output[8]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 110        ; 3        ; ins_cache_output[13]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J16      ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 27         ; 1        ; data_cache_input[22]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 71         ; 4        ; data_cache_output[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 70         ; 4        ; data_cache_input[18]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K12      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 104        ; 3        ; rst                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 103        ; 3        ; ins_cache_output[30]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 30         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 31         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 37         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 55         ; 4        ; data_cache_input[26]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 56         ; 4        ; data_cache_output[26]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 66         ; 4        ; data_cache_input[4]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 67         ; 4        ; data_cache_input[29]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 83         ; 4        ; ins_cache_output[28]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 77         ; 4        ; prog_count_output[8]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L13      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 96         ; 3        ; ins_cache_output[19]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 97         ; 3        ; ins_cache_output[12]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 98         ; 3        ; ins_cache_output[31]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 29         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 34         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 95         ; 3        ; ins_cache_output[20]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 93         ; 3        ; ins_cache_output[18]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 94         ; 3        ; ins_cache_output[16]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 35         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 36         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 4        ; data_cache_output[22]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 61         ; 4        ; data_cache_input[27]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 62         ; 4        ; data_cache_input[31]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 72         ; 4        ; data_cache_output[13]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 84         ; 3        ; ins_cache_output[23]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N13      ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 91         ; 3        ; ins_cache_output[24]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 92         ; 3        ; ins_cache_output[17]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 38         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 39         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 65         ; 4        ; data_cache_output[17]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ; 73         ; 4        ; ins_cache_output[2]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 74         ; 4        ; data_cache_input[12]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 88         ; 3        ; ins_cache_output[21]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 89         ; 3        ; ins_cache_output[22]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 90         ; 3        ; ins_cache_output[25]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ; 54         ; 4        ; data_cache_output[20]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 58         ; 4        ; data_cache_output[21]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 60         ; 4        ; data_cache_input[20]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 68         ; 4        ; data_cache_input[17]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 64         ; 4        ; data_cache_input[16]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 76         ; 4        ; prog_count_output[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 79         ; 4        ; ins_cache_output[27]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 44         ; 4        ; error                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T4       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 49         ; 4        ; data_cache_input[21]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 51         ; 4        ; data_cache_output[16]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 53         ; 4        ; data_cache_output[27]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 57         ; 4        ; data_cache_output[18]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 59         ; 4        ; data_cache_output[30]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 69         ; 4        ; data_cache_input[13]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 63         ; 4        ; data_cache_input[19]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 75         ; 4        ; prog_count_output[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 78         ; 4        ; ins_cache_output[26]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips_pipelined                                               ; 2525 (0)    ; 1239 (0)                  ; 0 (0)         ; 98304       ; 24   ; 0            ; 0       ; 0         ; 109  ; 0            ; 1286 (0)     ; 774 (0)           ; 465 (1)          ; |mips_pipelined                                                                                                                                            ; work         ;
;    |control_EX_MEM_buffer:EX_MEM_control_buffer|              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer                                                                                                ; work         ;
;       |register_8:mem_cont_reg_8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:mem_cont_reg_8                                                                      ; work         ;
;       |register_8:wb_cont_reg_8|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:wb_cont_reg_8                                                                       ; work         ;
;    |control_ID_EX_buffer:ID_EX_control_buffer|                ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer                                                                                                  ; work         ;
;       |control_ID_EX_buffer_bubmux:input_bubble_multiplexor|  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|control_ID_EX_buffer_bubmux:input_bubble_multiplexor                                             ; work         ;
;       |register_8:alu_cont_reg_8|                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8                                                                        ; work         ;
;       |register_8:mem_cont_reg_8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:mem_cont_reg_8                                                                        ; work         ;
;       |register_8:wb_cont_reg_8|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:wb_cont_reg_8                                                                         ; work         ;
;    |control_MEM_WB_buffer:MEM_WB_control_buffer|              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |mips_pipelined|control_MEM_WB_buffer:MEM_WB_control_buffer                                                                                                ; work         ;
;       |register_8:wb_cont_reg_8|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |mips_pipelined|control_MEM_WB_buffer:MEM_WB_control_buffer|register_8:wb_cont_reg_8                                                                       ; work         ;
;    |dat_cache:MEM_data_cache|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|dat_cache:MEM_data_cache                                                                                                                   ; work         ;
;       |dat_cache_m4k_ram_block:block_1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_lif1:auto_generated|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated                    ; work         ;
;    |ins_cache:IF_instruction_cache|                           ; 34 (1)      ; 33 (0)                    ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (0)           ; |mips_pipelined|ins_cache:IF_instruction_cache                                                                                                             ; work         ;
;       |ins_cache_m4k_ram_block:block_1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component                                             ; work         ;
;             |altsyncram_93k1:auto_generated|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated              ; work         ;
;       |mux_2_to_1_by_32:stall_mux|                            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |mips_pipelined|ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux                                                                                  ; work         ;
;       |register_1:delay_stall_reg|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|ins_cache:IF_instruction_cache|register_1:delay_stall_reg                                                                                  ; work         ;
;       |register_32:stall_reg|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |mips_pipelined|ins_cache:IF_instruction_cache|register_32:stall_reg                                                                                       ; work         ;
;    |mips_32_bit_alu:EX_alu|                                   ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 0 (0)             ; 7 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu                                                                                                                     ; work         ;
;       |and_block:and_unit|                                    ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 1 (1)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|and_block:and_unit                                                                                                  ; work         ;
;       |or_block:or_unit|                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 2 (2)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|or_block:or_unit                                                                                                    ; work         ;
;       |signed_32bit_add_subtract:addsub_unit|                 ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 4 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit                                                                               ; work         ;
;          |s32addsub_full_adder:addder|                        ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 4 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder                                                   ; work         ;
;             |s32addsub_onebit_full_adder:bit_0|               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0                 ; work         ;
;                |XOR_gate:xor_1|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_1  ; work         ;
;             |s32addsub_onebit_full_adder:bit_10|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_11|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_12|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_13|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_14|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_15|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_16|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_17|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_18|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_19|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_1|               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_20|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_21|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_22|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_23|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_24|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_25|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_26|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_27|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27                ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1   ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_28|              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28                ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_29|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29                ; work         ;
;                |XOR_gate:xor_2|                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_2|               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2                 ; work         ;
;                |XOR_gate:xor_2|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_30|              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30                ; work         ;
;                |XOR_gate:xor_2|                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_31|              ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31                ; work         ;
;                |XOR_gate:xor_2|                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_2 ; work         ;
;             |s32addsub_onebit_full_adder:bit_3|               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_4|               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_5|               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5                 ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_6|               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_7|               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_8|               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8                 ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2  ; work         ;
;             |s32addsub_onebit_full_adder:bit_9|               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9                 ; work         ;
;                |OR_gate:or_1|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1    ; work         ;
;                |XOR_gate:xor_2|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2  ; work         ;
;    |mux_2_to_1_by_32:EX_alu_source_mux|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |mips_pipelined|mux_2_to_1_by_32:EX_alu_source_mux                                                                                                         ; work         ;
;    |mux_2_to_1_by_32:regblk_data_in_mux|                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 25 (25)          ; |mips_pipelined|mux_2_to_1_by_32:regblk_data_in_mux                                                                                                        ; work         ;
;    |pipelined_control_box:control_box|                        ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 21 (21)          ; |mips_pipelined|pipelined_control_box:control_box                                                                                                          ; work         ;
;    |regfile_32_by_32:ID_register_file|                        ; 1016 (24)   ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 736 (0)           ; 256 (7)          ; |mips_pipelined|regfile_32_by_32:ID_register_file                                                                                                          ; work         ;
;       |register_32:register_10|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_10                                                                                  ; work         ;
;       |register_32:register_11|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_11                                                                                  ; work         ;
;       |register_32:register_12|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_12                                                                                  ; work         ;
;       |register_32:register_13|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_13                                                                                  ; work         ;
;       |register_32:register_14|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_14                                                                                  ; work         ;
;       |register_32:register_15|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_15                                                                                  ; work         ;
;       |register_32:register_16|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_16                                                                                  ; work         ;
;       |register_32:register_17|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_17                                                                                  ; work         ;
;       |register_32:register_18|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_18                                                                                  ; work         ;
;       |register_32:register_19|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_19                                                                                  ; work         ;
;       |register_32:register_1|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_1                                                                                   ; work         ;
;       |register_32:register_20|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_20                                                                                  ; work         ;
;       |register_32:register_21|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_21                                                                                  ; work         ;
;       |register_32:register_22|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_22                                                                                  ; work         ;
;       |register_32:register_23|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_23                                                                                  ; work         ;
;       |register_32:register_24|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 6 (6)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_24                                                                                  ; work         ;
;       |register_32:register_25|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_25                                                                                  ; work         ;
;       |register_32:register_26|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_26                                                                                  ; work         ;
;       |register_32:register_27|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_27                                                                                  ; work         ;
;       |register_32:register_28|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_28                                                                                  ; work         ;
;       |register_32:register_29|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 12 (12)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_29                                                                                  ; work         ;
;       |register_32:register_2|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 21 (21)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_2                                                                                   ; work         ;
;       |register_32:register_30|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_30                                                                                  ; work         ;
;       |register_32:register_31|                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_31                                                                                  ; work         ;
;       |register_32:register_3|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 8 (8)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_3                                                                                   ; work         ;
;       |register_32:register_4|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_4                                                                                   ; work         ;
;       |register_32:register_5|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 6 (6)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_5                                                                                   ; work         ;
;       |register_32:register_6|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_6                                                                                   ; work         ;
;       |register_32:register_7|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_7                                                                                   ; work         ;
;       |register_32:register_8|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_8                                                                                   ; work         ;
;       |register_32:register_9|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_9                                                                                   ; work         ;
;    |register_32:IF_program_counter|                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |mips_pipelined|register_32:IF_program_counter                                                                                                             ; work         ;
;    |register_EX_MEM_buffer:EX_MEM_buffer|                     ; 74 (0)      ; 69 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 26 (0)            ; 44 (0)           ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer                                                                                                       ; work         ;
;       |comparator_5_2:comparator_5_2_1|                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_1                                                                       ; work         ;
;       |comparator_5_2:comparator_5_2_2|                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_2                                                                       ; work         ;
;       |register_32:alu_result|                                ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 31 (31)          ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result                                                                                ; work         ;
;       |register_32:reg_read_data_2|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 7 (7)            ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_32:reg_read_data_2                                                                           ; work         ;
;       |register_8:zero_flag_and_reg_write_dest|               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest                                                               ; work         ;
;    |register_ID_EX_buffer:ID_EX_buffer|                       ; 1396 (0)    ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1061 (0)     ; 1 (0)             ; 334 (0)          ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer                                                                                                         ; work         ;
;       |comparator_5_2:write_dest_11_comparator|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_11_comparator                                                                 ; work         ;
;       |comparator_5_2:write_dest_12_comparator|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_12_comparator                                                                 ; work         ;
;       |comparator_5_2:write_dest_21_comparator|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_21_comparator                                                                 ; work         ;
;       |register_32:register_read_data_1|                      ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 34 (34)          ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1                                                                        ; work         ;
;       |register_32:register_read_data_2|                      ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 33 (33)          ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2                                                                        ; work         ;
;       |register_32:sign_extended_address_offset|              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset                                                                ; work         ;
;       |register_5:register_write_destination_1|               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1                                                                 ; work         ;
;       |register_5:register_write_destination_2|               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2                                                                 ; work         ;
;       |register_ID_EX_buffer_bubmux:input_bubble_multiplexor| ; 1365 (1365) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1044 (1044)  ; 0 (0)             ; 321 (321)        ; |mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor                                                   ; work         ;
;    |register_IF_ID_buffer:IF_ID_buffer|                       ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_IF_ID_buffer:IF_ID_buffer                                                                                                         ; work         ;
;       |register_IF_ID_buffer_bubmux:input_bubble_multiplexor| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor                                                   ; work         ;
;    |register_MEM_WB_buffer:MEM_WB_buffer|                     ; 53 (0)      ; 37 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 10 (0)            ; 27 (0)           ; |mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer                                                                                                       ; work         ;
;       |comparator_5_2:comparator_5_2_1|                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1                                                                       ; work         ;
;       |register_32:alu_result|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 22 (22)          ; |mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|register_32:alu_result                                                                                ; work         ;
;       |register_5:register_write_destination|                 ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination                                                                 ; work         ;
;    |s32addsub_full_adder:IF_program_counter_incrementer|      ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 9 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer                                                                                        ; work         ;
;       |s32addsub_onebit_full_adder:bit_1|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_2|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_3|                     ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3                                                      ; work         ;
;          |AND_gate:and_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2                                       ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_4|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_5|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_6|                     ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6                                                      ; work         ;
;          |AND_gate:and_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2                                       ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_7|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_8|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2                                       ; work         ;
;       |s32addsub_onebit_full_adder:bit_9|                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9                                                      ; work         ;
;          |XOR_gate:xor_2|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2                                       ; work         ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+
; prog_count_output[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; prog_count_output[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[4]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[5]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[6]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[7]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[8]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[9]   ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[10]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[11]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[12]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[13]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[14]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[15]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[16]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[17]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[18]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[19]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[20]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[21]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[22]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[23]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[24]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[25]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[26]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[27]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[28]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[29]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[30]  ; Output   ; --            ; --            ; --                    ; --  ;
; ins_cache_output[31]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[4]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[5]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[6]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[7]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[8]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[9]   ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[10]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[11]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[12]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[13]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[14]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[15]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[16]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[17]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[18]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[19]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[20]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[21]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[22]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[23]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[24]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[25]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[26]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[27]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[28]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[29]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[30]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_input[31]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[10] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[11] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[12] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[13] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[14] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[15] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[16] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[17] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[18] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[19] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[20] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[21] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[22] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[23] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[24] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[25] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[26] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[27] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[28] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[29] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[30] ; Output   ; --            ; --            ; --                    ; --  ;
; data_cache_output[31] ; Output   ; --            ; --            ; --                    ; --  ;
; error                 ; Output   ; --            ; --            ; --                    ; --  ;
; rst                   ; Input    ; (0) 171 ps    ; (1) 658 ps    ; --                    ; --  ;
; clk                   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rst                                                                                                                           ;                   ;         ;
;      - register_32:IF_program_counter|data_out[1]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[2]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[3]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[4]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[5]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[6]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[7]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[8]                                                                             ; 1                 ; 1       ;
;      - register_32:IF_program_counter|data_out[9]                                                                             ; 1                 ; 1       ;
;      - pipelined_control_box:control_box|Equal0~0                                                                             ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|Equal0~2                                                                             ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|Equal1~0                                                                             ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[24]~0    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[22]~1    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[21]~2    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[23]~3    ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~9                                                                          ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~12                                                                         ; 0                 ; 0       ;
;      - register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_1|Equal2~0                                          ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[25]~4    ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~17                                                                         ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_11_comparator|Equal1~8                                    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[19]~5    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[17]~6    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[16]~7    ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[18]~8    ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~23                                                                         ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~26                                                                         ; 0                 ; 0       ;
;      - register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_2|Equal2~0                                          ; 0                 ; 0       ;
;      - register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[20]~9    ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~31                                                                         ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_12_comparator|Equal1~8                                    ; 0                 ; 0       ;
;      - register_32:IF_program_counter|data_out[0]~0                                                                           ; 1                 ; 1       ;
;      - ins_cache:IF_instruction_cache|stall_line                                                                              ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_1_out[3]~0     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_1_out[1]~1     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_1_out[0]~2     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_1_out[2]~3     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_1_out[4]~4     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_2_out[3]~0     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_2_out[1]~1     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_2_out[0]~2     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_2_out[2]~3     ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|reg_write_dest_2_out[4]~4     ; 1                 ; 1       ;
;      - pipelined_control_box:control_box|ins_cache_stall                                                                      ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~0                                      ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~1                                      ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~2                                      ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~3                                      ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~4                                      ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~0                                     ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~1                                     ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~2                                     ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~3                                     ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~4                                     ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[0]~0   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[1]~1   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[2]~2   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[3]~3   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[4]~4   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[5]~5   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[6]~6   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[7]~7   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[8]~8   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[9]~9   ; 1                 ; 1       ;
;      - register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor|sign_ext_addr_oset_out[10]~10 ; 1                 ; 1       ;
;      - pipelined_control_box:control_box|process_0~37                                                                         ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~38                                                                         ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~39                                                                         ; 0                 ; 0       ;
;      - pipelined_control_box:control_box|process_0~40                                                                         ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_11_comparator|Equal1~9                                    ; 0                 ; 0       ;
;      - register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_12_comparator|Equal1~9                                    ; 0                 ; 0       ;
; clk                                                                                                                           ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                                                               ; PIN_H2             ; 1206    ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                               ; PIN_H2             ; 26      ; Clock        ; no     ; --                   ; --               ; --                        ;
; control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:mem_cont_reg_8|data_out[3] ; LCFF_X21_Y10_N15   ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8|data_out[3]   ; LCFF_X21_Y10_N27   ; 33      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ins_cache:IF_instruction_cache|stall_line                                         ; LCCOMB_X27_Y6_N4   ; 32      ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pipelined_control_box:control_box|pc_stall~0                                      ; LCCOMB_X21_Y10_N26 ; 66      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_1                             ; LCCOMB_X19_Y7_N8   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_10                            ; LCCOMB_X17_Y13_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_11                            ; LCCOMB_X17_Y13_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_12                            ; LCCOMB_X18_Y13_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_13                            ; LCCOMB_X17_Y13_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_14                            ; LCCOMB_X17_Y13_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_15                            ; LCCOMB_X17_Y13_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_16                            ; LCCOMB_X25_Y13_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_17                            ; LCCOMB_X25_Y13_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_18                            ; LCCOMB_X25_Y13_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_19                            ; LCCOMB_X25_Y13_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_2                             ; LCCOMB_X15_Y9_N24  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_20                            ; LCCOMB_X25_Y7_N14  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_21                            ; LCCOMB_X25_Y7_N0   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_22                            ; LCCOMB_X18_Y13_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_23                            ; LCCOMB_X18_Y13_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_24                            ; LCCOMB_X25_Y7_N10  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_25                            ; LCCOMB_X25_Y7_N8   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_26                            ; LCCOMB_X19_Y13_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_27                            ; LCCOMB_X19_Y13_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_28                            ; LCCOMB_X25_Y7_N26  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_29                            ; LCCOMB_X25_Y7_N12  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_3                             ; LCCOMB_X15_Y9_N18  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_30                            ; LCCOMB_X19_Y13_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_31                            ; LCCOMB_X19_Y13_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_4                             ; LCCOMB_X17_Y13_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_5                             ; LCCOMB_X17_Y13_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_6                             ; LCCOMB_X18_Y13_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_7                             ; LCCOMB_X18_Y13_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_8                             ; LCCOMB_X17_Y13_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile_32_by_32:ID_register_file|write_select_line_9                             ; LCCOMB_X17_Y13_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[15]~32       ; LCCOMB_X20_Y1_N14  ; 32      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; rst                                                                               ; PIN_K15            ; 72      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                  ;
+-------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                      ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; clk                                       ; PIN_H2           ; 1206    ; Global Clock         ; GCLK2            ; --                        ;
; ins_cache:IF_instruction_cache|stall_line ; LCCOMB_X27_Y6_N4 ; 32      ; Global Clock         ; GCLK5            ; --                        ;
+-------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[17]~6                               ; 196     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[19]~5                               ; 196     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[22]~1                               ; 196     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[24]~0                               ; 196     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[18]~8                               ; 194     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[16]~7                               ; 194     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[23]~3                               ; 194     ;
; register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor|instruction_word_out[21]~2                               ; 194     ;
; control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8|data_out[1]                                                                   ; 97      ;
; rst                                                                                                                                               ; 72      ;
; pipelined_control_box:control_box|pc_stall~0                                                                                                      ; 66      ;
; control_MEM_WB_buffer:MEM_WB_control_buffer|register_8:wb_cont_reg_8|data_out[0]                                                                  ; 63      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[15]                                                          ; 51      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~1                                                                ; 50      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~0                                                                ; 50      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~1                                                                 ; 50      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~0                                                                 ; 50      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~3                                                                ; 48      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~2                                                                ; 48      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~3                                                                 ; 48      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~2                                                                 ; 48      ;
; control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8|data_out[3]                                                                   ; 33      ;
; control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8|data_out[2]                                                                   ; 33      ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[0]                                                            ; 33      ;
; ~GND                                                                                                                                              ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_14                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_13                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_12                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_15                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_3                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_1                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_2                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_6                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_5                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_4                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_7                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_10                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_9                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_11                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_8                                                                                             ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_30                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_18                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_26                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_22                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_29                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_17                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_21                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_25                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_28                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_16                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_20                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_24                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_31                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_19                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_27                                                                                            ; 32      ;
; regfile_32_by_32:ID_register_file|write_select_line_23                                                                                            ; 32      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[15]~32                                                                       ; 32      ;
; ins_cache:IF_instruction_cache|stall_line                                                                                                         ; 32      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[31]~31                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[30]~30                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[29]~29                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[28]~28                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[27]~27                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[26]~26                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[25]~25                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[24]~24                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[23]~23                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[22]~22                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[21]~21                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[20]~20                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[19]~19                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[18]~18                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[17]~17                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[16]~16                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[15]~15                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[14]~14                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[13]~13                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[12]~12                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[11]~11                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[10]~10                                                                                                 ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[9]~9                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[8]~8                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[7]~7                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[6]~6                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[5]~5                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[4]~4                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[3]~3                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[2]~2                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[1]~1                                                                                                   ; 31      ;
; mux_2_to_1_by_32:regblk_data_in_mux|output[0]~0                                                                                                   ; 31      ;
; clk                                                                                                                                               ; 25      ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[1]                                                            ; 18      ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[2]                                                            ; 18      ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[3]                                                            ; 18      ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[4]                                                            ; 18      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[10]                                                                          ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[9]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[8]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[7]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[6]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[5]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[4]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[3]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[2]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[1]                                                                           ; 17      ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result|data_out[0]                                                                           ; 17      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~6                                                                ; 16      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~5                                                                ; 16      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~6                                                                 ; 16      ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]~5                                                                 ; 16      ;
; control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:mem_cont_reg_8|data_out[3]                                                                 ; 16      ;
; register_32:IF_program_counter|data_out[0]                                                                                                        ; 14      ;
; register_32:IF_program_counter|data_out[4]                                                                                                        ; 13      ;
; register_32:IF_program_counter|data_out[1]                                                                                                        ; 13      ;
; register_32:IF_program_counter|data_out[7]                                                                                                        ; 12      ;
; register_32:IF_program_counter|data_out[5]                                                                                                        ; 12      ;
; register_32:IF_program_counter|data_out[2]                                                                                                        ; 12      ;
; register_32:IF_program_counter|data_out[8]                                                                                                        ; 11      ;
; register_32:IF_program_counter|data_out[6]                                                                                                        ; 11      ;
; register_32:IF_program_counter|data_out[3]                                                                                                        ; 11      ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[18]                                                                              ; 10      ;
; register_32:IF_program_counter|data_out[9]                                                                                                        ; 10      ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[23]                                                                              ; 9       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[20]                                                                              ; 8       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[16]                                                                              ; 8       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[25]                                                                              ; 7       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[21]                                                                              ; 7       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[17]                                                                              ; 7       ;
; pipelined_control_box:control_box|process_0~35                                                                                                    ; 6       ;
; pipelined_control_box:control_box|process_0~21                                                                                                    ; 6       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[22]                                                                              ; 6       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[19]                                                                              ; 6       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[28]                                                                                                ; 5       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[27]                                                                                              ; 5       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[0]                                                                   ; 5       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[24]                                                                              ; 5       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1|output~0 ; 4       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[28]                                                                                              ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[4]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[2]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[1]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0]                                                           ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[0]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[31]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[30]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[29]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[28]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[27]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[26]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[25]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[24]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[23]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[22]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[21]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[20]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[19]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[18]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[17]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[16]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[15]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[14]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[13]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[12]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[11]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[10]                                                                  ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[9]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[8]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[7]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[6]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[5]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[4]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[3]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[2]                                                                   ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2|data_out[1]                                                                   ; 4       ;
; s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2|output                                       ; 4       ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[4]                                                          ; 4       ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[3]                                                          ; 4       ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[2]                                                          ; 4       ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[1]                                                          ; 4       ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[0]                                                          ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[2]                                                            ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[0]                                                            ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[1]                                                            ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[3]                                                            ; 4       ;
; pipelined_control_box:control_box|Equal1~0                                                                                                        ; 4       ;
; pipelined_control_box:control_box|Equal0~2                                                                                                        ; 4       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[31]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[30]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[29]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[29]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[29]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[28]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[27]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[26]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[26]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[26]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[24]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[24]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[23]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[23]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[23]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[22]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[21]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[21]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[20]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[20]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[20]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[19]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[18]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[18]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[17]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[17]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[17]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[16]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[15]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[15]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[14]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[14]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[14]                                                          ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[14]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[13]                                                          ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[13]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[12]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[12]                                                          ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[12]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1|output~0 ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[11]                                                                                                ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[11]                                                                                              ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[11]                                                          ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[11]                                                                  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[10]                                                          ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[10]                                                                  ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[9]                                                                                               ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[9]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[9]                                                                   ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1|output~0  ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[8]                                                                                                 ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[8]                                                                                               ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[8]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[8]                                                                   ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[7]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[7]                                                                   ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[6]                                                                                               ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[6]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[6]                                                                   ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1|output~0  ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[5]                                                                                                 ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[5]                                                                                               ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[5]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[5]                                                                   ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[4]                                                           ; 3       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[3]                                                                                               ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[3]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[3]                                                                   ; 3       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1|output~0  ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[2]                                                           ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[1]                                                           ; 3       ;
; s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2|output                                       ; 3       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~0                                                                     ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[2]                                                            ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[0]                                                            ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[1]                                                            ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[3]                                                            ; 3       ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[4]                                                            ; 3       ;
; pipelined_control_box:control_box|Equal0~1                                                                                                        ; 3       ;
; ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[29]                                                                              ; 3       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[30]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[30]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[27]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1|output~0 ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[25]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[25]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[24]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1|output~0 ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[22]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[22]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[21]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1|output~0 ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[19]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[19]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[18]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1|output~0 ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[16]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[16]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[15]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1|output~0 ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[13]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[13]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[12]                                                                                                ; 2       ;
; register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1|data_out[25]~4                                                                ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~15                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~14                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~13                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~12                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~11                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~10                                                                    ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~9                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~8                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~7                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~6                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~5                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~4                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~3                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~2                                                                     ; 2       ;
; register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1|Equal1~1                                                                     ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1|output~0  ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[10]                                                                                                ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[10]                                                                                              ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[9]                                                                                                 ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1|output~0  ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[7]                                                                                                 ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[7]                                                                                               ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[6]                                                                                                 ; 2       ;
; mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1|output~0  ; 2       ;
; mux_2_to_1_by_32:EX_alu_source_mux|output[4]~3                                                                                                    ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[3]                                                                                                 ; 2       ;
; mux_2_to_1_by_32:EX_alu_source_mux|output[2]~1                                                                                                    ; 2       ;
; mips_32_bit_alu:EX_alu|or_block:or_unit|output[2]                                                                                                 ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[2]                                                                                               ; 2       ;
; mux_2_to_1_by_32:EX_alu_source_mux|output[1]~0                                                                                                    ; 2       ;
; mips_32_bit_alu:EX_alu|and_block:and_unit|output[0]                                                                                               ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[31]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[31]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[30]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[30]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[29]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[29]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[28]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[28]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[27]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[27]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[26]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[26]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[25]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[25]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[24]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[24]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[23]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[23]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[22]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[22]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[21]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[21]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[20]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[20]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[19]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[19]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[18]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[18]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[17]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[17]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[16]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[16]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[15]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[15]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[14]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[14]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[13]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[13]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[12]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[12]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_25|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_31|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_19|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_27|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_23|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_28|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_16|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_20|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_24|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[11]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[11]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_14|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_13|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_12|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_15|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_3|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_1|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_2|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_6|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_5|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_4|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_7|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_10|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_9|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_11|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_8|data_out[10]                                                                             ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_30|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_18|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_26|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_22|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_29|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_17|data_out[10]                                                                            ; 2       ;
; regfile_32_by_32:ID_register_file|register_32:register_21|data_out[10]                                                                            ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                     ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                                              ; Location                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM       ; M4K  ; Single Port ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 16   ; dat_cache_mif.mif                                                ; M4K_X11_Y13, M4K_X11_Y12, M4K_X11_Y9, M4K_X11_Y11, M4K_X23_Y9, M4K_X23_Y12, M4K_X23_Y2, M4K_X23_Y13, M4K_X11_Y2, M4K_X11_Y5, M4K_X11_Y4, M4K_X11_Y6, M4K_X11_Y10, M4K_X11_Y3, M4K_X11_Y8, M4K_X11_Y7 ; Don't care           ; Don't care      ; Don't care      ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 8    ; /home/sebsikora/altera/projects/mips/pipelined/ins_cache_mif.mif ; M4K_X23_Y7, M4K_X23_Y11, M4K_X23_Y10, M4K_X23_Y8, M4K_X23_Y3, M4K_X23_Y4, M4K_X23_Y5, M4K_X23_Y6                                                                                                     ; Don't care           ; Don't care      ; Don't care      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,940 / 15,666 ( 32 % ) ;
; C16 interconnects           ; 61 / 812 ( 8 % )        ;
; C4 interconnects            ; 3,563 / 11,424 ( 31 % ) ;
; Direct links                ; 286 / 15,666 ( 2 % )    ;
; Global clocks               ; 2 / 8 ( 25 % )          ;
; Local interconnects         ; 1,210 / 4,608 ( 26 % )  ;
; R24 interconnects           ; 83 / 652 ( 13 % )       ;
; R4 interconnects            ; 4,341 / 13,328 ( 33 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.69) ; Number of LABs  (Total = 199) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 9                             ;
; 5                                           ; 5                             ;
; 6                                           ; 4                             ;
; 7                                           ; 7                             ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 6                             ;
; 11                                          ; 4                             ;
; 12                                          ; 6                             ;
; 13                                          ; 11                            ;
; 14                                          ; 11                            ;
; 15                                          ; 16                            ;
; 16                                          ; 98                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.96) ; Number of LABs  (Total = 199) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 186                           ;
; 1 Clock enable                     ; 36                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 9                             ;
; 2 Clock enables                    ; 141                           ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.51) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 7                             ;
; 8                                            ; 4                             ;
; 9                                            ; 6                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 8                             ;
; 14                                           ; 2                             ;
; 15                                           ; 5                             ;
; 16                                           ; 8                             ;
; 17                                           ; 12                            ;
; 18                                           ; 12                            ;
; 19                                           ; 11                            ;
; 20                                           ; 15                            ;
; 21                                           ; 17                            ;
; 22                                           ; 16                            ;
; 23                                           ; 12                            ;
; 24                                           ; 12                            ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 7                             ;
; 28                                           ; 4                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.65) ; Number of LABs  (Total = 199) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 3                             ;
; 2                                               ; 8                             ;
; 3                                               ; 5                             ;
; 4                                               ; 10                            ;
; 5                                               ; 20                            ;
; 6                                               ; 16                            ;
; 7                                               ; 9                             ;
; 8                                               ; 9                             ;
; 9                                               ; 13                            ;
; 10                                              ; 23                            ;
; 11                                              ; 23                            ;
; 12                                              ; 13                            ;
; 13                                              ; 9                             ;
; 14                                              ; 9                             ;
; 15                                              ; 6                             ;
; 16                                              ; 6                             ;
; 17                                              ; 4                             ;
; 18                                              ; 2                             ;
; 19                                              ; 3                             ;
; 20                                              ; 1                             ;
; 21                                              ; 5                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.57) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 6                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 5                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 5                             ;
; 15                                           ; 3                             ;
; 16                                           ; 9                             ;
; 17                                           ; 1                             ;
; 18                                           ; 5                             ;
; 19                                           ; 4                             ;
; 20                                           ; 7                             ;
; 21                                           ; 7                             ;
; 22                                           ; 5                             ;
; 23                                           ; 7                             ;
; 24                                           ; 8                             ;
; 25                                           ; 5                             ;
; 26                                           ; 11                            ;
; 27                                           ; 8                             ;
; 28                                           ; 12                            ;
; 29                                           ; 18                            ;
; 30                                           ; 13                            ;
; 31                                           ; 27                            ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; clk                  ; 40.4              ;
; clk,rst,I/O     ; clk                  ; 17.7              ;
; clk,rst,I/O     ; clk,I/O              ; 2.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                ; Destination Register                                                                    ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; rst                                                                                                                                                            ; ins_cache:IF_instruction_cache|register_1:delay_stall_reg|data_out                      ; 2.391             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[20]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_1:delay_stall_reg|data_out                                                                                             ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[4]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[0]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[1]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[2]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2|data_out[3]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[16]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[0]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[0]                                                                       ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[0]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[19]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[3]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[3]                                                                       ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[3]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[18]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[2]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[2]                                                                       ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[2]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[17]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[1]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[1]                                                                       ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[1]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1|data_out[4]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest|data_out[4]                                                                       ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination|data_out[4]                                                                         ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[22]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[24]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg9 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg8 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg7 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg6 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg5 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg4 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg3 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg2 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg1 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24~porta_address_reg0 ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
; ins_cache:IF_instruction_cache|register_32:stall_reg|data_out[21]                                                                                              ; register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset|data_out[0] ; 1.770             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP2C5F256C6 for design mips_pipelined
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C8F256C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C3
    Info (169125): Pin ~nCSO~ is reserved at location F4
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 109 pins of 109 total pins
    Info (169086): Pin prog_count_output[0] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[1] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[2] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[3] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[4] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[5] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[6] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[7] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[8] not assigned to an exact location on the device
    Info (169086): Pin prog_count_output[9] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[0] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[1] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[2] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[3] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[4] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[5] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[6] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[7] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[8] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[9] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[10] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[11] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[12] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[13] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[14] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[15] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[16] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[17] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[18] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[19] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[20] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[21] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[22] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[23] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[24] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[25] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[26] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[27] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[28] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[29] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[30] not assigned to an exact location on the device
    Info (169086): Pin ins_cache_output[31] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[0] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[1] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[2] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[3] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[4] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[5] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[6] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[7] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[8] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[9] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[10] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[11] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[12] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[13] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[14] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[15] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[16] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[17] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[18] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[19] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[20] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[21] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[22] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[23] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[24] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[25] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[26] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[27] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[28] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[29] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[30] not assigned to an exact location on the device
    Info (169086): Pin data_cache_input[31] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[0] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[1] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[2] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[3] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[4] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[5] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[6] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[7] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[8] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[9] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[10] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[11] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[12] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[13] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[14] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[15] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[16] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[17] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[18] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[19] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[20] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[21] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[22] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[23] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[24] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[25] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[26] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[27] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[28] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[29] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[30] not assigned to an exact location on the device
    Info (169086): Pin data_cache_output[31] not assigned to an exact location on the device
    Info (169086): Pin error not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_pipelined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 203 nodes
    Warning (332126): Node "control_box|process_0~35|combout"
    Warning (332126): Node "control_box|pc_stall_line~0|datac"
    Warning (332126): Node "control_box|pc_stall_line~0|combout"
    Warning (332126): Node "control_box|ins_cache_stall_line|dataa"
    Warning (332126): Node "control_box|ins_cache_stall_line|combout"
    Warning (332126): Node "IF_instruction_cache|stall_line|datac"
    Warning (332126): Node "IF_instruction_cache|stall_line|combout"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[16]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[16]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[16]~7|datad"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[16]~7|combout"
    Warning (332126): Node "control_box|process_0~22|datad"
    Warning (332126): Node "control_box|process_0~22|combout"
    Warning (332126): Node "control_box|process_0~39|datac"
    Warning (332126): Node "control_box|process_0~39|combout"
    Warning (332126): Node "control_box|process_0~24|datac"
    Warning (332126): Node "control_box|process_0~24|combout"
    Warning (332126): Node "control_box|process_0~35|dataa"
    Warning (332126): Node "control_box|process_0~25|datad"
    Warning (332126): Node "control_box|process_0~25|combout"
    Warning (332126): Node "control_box|process_0~40|datac"
    Warning (332126): Node "control_box|process_0~40|combout"
    Warning (332126): Node "control_box|process_0~27|datac"
    Warning (332126): Node "control_box|process_0~27|combout"
    Warning (332126): Node "control_box|process_0~35|datab"
    Warning (332126): Node "EX_MEM_buffer|comparator_5_2_2|Equal2~0|dataa"
    Warning (332126): Node "EX_MEM_buffer|comparator_5_2_2|Equal2~0|combout"
    Warning (332126): Node "control_box|process_0~28|dataa"
    Warning (332126): Node "control_box|process_0~28|combout"
    Warning (332126): Node "control_box|process_0~30|dataa"
    Warning (332126): Node "control_box|process_0~30|combout"
    Warning (332126): Node "control_box|process_0~34|dataa"
    Warning (332126): Node "control_box|process_0~34|combout"
    Warning (332126): Node "control_box|process_0~35|datac"
    Warning (332126): Node "control_box|process_0~31|dataa"
    Warning (332126): Node "control_box|process_0~31|combout"
    Warning (332126): Node "control_box|process_0~33|dataa"
    Warning (332126): Node "control_box|process_0~33|combout"
    Warning (332126): Node "control_box|process_0~34|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~8|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~8|combout"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~9|datad"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~9|combout"
    Warning (332126): Node "control_box|process_0~35|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[19]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[19]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[19]~5|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[19]~5|combout"
    Warning (332126): Node "control_box|process_0~24|datab"
    Warning (332126): Node "control_box|process_0~27|datab"
    Warning (332126): Node "control_box|process_0~29|datac"
    Warning (332126): Node "control_box|process_0~29|combout"
    Warning (332126): Node "control_box|process_0~30|datab"
    Warning (332126): Node "control_box|process_0~32|datad"
    Warning (332126): Node "control_box|process_0~32|combout"
    Warning (332126): Node "control_box|process_0~33|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~9|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[18]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[18]|combout"
    Warning (332126): Node "control_box|process_0~39|dataa"
    Warning (332126): Node "control_box|process_0~40|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[18]~8|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[18]~8|combout"
    Warning (332126): Node "control_box|process_0~30|datad"
    Warning (332126): Node "control_box|process_0~32|datac"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~8|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[17]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[17]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[17]~6|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[17]~6|combout"
    Warning (332126): Node "control_box|process_0~22|datab"
    Warning (332126): Node "control_box|process_0~25|datab"
    Warning (332126): Node "control_box|process_0~28|datac"
    Warning (332126): Node "control_box|process_0~33|datad"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~9|dataa"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[22]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[22]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[22]~1|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[22]~1|combout"
    Warning (332126): Node "control_box|process_0~8|dataa"
    Warning (332126): Node "control_box|process_0~8|combout"
    Warning (332126): Node "control_box|process_0~37|datac"
    Warning (332126): Node "control_box|process_0~37|combout"
    Warning (332126): Node "control_box|process_0~10|datac"
    Warning (332126): Node "control_box|process_0~10|combout"
    Warning (332126): Node "control_box|process_0~21|dataa"
    Warning (332126): Node "control_box|process_0~21|combout"
    Warning (332126): Node "control_box|pc_stall_line~0|datab"
    Warning (332126): Node "control_box|process_0~36|dataa"
    Warning (332126): Node "control_box|process_0~36|combout"
    Warning (332126): Node "control_box|ins_cache_stall_line|datab"
    Warning (332126): Node "control_box|process_0~11|dataa"
    Warning (332126): Node "control_box|process_0~11|combout"
    Warning (332126): Node "control_box|process_0~38|datac"
    Warning (332126): Node "control_box|process_0~38|combout"
    Warning (332126): Node "control_box|process_0~13|datac"
    Warning (332126): Node "control_box|process_0~13|combout"
    Warning (332126): Node "control_box|process_0~21|datab"
    Warning (332126): Node "control_box|process_0~14|datab"
    Warning (332126): Node "control_box|process_0~14|combout"
    Warning (332126): Node "control_box|process_0~16|dataa"
    Warning (332126): Node "control_box|process_0~16|combout"
    Warning (332126): Node "control_box|process_0~20|dataa"
    Warning (332126): Node "control_box|process_0~20|combout"
    Warning (332126): Node "control_box|process_0~21|datac"
    Warning (332126): Node "control_box|process_0~19|datac"
    Warning (332126): Node "control_box|process_0~19|combout"
    Warning (332126): Node "control_box|process_0~20|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~9|dataa"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~9|combout"
    Warning (332126): Node "control_box|process_0~21|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[24]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[24]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[24]~0|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[24]~0|combout"
    Warning (332126): Node "control_box|process_0~10|dataa"
    Warning (332126): Node "control_box|process_0~13|dataa"
    Warning (332126): Node "control_box|process_0~15|datab"
    Warning (332126): Node "control_box|process_0~15|combout"
    Warning (332126): Node "control_box|process_0~16|datab"
    Warning (332126): Node "control_box|process_0~18|datab"
    Warning (332126): Node "control_box|process_0~18|combout"
    Warning (332126): Node "control_box|process_0~19|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~9|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[21]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[21]|combout"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[21]~2|datad"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[21]~2|combout"
    Warning (332126): Node "control_box|process_0~8|datac"
    Warning (332126): Node "control_box|process_0~11|datac"
    Warning (332126): Node "EX_MEM_buffer|comparator_5_2_1|Equal2~0|dataa"
    Warning (332126): Node "EX_MEM_buffer|comparator_5_2_1|Equal2~0|combout"
    Warning (332126): Node "control_box|process_0~14|dataa"
    Warning (332126): Node "control_box|process_0~17|dataa"
    Warning (332126): Node "control_box|process_0~17|combout"
    Warning (332126): Node "control_box|process_0~19|dataa"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~8|datab"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~8|combout"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~9|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[23]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[23]|combout"
    Warning (332126): Node "control_box|process_0~37|dataa"
    Warning (332126): Node "control_box|process_0~38|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[23]~3|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[23]~3|combout"
    Warning (332126): Node "control_box|process_0~16|datac"
    Warning (332126): Node "control_box|process_0~18|dataa"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~8|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[25]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[25]|combout"
    Warning (332126): Node "control_box|process_0~9|datac"
    Warning (332126): Node "control_box|process_0~9|combout"
    Warning (332126): Node "control_box|process_0~10|datad"
    Warning (332126): Node "control_box|process_0~12|datac"
    Warning (332126): Node "control_box|process_0~12|combout"
    Warning (332126): Node "control_box|process_0~13|datad"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[25]~4|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[25]~4|combout"
    Warning (332126): Node "control_box|process_0~15|dataa"
    Warning (332126): Node "control_box|process_0~20|datac"
    Warning (332126): Node "ID_EX_buffer|write_dest_11_comparator|Equal1~8|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[26]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[26]|combout"
    Warning (332126): Node "control_box|Equal0~1|dataa"
    Warning (332126): Node "control_box|Equal0~1|combout"
    Warning (332126): Node "control_box|Equal1~0|datab"
    Warning (332126): Node "control_box|Equal1~0|combout"
    Warning (332126): Node "control_box|pc_stall_line~0|dataa"
    Warning (332126): Node "control_box|Equal0~2|dataa"
    Warning (332126): Node "control_box|Equal0~2|combout"
    Warning (332126): Node "control_box|ins_cache_stall_line|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[27]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[27]|combout"
    Warning (332126): Node "control_box|Equal0~1|datab"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[31]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[31]|combout"
    Warning (332126): Node "control_box|Equal0~1|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[28]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[28]|combout"
    Warning (332126): Node "control_box|Equal0~0|datab"
    Warning (332126): Node "control_box|Equal0~0|combout"
    Warning (332126): Node "control_box|Equal0~1|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[30]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[30]|combout"
    Warning (332126): Node "control_box|Equal0~0|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[29]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[29]|combout"
    Warning (332126): Node "control_box|Equal1~0|dataa"
    Warning (332126): Node "control_box|Equal0~2|datad"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[20]|datac"
    Warning (332126): Node "IF_instruction_cache|stall_mux|output[20]|combout"
    Warning (332126): Node "control_box|process_0~23|datac"
    Warning (332126): Node "control_box|process_0~23|combout"
    Warning (332126): Node "control_box|process_0~24|datad"
    Warning (332126): Node "control_box|process_0~26|datac"
    Warning (332126): Node "control_box|process_0~26|combout"
    Warning (332126): Node "control_box|process_0~27|datad"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[20]~9|dataa"
    Warning (332126): Node "IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[20]~9|combout"
    Warning (332126): Node "control_box|process_0~29|datad"
    Warning (332126): Node "control_box|process_0~34|datad"
    Warning (332126): Node "ID_EX_buffer|write_dest_12_comparator|Equal1~8|datad"
    Warning (332126): Node "control_box|process_0~36|datab"
Critical Warning (332081): Design contains combinational loop of 203 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: EX_MEM_buffer|comparator_5_2_1|Equal2~0|datac  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: EX_MEM_buffer|comparator_5_2_2|Equal2~0|datac  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: ID_EX_buffer|write_dest_11_comparator|Equal1~8|dataa  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: ID_EX_buffer|write_dest_11_comparator|Equal1~9|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: ID_EX_buffer|write_dest_12_comparator|Equal1~8|dataa  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: ID_EX_buffer|write_dest_12_comparator|Equal1~9|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[16]~7|dataa  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[17]~6|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[18]~8|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[19]~5|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[20]~9|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[21]~2|dataa  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[22]~1|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[23]~3|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[24]~0|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_ID_buffer|input_bubble_multiplexor|instruction_word_out[25]~4|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: IF_instruction_cache|stall_line|dataa  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|Equal0~0|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|Equal0~2|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|Equal1~0|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~12|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~17|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~23|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~26|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~31|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~37|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~38|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~39|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~40|datab  to: IF_instruction_cache|stall_mux|output[20]|combout
    Info (332098): From: control_box|process_0~9|datad  to: IF_instruction_cache|stall_mux|output[20]|combout
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a16
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a17
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a18
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a19
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a20
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a21
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a22
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a23
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a24
        Info (176357): Destination node ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated|ram_block1a25
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node ins_cache:IF_instruction_cache|stall_line 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[26]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[27]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[31]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[28]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[29]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[30]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[16]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[17]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[18]
        Info (176357): Destination node ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux|output[19]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 108 (unused VREF, 3.3V VCCIO, 1 input, 107 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 24% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.38 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 107 output pins without output pin load capacitance assignment
    Info (306007): Pin "prog_count_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "prog_count_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ins_cache_output[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_input[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_cache_output[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "error" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/sebsikora/altera/projects/mips/pipelined/output_files/mips_pipelined.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 762 megabytes
    Info: Processing ended: Thu Mar 31 18:18:58 2016
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/sebsikora/altera/projects/mips/pipelined/output_files/mips_pipelined.fit.smsg.


