# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG3155_PROJECT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG3155-PROJECT/rdrfLatch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rdrfLatch
# -- Compiling architecture rtl of rdrfLatch
# 
vsim -voptargs=+acc work.rdrflatch
# vsim -voptargs=+acc work.rdrflatch 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rdrflatch(rtl)
add wave -position insertpoint  \
sim:/rdrflatch/i_clear \
sim:/rdrflatch/i_set \
sim:/rdrflatch/o_rdrf \
sim:/rdrflatch/o_rdrfBar \
sim:/rdrflatch/int_q
force -freeze sim:/rdrflatch/i_clear 1 0
force -freeze sim:/rdrflatch/i_set 0 0
run
run
run
force -freeze sim:/rdrflatch/i_set 1 0
run
run
force -freeze sim:/rdrflatch/i_clear 0 0
run
run
run
run
