FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Header for code common to all DaVinci machines.
 *
 * Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
 *
 * 2007 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 */

#ifndef __ARCH_ARM_MACH_DAVINCI_COMMON_H
#define __ARCH_ARM_MACH_DAVINCI_COMMON_H

#include <linux/clk.h>
#include <linux/compiler.h>
#include <linux/types.h>
#include <linux/reboot.h>

#include <asm/irq.h>

#define DAVINCI_INTC_START		NR_IRQS
#define DAVINCI_INTC_IRQ(_irqnum)	(DAVINCI_INTC_START + (_irqnum))

struct davinci_gpio_controller;

/*
 * SoC info passed into common davinci modules.
 *
 * Base addresses in this structure should be physical and not virtual.
 * Modules that take such base addresses, should internally ioremap() them to
 * use.
 */
struct davinci_soc_info {
	struct map_desc			*io_desc;
	unsigned long			io_desc_num;
	u32				cpu_id;
	u32				jtag_id;
	u32				jtag_id_reg;
	struct davinci_id		*ids;
	unsigned long			ids_num;
	u32				pinmux_base;
	const struct mux_config		*pinmux_pins;
	unsigned long			pinmux_pins_num;
	int				gpio_type;
	u32				gpio_base;
	unsigned			gpio_num;
	unsigned			gpio_irq;
/* bench 27235.1.0 cd871af30985 */
/* bench 27235.1.1 cac4216819ab */
/* bench 27235.1.2 ed150310605d */
/* bench 27235.1.3 efb0ccfd24ed */
/* bench 27235.1.4 0475801bfc33 */
/* bench 27235.1.5 a9c4ce05f721 */
/* bench 27235.1.6 d4c8726b0506 */
/* bench 27235.1.7 6c2518987ea8 */
/* bench 27235.1.8 f223c8531f68 */
/* bench 27235.1.9 9dc6d794188c */
/* bench 27235.1.10 377847b524a3 */
/* bench 27235.1.11 e55e7e2a694a */
/* bench 27235.1.12 f7fe0fbb24f5 */
	int				gpio_ctlrs_num;
	struct emac_platform_data	*emac_pdata;
	dma_addr_t			sram_dma;
	unsigned			sram_len;
};

extern struct davinci_soc_info davinci_soc_info;

extern void davinci_common_init(const struct davinci_soc_info *soc_info);
extern void davinci_init_ide(void);
void davinci_init_late(void);

#ifdef CONFIG_CPU_FREQ
int davinci_cpufreq_init(void);
#else
static inline int davinci_cpufreq_init(void) { return 0; }
#endif

#ifdef CONFIG_SUSPEND
int davinci_pm_init(void);
#else
static inline int davinci_pm_init(void) { return 0; }
/* bench 17616.5.0 3965fe59edc2 */
/* bench 17616.5.1 31342127f4c8 */
/* bench 17616.5.2 c86f29ecf672 */
/* bench 17616.5.3 87b168b507c9 */
/* bench 17616.5.4 a3d46703da76 */
/* bench 17616.5.5 34e830595b74 */
/* bench 17616.5.6 075fffede824 */
/* bench 17616.5.7 3c84c0699917 */
/* bench 17616.5.8 511850b0cd62 */
/* bench 17616.5.9 d7965e6a317c */
/* bench 17616.5.10 4322d3957dd7 */
/* bench 17616.5.11 5827347ed26b */

#define SRAM_SIZE	SZ_128K

#endif /* __ARCH_ARM_MACH_DAVINCI_COMMON_H */
