<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_High_Speed_I_O"><title>CNVIO3</title><body><section id="SECTION_D3DA328F-0B43-44E8-8486-9EF625669E7F"><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVIO3 in product design guidelines. CNVIO3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states.  The current version of CNVIO3 has a data transfer rate of 12gbps to support the Intel WIFI7 integrated solution. CNVIO3 runs over same traces as CNVIO2 clock lanes (1 Tx clock and 1 Rx Clock). CNVIO3 along with rest of CNVIO2 interface operates as combo solution, allowing customers to use legacy WIFI6 products, or new WIFI7 modules.  Reflections and crosstalk are the primary performance limiters and hence CNVIO3 requires a very clean channels.</p><fig id="FIG_module_down_pad_dimension_and_voiding_requirements_1"><title>Module Down Pad Dimension and Voiding Requirements</title><image href="FIG_module down pad dimension and voiding requirements_1.png" scalefit="yes" id="IMG_module_down_pad_dimension_and_voiding_requirements_1_png" /></fig><fig id="FIG_m_2_connector_pad_voiding_recommendation_1"><title>M.2 Connector Pad Voiding Recommendation</title><image href="FIG_m.2 connector pad voiding recommendation_1.png" scalefit="yes" id="IMG_m_2_connector_pad_voiding_recommendation_1_png" /></fig><fig id="FIG_cnvio_breakout_and_break-in_guideline_1"><title>CNVio Breakout and Break-in Guideline</title><image href="FIG_cnvio breakout and break-in guideline_1.png" scalefit="yes" id="IMG_cnvio_breakout_and_break-in_guideline_1_png" /></fig><table id="TABLE_D3DA328F-0B43-44E8-8486-9EF625669E7F_1"><title>CNVIO3 General Guidelines</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Voiding recommendation for mainstream stackup</p></entry><entry><p>Void reference plane for all component pads such as AC cap, connector and module pads to optimize the impedance matching in the channel.</p><p>Recommended voiding depth:</p><p>-For M.2 connector pads:   &gt;= 230 um to the closest ground reference layer</p><p>-For module pads:  &gt;= 150 um to the closet ground reference layer</p></entry></row><row><entry><p>Discrete component part size for mainstream stackup</p></entry><entry><p>It is recommended to use 0402 or smaller component sizes.</p></entry></row><row><entry><p>Number of vias allowed </p></entry><entry><p>2</p></entry></row><row><entry><p>Max via stub length for Type 3 PTH Vias</p></entry><entry><p>215um</p></entry></row><row><entry><p>Maximum via stub for Type 4 Buried PTH Via</p></entry><entry><p>85um</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous GND is recommended.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row><row><entry><p>CNVio BO/BI routing guide</p></entry><entry><p>Break-in/Break-out (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to “CNVio BI/BO at Device Guideline” for more details.</p></entry></row><row><entry><p>Module pad dimension</p></entry><entry><p>Module pad dimension is 0.4mm x 0.6mm.  Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram. </p><p /></entry></row><row><entry><p>Essential guidelines for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</p></entry><entry><p>Do not route CNVio3 traces on any layer of the PCB under phase nodes, Inductor and DrMOS.</p></entry></row><row><entry><p>CNVio3 pair to Non-CNVio3 pair spacing guideline</p></entry><entry><p>CNVIo3 to non-CNVIo3 pair spacing of 10H (H=Dielectric Thickness) is required.  If cannot be achieved then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVIo3 is required.</p></entry></row></tbody></tgroup></table><table id="TABLE_D3DA328F-0B43-44E8-8486-9EF625669E7F_2" scale="60"><title>CNVIO3 Length Matching</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Matching Group Id</entry><entry outputclass="rotate90">Matching Groups</entry><entry outputclass="rotate90">Total/Within Layer</entry><entry outputclass="rotate90">Length/Delay</entry><entry outputclass="rotate90">Required</entry><entry outputclass="rotate90">Maximum Mismatch</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.127</p></entry></row><row><entry><p>2</p></entry><entry><p>Pair (P-N)</p></entry><entry><p>Within</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0.178</p></entry></row><row><entry><p>3</p></entry><entry><p>TX-TX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>4</p></entry><entry><p>RX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>5</p></entry><entry><p>TX-RX</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>No</p></entry><entry><p>0</p></entry></row><row><entry><p>6</p></entry><entry><p>DATA-CLK</p></entry><entry><p>Total</p></entry><entry><p>Length (mm)</p></entry><entry><p>Yes</p></entry><entry><p>0</p></entry></row></tbody></tgroup></table></section></body></topic>