,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_16:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/Z_BUS<15:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<1:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_IN<17:32>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/SA_VO<16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/net1<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/Z_SA<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/P<96>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,/TOP/RRAM_ANALOG/N<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_16:1,READ_2,,15,,,,11,15,,15,,15,,11,,15
THESIS:TB_TOP_128_32_16:1,WRITE_1_15,< -2.31,-2.225,"< (-0.7 * VAR(""VDDW""))",,fail,-2.601,-1.712,< -2.31,-2.273,< -2.31,-2.052,< -2.31,-1.712,< -2.31,-2.601
THESIS:TB_TOP_128_32_16:1,WRITE_1_14,> 2.31,2.395,"> (0.7 * VAR(""VDDW""))",,fail,2.077,2.532,> 2.31,2.408,> 2.31,2.291,> 2.31,2.077,> 2.31,2.532
THESIS:TB_TOP_128_32_16:1,WRITE_1_13,< -2.31,-2.056,"< (-0.7 * VAR(""VDDW""))",,fail,-2.493,-1.523,< -2.31,-2.106,< -2.31,-1.871,< -2.31,-1.523,< -2.31,-2.493
THESIS:TB_TOP_128_32_16:1,WRITE_1_12,> 2.31,2.391,"> (0.7 * VAR(""VDDW""))",,near,2.086,2.525,> 2.31,2.407,> 2.31,2.288,> 2.31,2.086,> 2.31,2.525
THESIS:TB_TOP_128_32_16:1,WRITE_1_11,< -2.31,-2.066,"< (-0.7 * VAR(""VDDW""))",,fail,-2.501,-1.529,< -2.31,-2.116,< -2.31,-1.88,< -2.31,-1.529,< -2.31,-2.501
THESIS:TB_TOP_128_32_16:1,WRITE_1_10,> 2.31,2.398,"> (0.7 * VAR(""VDDW""))",,near,2.094,2.528,> 2.31,2.413,> 2.31,2.294,> 2.31,2.094,> 2.31,2.528
THESIS:TB_TOP_128_32_16:1,WRITE_1_9,< -2.31,-2.075,"< (-0.7 * VAR(""VDDW""))",,fail,-2.511,-1.538,< -2.31,-2.128,< -2.31,-1.888,< -2.31,-1.538,< -2.31,-2.511
THESIS:TB_TOP_128_32_16:1,WRITE_1_8,> 2.31,2.404,"> (0.7 * VAR(""VDDW""))",,near,2.099,2.531,> 2.31,2.417,> 2.31,2.3,> 2.31,2.099,> 2.31,2.531
THESIS:TB_TOP_128_32_16:1,WRITE_1_7,< -2.31,-2.089,"< (-0.7 * VAR(""VDDW""))",,fail,-2.524,-1.557,< -2.31,-2.143,< -2.31,-1.905,< -2.31,-1.557,< -2.31,-2.524
THESIS:TB_TOP_128_32_16:1,WRITE_1_6,> 2.31,2.41,"> (0.7 * VAR(""VDDW""))",,near,2.105,2.534,> 2.31,2.422,> 2.31,2.306,> 2.31,2.105,> 2.31,2.534
THESIS:TB_TOP_128_32_16:1,WRITE_1_5,< -2.31,-2.095,"< (-0.7 * VAR(""VDDW""))",,fail,-2.535,-1.555,< -2.31,-2.156,< -2.31,-1.905,< -2.31,-1.555,< -2.31,-2.535
THESIS:TB_TOP_128_32_16:1,WRITE_1_4,> 2.31,2.417,"> (0.7 * VAR(""VDDW""))",,near,2.11,2.537,> 2.31,2.428,> 2.31,2.311,> 2.31,2.11,> 2.31,2.537
THESIS:TB_TOP_128_32_16:1,WRITE_1_3,< -2.31,-2.109,"< (-0.7 * VAR(""VDDW""))",,fail,-2.548,-1.569,< -2.31,-2.174,< -2.31,-1.918,< -2.31,-1.569,< -2.31,-2.548
THESIS:TB_TOP_128_32_16:1,WRITE_1_2,> 2.31,2.411,"> (0.7 * VAR(""VDDW""))",,near,2.104,2.54,> 2.31,2.427,> 2.31,2.303,> 2.31,2.104,> 2.31,2.54
THESIS:TB_TOP_128_32_16:1,WRITE_1_1,< -2.31,-2.167,"< (-0.7 * VAR(""VDDW""))",,fail,-2.586,-1.581,< -2.31,-2.227,< -2.31,-1.958,< -2.31,-1.581,< -2.31,-2.586
THESIS:TB_TOP_128_32_16:1,WRITE_1_0,> 2.31,2.539,"> (0.7 * VAR(""VDDW""))",,pass,2.414,2.579,> 2.31,2.56,> 2.31,2.495,> 2.31,2.414,> 2.31,2.579
THESIS:TB_TOP_128_32_16:1,WRITE_2_15,> 2.31,2.512,"> (0.7 * VAR(""VDDW""))",,near,2.237,2.582,> 2.31,2.526,> 2.31,2.449,> 2.31,2.237,> 2.31,2.582
THESIS:TB_TOP_128_32_16:1,WRITE_2_14,< -2.31,-2.027,"< (-0.7 * VAR(""VDDW""))",,fail,-2.491,-1.335,< -2.31,-2.064,< -2.31,-1.806,< -2.31,-1.335,< -2.31,-2.491
THESIS:TB_TOP_128_32_16:1,WRITE_2_13,> 2.31,2.294,"> (0.7 * VAR(""VDDW""))",,fail,1.837,2.505,> 2.31,2.275,> 2.31,2.206,> 2.31,1.837,> 2.31,2.505
THESIS:TB_TOP_128_32_16:1,WRITE_2_12,< -2.31,-1.976,"< (-0.7 * VAR(""VDDW""))",,fail,-2.46,-1.309,< -2.31,-2.021,< -2.31,-1.757,< -2.31,-1.309,< -2.31,-2.46
THESIS:TB_TOP_128_32_16:1,WRITE_2_11,> 2.31,2.311,"> (0.7 * VAR(""VDDW""))",,fail,1.856,2.509,> 2.31,2.295,> 2.31,2.219,> 2.31,1.856,> 2.31,2.509
THESIS:TB_TOP_128_32_16:1,WRITE_2_10,< -2.31,-1.989,"< (-0.7 * VAR(""VDDW""))",,fail,-2.474,-1.321,< -2.31,-2.036,< -2.31,-1.77,< -2.31,-1.321,< -2.31,-2.474
THESIS:TB_TOP_128_32_16:1,WRITE_2_9,> 2.31,2.323,"> (0.7 * VAR(""VDDW""))",,fail,1.871,2.514,> 2.31,2.312,> 2.31,2.228,> 2.31,1.871,> 2.31,2.514
THESIS:TB_TOP_128_32_16:1,WRITE_2_8,< -2.31,-2.004,"< (-0.7 * VAR(""VDDW""))",,fail,-2.489,-1.332,< -2.31,-2.057,< -2.31,-1.781,< -2.31,-1.332,< -2.31,-2.489
THESIS:TB_TOP_128_32_16:1,WRITE_2_7,> 2.31,2.353,"> (0.7 * VAR(""VDDW""))",,fail,1.91,2.525,> 2.31,2.353,> 2.31,2.252,> 2.31,1.91,> 2.31,2.525
THESIS:TB_TOP_128_32_16:1,WRITE_2_6,< -2.31,-2.02,"< (-0.7 * VAR(""VDDW""))",,fail,-2.505,-1.348,< -2.31,-2.079,< -2.31,-1.795,< -2.31,-1.348,< -2.31,-2.505
THESIS:TB_TOP_128_32_16:1,WRITE_2_5,> 2.31,2.349,"> (0.7 * VAR(""VDDW""))",,fail,1.902,2.526,> 2.31,2.349,> 2.31,2.248,> 2.31,1.902,> 2.31,2.526
THESIS:TB_TOP_128_32_16:1,WRITE_2_4,< -2.31,-2.04,"< (-0.7 * VAR(""VDDW""))",,fail,-2.522,-1.369,< -2.31,-2.105,< -2.31,-1.812,< -2.31,-1.369,< -2.31,-2.522
THESIS:TB_TOP_128_32_16:1,WRITE_2_3,> 2.31,2.367,"> (0.7 * VAR(""VDDW""))",,fail,1.927,2.531,> 2.31,2.373,> 2.31,2.264,> 2.31,1.927,> 2.31,2.531
THESIS:TB_TOP_128_32_16:1,WRITE_2_2,< -2.31,-2.053,"< (-0.7 * VAR(""VDDW""))",,fail,-2.543,-1.374,< -2.31,-2.128,< -2.31,-1.816,< -2.31,-1.374,< -2.31,-2.543
THESIS:TB_TOP_128_32_16:1,WRITE_2_1,> 2.31,2.407,"> (0.7 * VAR(""VDDW""))",,fail,1.945,2.543,> 2.31,2.411,> 2.31,2.306,> 2.31,1.945,> 2.31,2.543
THESIS:TB_TOP_128_32_16:1,WRITE_2_0,< -2.31,-2.308,"< (-0.7 * VAR(""VDDW""))",,fail,-2.674,-1.803,< -2.31,-2.407,< -2.31,-2.128,< -2.31,-1.803,< -2.31,-2.674
THESIS:TB_TOP_128_32_16:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_1,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_3,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_5,,1.799,< 0.3,,fail,-15.26e-6,1.799,,1.799,,1.799,,-15.26e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_7,,1.799,< 0.3,,fail,-17.64e-6,1.799,,1.799,,1.799,,-17.64e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_8,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_9,,1.799,< 0.3,,fail,-9.293e-6,1.799,,1.799,,1.799,,-9.293e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_10,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_11,,1.799,< 0.3,,fail,-8.756e-6,1.799,,1.799,,1.799,,-8.756e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_12,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_13,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_14,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1_15,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_0,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_2,,1.799,< 0.3,,fail,690.2e-9,1.799,,1.799,,1.799,,690.2e-9,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_4,,1.799,< 0.3,,fail,-16.7e-6,1.799,,1.799,,1.799,,-16.7e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_6,,1.799,< 0.3,,fail,-31.69e-6,1.799,,1.799,,1.799,,-31.69e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_8,,1.799,< 0.3,,fail,-27.46e-6,1.799,,1.799,,1.799,,-27.46e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_9,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_10,,1.799,< 0.3,,fail,-48.52e-6,1.799,,1.799,,1.799,,-48.52e-6,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_11,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_12,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_13,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_14,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_2_15,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_16:1,READ_1,,15,,,,15,15,,15,,15,,15,,15

