Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 19:04:59 2020
| Host         : DESKTOP-Keng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.539        0.000                      0                  451        0.150        0.000                      0                  451        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.539        0.000                      0                  451        0.150        0.000                      0                  451        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.946ns (34.616%)  route 3.676ns (65.384%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.698     7.216    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I1_O)        0.124     7.340 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=7, routed)           0.846     8.186    vga_sync_unit/scene1/sel[1]
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.154     8.340 r  vga_sync_unit/g0_b5/O
                         net (fo=2, routed)           0.810     9.151    vga_sync_unit/scene1/PCOUT[9]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.327     9.478 r  vga_sync_unit/fontAddress_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.478    scene1/text/t1/fontRow_reg_0[3]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.879 r  scene1/text/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    scene1/text/t1/fontAddress_carry__0_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.101 r  scene1/text/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.678    10.779    scene1/text/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.318    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.966ns (35.733%)  route 3.536ns (64.267%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.698     7.216    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I1_O)        0.124     7.340 f  vga_sync_unit/g0_b0_i_2/O
                         net (fo=7, routed)           0.812     8.152    vga_sync_unit/scene1/sel[1]
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.152     8.304 r  vga_sync_unit/g0_b3/O
                         net (fo=2, routed)           0.576     8.880    vga_sync_unit/scene1/PCOUT[7]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.332     9.212 r  vga_sync_unit/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.212    scene1/text/t1/fontRow_reg_0[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.852 r  scene1/text/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.808    10.659    scene1/text/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.311    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.906ns (35.942%)  route 3.397ns (64.058%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.698     7.216    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I1_O)        0.124     7.340 f  vga_sync_unit/g0_b0_i_2/O
                         net (fo=7, routed)           0.812     8.152    vga_sync_unit/scene1/sel[1]
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.152     8.304 r  vga_sync_unit/g0_b3/O
                         net (fo=2, routed)           0.576     8.880    vga_sync_unit/scene1/PCOUT[7]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.332     9.212 r  vga_sync_unit/fontAddress_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.212    scene1/text/t1/fontRow_reg_0[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.792 r  scene1/text/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.669    10.460    scene1/text/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.315    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.514ns (30.374%)  route 3.470ns (69.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.464     6.983    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.107 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=7, routed)           0.887     7.993    vga_sync_unit/scene1/sel[3]
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.124     8.117 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.805     8.922    vga_sync_unit/scene1/PCOUT[5]
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.124     9.046 r  vga_sync_unit/fontAddress_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.046    scene1/text/t1/fontRow_reg_0[0]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.470 r  scene1/text/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.672    10.142    scene1/text/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.745    14.314    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.713ns (35.426%)  route 3.122ns (64.574%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.464     6.983    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.107 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=7, routed)           0.887     7.993    vga_sync_unit/scene1/sel[3]
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.124     8.117 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.455     8.573    vga_sync_unit/scene1/PCOUT[5]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.697 r  vga_sync_unit/fontAddress_carry_i_1/O
                         net (fo=1, routed)           0.000     8.697    scene1/text/t1/S[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.098 r  scene1/text/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     9.098    scene1/text/t1/fontAddress_carry_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.320 r  scene1/text/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.673     9.993    scene1/text/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.318    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.338ns (29.959%)  route 3.128ns (70.041%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.464     6.983    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.124     7.107 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=7, routed)           0.887     7.993    vga_sync_unit/scene1/sel[3]
    SLICE_X3Y46          LUT5 (Prop_lut5_I3_O)        0.124     8.117 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.455     8.573    vga_sync_unit/scene1/PCOUT[5]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.697 r  vga_sync_unit/fontAddress_carry_i_1/O
                         net (fo=1, routed)           0.000     8.697    scene1/text/t1/S[2]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.945 r  scene1/text/t1/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.679     9.623    scene1/text/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    14.311    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.338ns (31.227%)  route 2.947ns (68.773%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.636     5.157    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.419     5.576 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=15, routed)          0.643     6.219    vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.299     6.518 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=5, routed)           0.535     7.054    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.124     7.178 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=7, routed)           0.656     7.833    vga_sync_unit/scene1/sel[2]
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.124     7.957 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.447     8.405    vga_sync_unit/out[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.529 r  vga_sync_unit/fontAddress_carry_i_2/O
                         net (fo=1, routed)           0.000     8.529    scene1/text/t1/S[1]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.777 r  scene1/text/t1/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.666     9.442    scene1/text/t1/FontRom/ADDRARDADDR[4]
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.494    14.835    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.744    14.315    scene1/text/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/text/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 2.954ns (60.503%)  route 1.928ns (39.497%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.613     5.134    scene1/text/t1/FontRom/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.588 r  scene1/text/t1/FontRom/fontRow_reg/DOADO[2]
                         net (fo=1, routed)           1.245     8.832    vga_sync_unit/DOADO[1]
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.152     8.984 r  vga_sync_unit/pixel_i_3/O
                         net (fo=1, routed)           0.684     9.668    vga_sync_unit/pixel_i_3_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I1_O)        0.348    10.016 r  vga_sync_unit/pixel_i_1/O
                         net (fo=1, routed)           0.000    10.016    scene1/text/t1/pixel_reg_0
    SLICE_X6Y47          FDRE                                         r  scene1/text/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.518    14.859    scene1/text/t1/CLK
    SLICE_X6Y47          FDRE                                         r  scene1/text/t1/pixel_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    15.161    scene1/text/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.014ns (22.375%)  route 3.518ns (77.625%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.557     5.078    uart_fifo/uart_inst/CLK
    SLICE_X8Y56          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/Q
                         net (fo=5, routed)           0.969     6.565    uart_fifo/uart_inst/tx_clk_divider[3]
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  uart_fifo/uart_inst/tx_clk_divider[7]_i_3/O
                         net (fo=4, routed)           0.536     7.225    uart_fifo/uart_inst/tx_clk_divider[7]_i_3_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.349 r  uart_fifo/uart_inst/tx_countdown[0]_i_2/O
                         net (fo=5, routed)           0.761     8.110    uart_fifo/uart_inst/tx_countdown[0]_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.234 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=4, routed)           0.661     8.895    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  uart_fifo/uart_inst/tx_out_i_1/O
                         net (fo=1, routed)           0.591     9.610    uart_fifo/uart_inst/tx_out_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    uart_fifo/uart_inst/CLK
    SLICE_X9Y53          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.813    uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 uart_fifo/tx_fifo/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/FULL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.021ns (21.919%)  route 3.637ns (78.081%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.557     5.078    uart_fifo/tx_fifo/CLK
    SLICE_X8Y54          FDRE                                         r  uart_fifo/tx_fifo/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478     5.556 r  uart_fifo/tx_fifo/read_ptr_reg[1]/Q
                         net (fo=27, routed)          2.126     7.682    uart_fifo/tx_fifo/read_ptr_reg_n_0_[1]
    SLICE_X10Y52         LUT6 (Prop_lut6_I3_O)        0.295     7.977 r  uart_fifo/tx_fifo/FULL_i_9/O
                         net (fo=1, routed)           0.805     8.782    uart_fifo/tx_fifo/FULL_i_9_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.906 r  uart_fifo/tx_fifo/FULL_i_2__0/O
                         net (fo=1, routed)           0.706     9.612    uart_fifo/tx_fifo/FULL04_out
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124     9.736 r  uart_fifo/tx_fifo/FULL_i_1__0/O
                         net (fo=1, routed)           0.000     9.736    uart_fifo/tx_fifo/FULL_i_1__0_n_0
    SLICE_X9Y52          FDRE                                         r  uart_fifo/tx_fifo/FULL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.441    14.782    uart_fifo/tx_fifo/CLK
    SLICE_X9Y52          FDRE                                         r  uart_fifo/tx_fifo/FULL_reg/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.031    15.050    uart_fifo/tx_fifo/FULL_reg
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    uart_fifo/uart_inst/CLK
    SLICE_X9Y55          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_fifo/uart_inst/tx_countdown_reg[3]/Q
                         net (fo=5, routed)           0.098     1.687    uart_fifo/uart_inst/tx_countdown[3]
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  uart_fifo/uart_inst/tx_countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     1.732    uart_fifo/uart_inst/tx_countdown[4]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.833     1.961    uart_fifo/uart_inst/CLK
    SLICE_X8Y55          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.121     1.581    uart_fifo/uart_inst/tx_countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    uart_fifo/uart_inst/CLK
    SLICE_X9Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/Q
                         net (fo=8, routed)           0.133     1.720    uart_fifo/uart_inst/rx_clk_divider[8]
    SLICE_X8Y58          LUT4 (Prop_lut4_I2_O)        0.048     1.768 r  uart_fifo/uart_inst/rx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.768    uart_fifo/uart_inst/rx_clk_divider[9]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.960    uart_fifo/uart_inst/CLK
    SLICE_X8Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.131     1.590    uart_fifo/uart_inst/rx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.477    vga_sync_unit/CLK
    SLICE_X6Y49          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.074     1.715    vga_sync_unit/y[5]
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     1.992    vga_sync_unit/CLK
    SLICE_X7Y49          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.581    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    uart_fifo/uart_inst/CLK
    SLICE_X9Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/Q
                         net (fo=8, routed)           0.133     1.720    uart_fifo/uart_inst/rx_clk_divider[8]
    SLICE_X8Y58          LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_1/O
                         net (fo=1, routed)           0.000     1.765    uart_fifo/uart_inst/rx_clk_divider[10]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.960    uart_fifo/uart_inst/CLK
    SLICE_X8Y58          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[10]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.120     1.579    uart_fifo/uart_inst/rx_clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.476    uart_fifo/tx_fifo/CLK
    SLICE_X2Y53          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  uart_fifo/tx_fifo/memory_reg[4][0]/Q
                         net (fo=1, routed)           0.083     1.723    uart_fifo/tx_fifo/memory_reg_n_0_[4][0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  uart_fifo/tx_fifo/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    uart_fifo/uart_inst/D[0]
    SLICE_X3Y53          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.863     1.991    uart_fifo/uart_inst/CLK
    SLICE_X3Y53          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.092     1.581    uart_fifo/uart_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.479    vga_sync_unit/CLK
    SLICE_X3Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=15, routed)          0.136     1.756    vga_sync_unit/x[4]
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga_sync_unit/hsync_next
    SLICE_X2Y47          FDRE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.867     1.994    vga_sync_unit/CLK
    SLICE_X2Y47          FDRE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.120     1.612    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.544%)  route 0.149ns (51.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.592     1.475    uart_fifo/uart_inst/CLK
    SLICE_X0Y59          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_fifo/uart_inst/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.149     1.766    uart_fifo/rx_fifo/Q[6]
    SLICE_X1Y57          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     1.990    uart_fifo/rx_fifo/CLK
    SLICE_X1Y57          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.076     1.567    uart_fifo/rx_fifo/memory_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.809%)  route 0.120ns (39.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.476    uart_fifo/rx_fifo/CLK
    SLICE_X0Y56          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_fifo/rx_fifo/memory_reg[6][2]/Q
                         net (fo=2, routed)           0.120     1.737    uart_fifo/rx_fifo/memory_reg[6]_6[2]
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  uart_fifo/rx_fifo/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    rx_byte[2]
    SLICE_X1Y55          FDRE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.863     1.991    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  tx_byte_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091     1.583    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.941%)  route 0.147ns (51.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.592     1.475    uart_fifo/uart_inst/CLK
    SLICE_X0Y59          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_fifo/uart_inst/rx_data_reg[7]/Q
                         net (fo=9, routed)           0.147     1.763    uart_fifo/rx_fifo/Q[7]
    SLICE_X1Y58          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     1.990    uart_fifo/rx_fifo/CLK
    SLICE_X1Y58          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.072     1.563    uart_fifo/rx_fifo/memory_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.266%)  route 0.151ns (51.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.592     1.475    uart_fifo/uart_inst/CLK
    SLICE_X0Y59          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_fifo/uart_inst/rx_data_reg[4]/Q
                         net (fo=9, routed)           0.151     1.767    uart_fifo/rx_fifo/Q[4]
    SLICE_X1Y57          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     1.990    uart_fifo/rx_fifo/CLK
    SLICE_X1Y57          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.075     1.566    uart_fifo/rx_fifo/memory_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   scene1/text/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y57    kbControl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56    kbControl_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y55    kbControl_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56    kbControl_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y55    kbControl_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y56    kbControl_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58    kbControl_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58    kbControl_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y57    kbControl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y57    tx_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y58    uart_fifo/rx_fifo/FULL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    uart_fifo/rx_fifo/memory_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    uart_fifo/rx_fifo/memory_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58    uart_fifo/rx_fifo/memory_reg[7][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58    uart_fifo/rx_fifo/memory_reg[7][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58    uart_fifo/rx_fifo/memory_reg[7][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58    uart_fifo/rx_fifo/memory_reg[7][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y60    uart_fifo/uart_inst/rx_bits_remaining_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    kbControl_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y55    kbControl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    kbControl_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y55    kbControl_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    kbControl_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    kbControl_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    kbControl_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y55    tx_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y55    tx_byte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57    uart_fifo/rx_fifo/memory_reg[1][2]/C



