Newsgroups: sci.crypt,comp.lsi
Path: msuinfo!agate!howland.reston.ans.net!gatech!udel!news2.sprintlink.net!news.sprintlink.net!crash!kephart
From: kephart@crash.cts.com (Wray Kephart)
Subject: Re: References for tamper-resistant VLSI?
Organization: CTS Network Services (CTSNET/crash), San Diego, CA
Date: Mon, 20 Jun 1994 22:39:10 GMT
Message-ID: <Crpw9B.5yv@crash.cts.com>
Followup-To: sci.crypt,comp.lsi
X-Newsreader: TIN [version 1.2 PL2]
References: <MONTA.94Jun17112344@pixel.mit.edu>
Sender: news@crash.cts.com (news subsystem)
Nntp-Posting-Host: crash.cts.com
Lines: 7
Xref: msuinfo sci.crypt:28867 comp.lsi:4076

Peter Monta (monta@pixel.mit.edu) wrote:
: I'm curious about tamper-resistance and reverse-engineering resistance

In my opinion, FIB implanting is the preferred technology
to hamper reverse-engrg and/or tampering.


