;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -0
	SLT -1, <-20
	DJN 0, 9
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SUB <-121, 986
	SUB 0, 900
	SUB @121, 106
	ADD 210, 60
	MOV -1, <-20
	ADD @121, 106
	MOV -1, <-20
	ADD 1, @20
	SUB @127, 106
	SUB @121, 103
	SUB @121, 106
	JMZ -7, @-20
	SUB @0, @2
	SUB @121, 106
	SUB @0, @2
	SPL 0, #-502
	SUB @127, 106
	ADD 270, 0
	SUB 12, @10
	SUB -7, <-420
	SUB 0, 900
	ADD 270, 60
	SUB @0, @2
	MOV -1, <-20
	SPL 700, 600
	SUB 421, 103
	SUB @193, 156
	SUB @121, 103
	ADD 0, 900
	SPL 700, 600
	SPL 0, #-502
	SUB @0, @2
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SPL <100, 90
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
