{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@124:134@HdlIdDef", "  reg    [ 1:0]     fall_edge_trigger = 1'd0;\n  reg    [ 1:0]     high_level_trigger = 1'd0;\n  reg    [ 1:0]     low_level_trigger = 1'd0;\n\n  reg    [31:0]     trigger_holdoff_counter = 32'd0;\n  reg    [ 4:0]     adc_data_delay = 5'd0;\n\n  reg    [16:0]     data_fixed_delay [0:15];\n  reg    [15:0]     data_dynamic_delay [0:15];\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@121:131", "\n  reg    [ 1:0]     any_edge_trigger = 1'd0;\n  reg    [ 1:0]     rise_edge_trigger = 1'd0;\n  reg    [ 1:0]     fall_edge_trigger = 1'd0;\n  reg    [ 1:0]     high_level_trigger = 1'd0;\n  reg    [ 1:0]     low_level_trigger = 1'd0;\n\n  reg    [31:0]     trigger_holdoff_counter = 32'd0;\n  reg    [ 4:0]     adc_data_delay = 5'd0;\n\n  reg    [16:0]     data_fixed_delay [0:15];\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@120:130", "  reg               pg_trigered = 1'd0;\n\n  reg    [ 1:0]     any_edge_trigger = 1'd0;\n  reg    [ 1:0]     rise_edge_trigger = 1'd0;\n  reg    [ 1:0]     fall_edge_trigger = 1'd0;\n  reg    [ 1:0]     high_level_trigger = 1'd0;\n  reg    [ 1:0]     low_level_trigger = 1'd0;\n\n  reg    [31:0]     trigger_holdoff_counter = 32'd0;\n  reg    [ 4:0]     adc_data_delay = 5'd0;\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@126:136", "  reg    [ 1:0]     low_level_trigger = 1'd0;\n\n  reg    [31:0]     trigger_holdoff_counter = 32'd0;\n  reg    [ 4:0]     adc_data_delay = 5'd0;\n\n  reg    [16:0]     data_fixed_delay [0:15];\n  reg    [15:0]     data_dynamic_delay [0:15];\n\n  // internal signals\n\n  wire              up_clk;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@123:133", "  reg    [ 1:0]     rise_edge_trigger = 1'd0;\n  reg    [ 1:0]     fall_edge_trigger = 1'd0;\n  reg    [ 1:0]     high_level_trigger = 1'd0;\n  reg    [ 1:0]     low_level_trigger = 1'd0;\n\n  reg    [31:0]     trigger_holdoff_counter = 32'd0;\n  reg    [ 4:0]     adc_data_delay = 5'd0;\n\n  reg    [16:0]     data_fixed_delay [0:15];\n  reg    [15:0]     data_dynamic_delay [0:15];\n\n"]], "Diff Content": {"Delete": [[129, "  reg    [ 4:0]     adc_data_delay = 5'd0;\n"]], "Add": [[129, "  reg    [ 3:0]     adc_data_delay = 4'd0;\n"]]}}