# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ECE385_FinalProj_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj {C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:17 on Apr 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj" C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 10:46:17 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj {C:/intelFPGA_lite/18.0/ECE385_FinalProj/music_statemachine.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:17 on Apr 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj" C:/intelFPGA_lite/18.0/ECE385_FinalProj/music_statemachine.sv 
# -- Compiling module music_statemachine
# 
# Top level modules:
# 	music_statemachine
# End time: 10:46:17 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj {C:/intelFPGA_lite/18.0/ECE385_FinalProj/music_modules.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:18 on Apr 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj" C:/intelFPGA_lite/18.0/ECE385_FinalProj/music_modules.sv 
# -- Compiling module data_reader
# 
# Top level modules:
# 	data_reader
# End time: 10:46:18 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj {C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:18 on Apr 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj" C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv 
# -- Compiling module toplevel
# 
# Top level modules:
# 	toplevel
# End time: 10:46:18 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.0/ECE385_FinalProj/audio_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:18 on Apr 17,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.0/ECE385_FinalProj/audio_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity audio_interface
# -- Compiling architecture Behavorial of audio_interface
# End time: 10:46:18 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj {C:/intelFPGA_lite/18.0/ECE385_FinalProj/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:19 on Apr 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385_FinalProj" C:/intelFPGA_lite/18.0/ECE385_FinalProj/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:46:19 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:46:19 on Apr 17,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.toplevel
# Loading work.music_statemachine
# Loading work.data_reader
# Loading work.HexDriver
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.audio_interface(behavorial)
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv(131): [PCDPC] - Port size (4) does not match connection size (8) for port 'In0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/hex_inst_0 File: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv(132): [PCDPC] - Port size (4) does not match connection size (8) for port 'In0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/hex_inst_1 File: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
add wave -position insertpoint  \
sim:/testbench/tp/msm/dr/counter \
sim:/testbench/tp/msm/dr/out\
sim:/testbench/tp/msm/dr/tempo;


restart -f; run 10000000ns;
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv(131): [PCDPC] - Port size (4) does not match connection size (8) for port 'In0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/hex_inst_0 File: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385_FinalProj/toplevel.sv(132): [PCDPC] - Port size (4) does not match connection size (8) for port 'In0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/hex_inst_1 File: C:/intelFPGA_lite/18.0/ECE385_FinalProj/HexDriver.sv
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /testbench/tp/msm/audint
# End time: 10:52:27 on Apr 17,2019, Elapsed time: 0:06:08
# Errors: 0, Warnings: 10
