<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="blk_mem_gen_v7_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstrFetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="KGP_RISC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="KGP_RISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="KGP_RISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="KGP_RISC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="KGP_RISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="KGP_RISC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="KGP_RISC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="KGP_RISC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="KGP_RISC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="KGP_RISC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGP_RISC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="KGP_RISC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="KGP_RISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="KGP_RISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="KGP_RISC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="KGP_RISC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="KGP_RISC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="KGP_RISC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="KGP_RISC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="KGP_RISC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGP_RISC_32out_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGP_RISC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="KGP_RISC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="KGP_RISC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="KGP_RISC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="KGP_RISC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="KGP_RISC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGP_RISC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGP_RISC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="KGP_RISC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="KGP_RISC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGP_RISC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGP_RISC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="KGP_RISC_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGP_RISC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="KGP_RISC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="KGP_RISC_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="KGP_RISC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGP_RISC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="blk_mem_gen_v7_3.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="blk_mem_gen_v7_3.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="branch.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kgp_risc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="kgp_risc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="kgp_risc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573212026" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573212026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573587674" xil_pn:in_ck="-7090484936577183026" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573587674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU_tb.v"/>
      <outfile xil_pn:name="../InstrDecode_tb.v"/>
      <outfile xil_pn:name="../KGP_RISC_tb.v"/>
      <outfile xil_pn:name="../assignInputs_tb.v"/>
      <outfile xil_pn:name="../branch_tb.v"/>
      <outfile xil_pn:name="../regBank_tb.v"/>
      <outfile xil_pn:name="../writeAddress_tb.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Arithmetic_Barrel_Right_Shifter.v"/>
      <outfile xil_pn:name="Barrel_Shifter.v"/>
      <outfile xil_pn:name="Combinational_32x32_Multiplier.v"/>
      <outfile xil_pn:name="InstDecode.v"/>
      <outfile xil_pn:name="InstrFetch.v"/>
      <outfile xil_pn:name="InstrFetch_tb.v"/>
      <outfile xil_pn:name="KGP_RISC.v"/>
      <outfile xil_pn:name="MUX_2x1.v"/>
      <outfile xil_pn:name="assignInputs.v"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.v"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3b.v"/>
      <outfile xil_pn:name="branch.v"/>
      <outfile xil_pn:name="hybrid_adder.v"/>
      <outfile xil_pn:name="regBank.v"/>
      <outfile xil_pn:name="twos_complement.v"/>
      <outfile xil_pn:name="twos_complement_64.v"/>
      <outfile xil_pn:name="writeAddress.v"/>
    </transform>
    <transform xil_pn:end_ts="1573212027" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7587782751275897598" xil_pn:start_ts="1573212027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573212027" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7245682979980757532" xil_pn:start_ts="1573212027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573212027" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3665043806997193519" xil_pn:start_ts="1573212027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573587674" xil_pn:in_ck="-7090484936577183026" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573587674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU_tb.v"/>
      <outfile xil_pn:name="../InstrDecode_tb.v"/>
      <outfile xil_pn:name="../KGP_RISC_tb.v"/>
      <outfile xil_pn:name="../assignInputs_tb.v"/>
      <outfile xil_pn:name="../branch_tb.v"/>
      <outfile xil_pn:name="../regBank_tb.v"/>
      <outfile xil_pn:name="../writeAddress_tb.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Arithmetic_Barrel_Right_Shifter.v"/>
      <outfile xil_pn:name="Barrel_Shifter.v"/>
      <outfile xil_pn:name="Combinational_32x32_Multiplier.v"/>
      <outfile xil_pn:name="InstDecode.v"/>
      <outfile xil_pn:name="InstrFetch.v"/>
      <outfile xil_pn:name="InstrFetch_tb.v"/>
      <outfile xil_pn:name="KGP_RISC.v"/>
      <outfile xil_pn:name="MUX_2x1.v"/>
      <outfile xil_pn:name="assignInputs.v"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.v"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3b.v"/>
      <outfile xil_pn:name="branch.v"/>
      <outfile xil_pn:name="hybrid_adder.v"/>
      <outfile xil_pn:name="regBank.v"/>
      <outfile xil_pn:name="twos_complement.v"/>
      <outfile xil_pn:name="twos_complement_64.v"/>
      <outfile xil_pn:name="writeAddress.v"/>
    </transform>
    <transform xil_pn:end_ts="1573587680" xil_pn:in_ck="-7090484936577183026" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2045702748551405941" xil_pn:start_ts="1573587674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGP_RISC_tb_beh.prj"/>
      <outfile xil_pn:name="KGP_RISC_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573587680" xil_pn:in_ck="-6817146959691427882" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1072059744812509554" xil_pn:start_ts="1573587680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGP_RISC_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5469201359572194201" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3665043806997193519" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5885559937289812617" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573211287" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8968784957765023161" xil_pn:start_ts="1573211287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573589891" xil_pn:in_ck="-748559935730401642" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5715586163309414348" xil_pn:start_ts="1573589812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InstrFetch.ngr"/>
      <outfile xil_pn:name="KGP_RISC.lso"/>
      <outfile xil_pn:name="KGP_RISC.ngc"/>
      <outfile xil_pn:name="KGP_RISC.ngr"/>
      <outfile xil_pn:name="KGP_RISC.prj"/>
      <outfile xil_pn:name="KGP_RISC.stx"/>
      <outfile xil_pn:name="KGP_RISC.syr"/>
      <outfile xil_pn:name="KGP_RISC.xst"/>
      <outfile xil_pn:name="KGP_RISC_32out_tb_beh.prj"/>
      <outfile xil_pn:name="KGP_RISC_tb_beh.prj"/>
      <outfile xil_pn:name="KGP_RISC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="branch.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573589891" xil_pn:in_ck="-5771026840761810469" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892432094270388" xil_pn:start_ts="1573589891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573589934" xil_pn:in_ck="2774326668988851965" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="892840643765588512" xil_pn:start_ts="1573589891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGP_RISC.bld"/>
      <outfile xil_pn:name="KGP_RISC.ngd"/>
      <outfile xil_pn:name="KGP_RISC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573590156" xil_pn:in_ck="-4136647607524511212" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1573589934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGP_RISC.pcf"/>
      <outfile xil_pn:name="KGP_RISC_map.map"/>
      <outfile xil_pn:name="KGP_RISC_map.mrp"/>
      <outfile xil_pn:name="KGP_RISC_map.ncd"/>
      <outfile xil_pn:name="KGP_RISC_map.ngm"/>
      <outfile xil_pn:name="KGP_RISC_map.xrpt"/>
      <outfile xil_pn:name="KGP_RISC_summary.xml"/>
      <outfile xil_pn:name="KGP_RISC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573590685" xil_pn:in_ck="-403222121878026323" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1573590156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGP_RISC.ncd"/>
      <outfile xil_pn:name="KGP_RISC.pad"/>
      <outfile xil_pn:name="KGP_RISC.par"/>
      <outfile xil_pn:name="KGP_RISC.ptwx"/>
      <outfile xil_pn:name="KGP_RISC.unroutes"/>
      <outfile xil_pn:name="KGP_RISC.xpi"/>
      <outfile xil_pn:name="KGP_RISC_pad.csv"/>
      <outfile xil_pn:name="KGP_RISC_pad.txt"/>
      <outfile xil_pn:name="KGP_RISC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573590769" xil_pn:in_ck="3903250216373132725" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1573590685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGP_RISC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="kgp_risc.bgn"/>
      <outfile xil_pn:name="kgp_risc.bit"/>
      <outfile xil_pn:name="kgp_risc.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573212298" xil_pn:in_ck="5571094726249135199" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1573212298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1573590685" xil_pn:in_ck="2744702970459302288" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1573590656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGP_RISC.twr"/>
      <outfile xil_pn:name="KGP_RISC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
