Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar  7 10:28:50 2023
| Host         : CSE-P07-2168-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RegFile_timing_summary_routed.rpt -pb RegFile_timing_summary_routed.pb -rpx RegFile_timing_summary_routed.rpx -warn_on_violation
| Design       : RegFile
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3072)
5. checking no_input_delay (39)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3072)
---------------------------------------------------
 There are 3072 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3136          inf        0.000                      0                 3136           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3136 Endpoints
Min Delay          3136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.635ns  (logic 4.289ns (24.320%)  route 13.346ns (75.680%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         8.164     9.128    genblk1[11].regis/genblk1[8].mdl/readAd2_IBUF[0]
    SLICE_X14Y65         LUT6 (Prop_lut6_I4_O)        0.124     9.252 r  genblk1[11].regis/genblk1[8].mdl/R2_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.252    genblk1[11].regis/genblk1[8].mdl/R2_OBUF[8]_inst_i_10_n_0
    SLICE_X14Y65         MUXF7 (Prop_muxf7_I0_O)      0.241     9.493 r  genblk1[11].regis/genblk1[8].mdl/R2_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.986    10.479    genblk1[27].regis/genblk1[8].mdl/R2[8]_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I3_O)        0.298    10.777 r  genblk1[27].regis/genblk1[8].mdl/R2_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.197    14.974    R2_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.661    17.635 r  R2_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.635    R2[8]
    U9                                                                r  R2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.099ns  (logic 4.276ns (25.009%)  route 12.823ns (74.991%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         8.018     8.982    genblk1[11].regis/genblk1[6].mdl/readAd2_IBUF[0]
    SLICE_X13Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.106 r  genblk1[11].regis/genblk1[6].mdl/R2_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.106    genblk1[11].regis/genblk1[6].mdl/R2_OBUF[6]_inst_i_10_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     9.344 r  genblk1[11].regis/genblk1[6].mdl/R2_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.801    10.145    genblk1[27].regis/genblk1[6].mdl/R2[6]_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.298    10.443 r  genblk1[27].regis/genblk1[6].mdl/R2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.004    14.447    R2_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.652    17.099 r  R2_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.099    R2[6]
    U7                                                                r  R2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.951ns  (logic 4.253ns (25.087%)  route 12.698ns (74.913%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         8.073     9.037    genblk1[11].regis/genblk1[15].mdl/readAd2_IBUF[0]
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.161 r  genblk1[11].regis/genblk1[15].mdl/R2_OBUF[15]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.161    genblk1[11].regis/genblk1[15].mdl/R2_OBUF[15]_inst_i_10_n_0
    SLICE_X12Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     9.402 r  genblk1[11].regis/genblk1[15].mdl/R2_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.604    10.006    genblk1[27].regis/genblk1[15].mdl/R2[15]_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I3_O)        0.298    10.304 r  genblk1[27].regis/genblk1[15].mdl/R2_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.022    14.326    R2_OBUF[15]
    T1                   OBUF (Prop_obuf_I_O)         2.625    16.951 r  R2_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.951    R2[15]
    T1                                                                r  R2[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.798ns  (logic 4.256ns (25.338%)  route 12.542ns (74.662%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         6.680     7.644    genblk1[31].regis/genblk1[4].mdl/readAd2_IBUF[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.768 r  genblk1[31].regis/genblk1[4].mdl/R2_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.768    genblk1[27].regis/genblk1[4].mdl/R2_OBUF[4]_inst_i_1_0
    SLICE_X0Y77          MUXF7 (Prop_muxf7_I1_O)      0.217     7.985 r  genblk1[27].regis/genblk1[4].mdl/R2_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.945     8.930    genblk1[27].regis/genblk1[4].mdl/R2_OBUF[4]_inst_i_2_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.299     9.229 r  genblk1[27].regis/genblk1[4].mdl/R2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.917    14.146    R2_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.652    16.798 r  R2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.798    R2[4]
    R7                                                                r  R2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.788ns  (logic 4.258ns (25.364%)  route 12.530ns (74.636%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         7.148     8.113    genblk1[19].regis/genblk1[11].mdl/readAd2_IBUF[0]
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.124     8.237 r  genblk1[19].regis/genblk1[11].mdl/R2_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.237    genblk1[19].regis/genblk1[11].mdl/R2_OBUF[11]_inst_i_8_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I0_O)      0.238     8.475 r  genblk1[19].regis/genblk1[11].mdl/R2_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           1.288     9.763    genblk1[27].regis/genblk1[11].mdl/R2[11]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.298    10.061 r  genblk1[27].regis/genblk1[11].mdl/R2_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.093    14.154    R2_OBUF[11]
    R5                   OBUF (Prop_obuf_I_O)         2.634    16.788 r  R2_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.788    R2[11]
    R5                                                                r  R2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.648ns  (logic 4.228ns (25.400%)  route 12.419ns (74.600%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         7.491     8.455    genblk1[11].regis/genblk1[18].mdl/readAd2_IBUF[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     8.579 r  genblk1[11].regis/genblk1[18].mdl/R2_OBUF[18]_inst_i_10/O
                         net (fo=1, routed)           0.000     8.579    genblk1[11].regis/genblk1[18].mdl/R2_OBUF[18]_inst_i_10_n_0
    SLICE_X2Y63          MUXF7 (Prop_muxf7_I0_O)      0.241     8.820 r  genblk1[11].regis/genblk1[18].mdl/R2_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.597     9.417    genblk1[27].regis/genblk1[18].mdl/R2[18]_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.298     9.715 r  genblk1[27].regis/genblk1[18].mdl/R2_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           4.331    14.047    R2_OBUF[18]
    M4                   OBUF (Prop_obuf_I_O)         2.601    16.648 r  R2_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.648    R2[18]
    M4                                                                r  R2[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.569ns  (logic 4.292ns (25.902%)  route 12.277ns (74.098%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         7.221     8.186    genblk1[15].regis/genblk1[7].mdl/readAd2_IBUF[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.310 r  genblk1[15].regis/genblk1[7].mdl/R2_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.310    genblk1[11].regis/genblk1[7].mdl/R2_OBUF[7]_inst_i_1
    SLICE_X5Y72          MUXF7 (Prop_muxf7_I1_O)      0.245     8.555 r  genblk1[11].regis/genblk1[7].mdl/R2_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.677     9.231    genblk1[27].regis/genblk1[7].mdl/R2[7]_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I3_O)        0.298     9.529 r  genblk1[27].regis/genblk1[7].mdl/R2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.380    13.909    R2_OBUF[7]
    V9                   OBUF (Prop_obuf_I_O)         2.660    16.569 r  R2_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.569    R2[7]
    V9                                                                r  R2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.466ns  (logic 4.228ns (25.677%)  route 12.238ns (74.323%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         7.706     8.670    genblk1[7].regis/genblk1[16].mdl/readAd2_IBUF[0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124     8.794 r  genblk1[7].regis/genblk1[16].mdl/R2_OBUF[16]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.794    genblk1[3].regis/genblk1[16].mdl/R2_OBUF[16]_inst_i_1
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.217     9.011 r  genblk1[3].regis/genblk1[16].mdl/R2_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.390     9.401    genblk1[27].regis/genblk1[16].mdl/R2[16]_1
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.299     9.700 r  genblk1[27].regis/genblk1[16].mdl/R2_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.143    13.843    R2_OBUF[16]
    R1                   OBUF (Prop_obuf_I_O)         2.624    16.466 r  R2_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.466    R2[16]
    R1                                                                r  R2[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.395ns  (logic 4.287ns (26.147%)  route 12.108ns (73.853%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         6.783     7.748    genblk1[31].regis/genblk1[5].mdl/readAd2_IBUF[0]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.124     7.872 r  genblk1[31].regis/genblk1[5].mdl/R2_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.872    genblk1[27].regis/genblk1[5].mdl/R2_OBUF[5]_inst_i_1_0
    SLICE_X1Y70          MUXF7 (Prop_muxf7_I1_O)      0.245     8.117 r  genblk1[27].regis/genblk1[5].mdl/R2_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.965     9.082    genblk1[27].regis/genblk1[5].mdl/R2_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.298     9.380 r  genblk1[27].regis/genblk1[5].mdl/R2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.359    13.740    R2_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.655    16.395 r  R2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.395    R2[5]
    U6                                                                r  R2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readAd2[0]
                            (input port)
  Destination:            R2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.275ns  (logic 4.271ns (26.240%)  route 12.004ns (73.760%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  readAd2[0] (IN)
                         net (fo=0)                   0.000     0.000    readAd2[0]
    L13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  readAd2_IBUF[0]_inst/O
                         net (fo=256, routed)         7.668     8.632    genblk1[19].regis/genblk1[12].mdl/readAd2_IBUF[0]
    SLICE_X10Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.756 r  genblk1[19].regis/genblk1[12].mdl/R2_OBUF[12]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.756    genblk1[19].regis/genblk1[12].mdl/R2_OBUF[12]_inst_i_8_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.241     8.997 r  genblk1[19].regis/genblk1[12].mdl/R2_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.930     9.927    genblk1[27].regis/genblk1[12].mdl/R2[12]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.298    10.225 r  genblk1[27].regis/genblk1[12].mdl/R2_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.407    13.632    R2_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.643    16.275 r  R2_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.275    R2[12]
    R6                                                                r  R2[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[9].regis/genblk1[30].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.200ns (24.562%)  route 0.615ns (75.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.615     0.815    genblk1[9].regis/genblk1[30].mdl/reset_IBUF
    SLICE_X1Y86          FDCE                                         f  genblk1[9].regis/genblk1[30].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[9].regis/genblk1[31].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.200ns (24.562%)  route 0.615ns (75.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.615     0.815    genblk1[9].regis/genblk1[31].mdl/reset_IBUF
    SLICE_X1Y86          FDCE                                         f  genblk1[9].regis/genblk1[31].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[10].regis/genblk1[30].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.200ns (24.431%)  route 0.619ns (75.569%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.619     0.819    genblk1[10].regis/genblk1[30].mdl/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  genblk1[10].regis/genblk1[30].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[10].regis/genblk1[31].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.200ns (24.431%)  route 0.619ns (75.569%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.619     0.819    genblk1[10].regis/genblk1[31].mdl/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  genblk1[10].regis/genblk1[31].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[30].regis/genblk1[27].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.850ns  (logic 0.200ns (23.538%)  route 0.650ns (76.462%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.650     0.850    genblk1[30].regis/genblk1[27].mdl/reset_IBUF
    SLICE_X1Y85          FDCE                                         f  genblk1[30].regis/genblk1[27].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[15].regis/genblk1[30].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.200ns (23.418%)  route 0.654ns (76.582%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.654     0.855    genblk1[15].regis/genblk1[30].mdl/reset_IBUF
    SLICE_X0Y85          FDCE                                         f  genblk1[15].regis/genblk1[30].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[15].regis/genblk1[31].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.200ns (23.418%)  route 0.654ns (76.582%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.654     0.855    genblk1[15].regis/genblk1[31].mdl/reset_IBUF
    SLICE_X0Y85          FDCE                                         f  genblk1[15].regis/genblk1[31].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[14].regis/genblk1[30].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.200ns (22.791%)  route 0.678ns (77.209%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.678     0.878    genblk1[14].regis/genblk1[30].mdl/reset_IBUF
    SLICE_X1Y87          FDCE                                         f  genblk1[14].regis/genblk1[30].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            genblk1[14].regis/genblk1[31].mdl/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.200ns (22.791%)  route 0.678ns (77.209%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1024, routed)        0.678     0.878    genblk1[14].regis/genblk1[31].mdl/reset_IBUF
    SLICE_X1Y87          FDCE                                         f  genblk1[14].regis/genblk1[31].mdl/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writeAd1[1]
                            (input port)
  Destination:            genblk1[25].regis/genblk1[31].mdl/Q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.240ns (27.227%)  route 0.642ns (72.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  writeAd1[1] (IN)
                         net (fo=0)                   0.000     0.000    writeAd1[1]
    L15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  writeAd1_IBUF[1]_inst/O
                         net (fo=32, routed)          0.471     0.666    genblk1[25].regis/genblk1[31].mdl/writeAd1_IBUF[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.711 r  genblk1[25].regis/genblk1[31].mdl/Q_i_1__24/O
                         net (fo=32, routed)          0.171     0.883    genblk1[25].regis/genblk1[31].mdl/load[0]
    SLICE_X7Y87          FDCE                                         r  genblk1[25].regis/genblk1[31].mdl/Q_reg/CE
  -------------------------------------------------------------------    -------------------





