
*** Running vivado
    with args -log top_vga_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_out_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_vga_out_0_0.tcl -notrace
Command: synth_design -top top_vga_out_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8139 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.328 ; gain = 81.996 ; free physical = 6226 ; free virtual = 19497
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_vga_out_0_0' [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_vga_out_0_0/synth/top_vga_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vga_out' [/home/ashley/Verilog/vga_out/vga_out.v:2]
INFO: [Synth 8-256] done synthesizing module 'vga_out' (1#1) [/home/ashley/Verilog/vga_out/vga_out.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_vga_out_0_0' (2#1) [/home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_vga_out_0_0/synth/top_vga_out_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.859 ; gain = 123.527 ; free physical = 6189 ; free virtual = 19461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.859 ; gain = 123.527 ; free physical = 6187 ; free virtual = 19459
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.477 ; gain = 0.000 ; free physical = 5818 ; free virtual = 19106
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5875 ; free virtual = 19164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5875 ; free virtual = 19164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5877 ; free virtual = 19166
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CounterX_reg was removed.  [/home/ashley/Verilog/vga_out/vga_out.v:16]
WARNING: [Synth 8-6014] Unused sequential element CounterY_reg was removed.  [/home/ashley/Verilog/vga_out/vga_out.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5859 ; free virtual = 19148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/CounterX_reg was removed.  [/home/ashley/Verilog/vga_out/vga_out.v:16]
WARNING: [Synth 8-6014] Unused sequential element inst/CounterY_reg was removed.  [/home/ashley/Verilog/vga_out/vga_out.v:20]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5839 ; free virtual = 19137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5583 ; free virtual = 18881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1599.477 ; gain = 425.145 ; free physical = 5583 ; free virtual = 18881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5582 ; free virtual = 18880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/vga_HS_reg is being inverted and renamed to inst/vga_HS_reg_inv.
INFO: [Synth 8-5365] Flop inst/vga_VS_reg is being inverted and renamed to inst/vga_VS_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |    11|
|5     |LUT5 |     6|
|6     |LUT6 |     7|
|7     |FDCE |    19|
|8     |FDPE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    52|
|2     |  inst   |vga_out |    52|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.492 ; gain = 441.160 ; free physical = 5635 ; free virtual = 18932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1615.492 ; gain = 139.543 ; free physical = 5676 ; free virtual = 18973
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1615.500 ; gain = 441.160 ; free physical = 5675 ; free virtual = 18973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 1615.500 ; gain = 454.539 ; free physical = 5679 ; free virtual = 18977
INFO: [Common 17-1381] The checkpoint '/home/ashley/Verilog/vga_out/vivado/vivado.runs/top_vga_out_0_0_synth_1/top_vga_out_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/ashley/Verilog/vga_out/vivado/vivado.runs/top_vga_out_0_0_synth_1/top_vga_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_out_0_0_utilization_synth.rpt -pb top_vga_out_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1639.504 ; gain = 0.000 ; free physical = 5696 ; free virtual = 18995
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 21:38:27 2018...
