{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 14:47:16 2021 " "Info: Processing started: Sat Jan 02 14:47:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhv " "Info: Found design unit 1: ALU-bhv" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(29) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Cf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zf ALU.vhd(15) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"Zf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zf ALU.vhd(15) " "Info (10041): Inferred latch for \"Zf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cf ALU.vhd(15) " "Info (10041): Inferred latch for \"Cf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(15) " "Info (10041): Inferred latch for \"temp\[8\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[0\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[1\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[2\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[3\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[4\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[5\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[6\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] ALU.vhd(15) " "Info (10041): Inferred latch for \"T\[7\]\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/ALU函数发生器/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Info: Implemented 59 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 14:47:18 2021 " "Info: Processing ended: Sat Jan 02 14:47:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
