"""
import pytest
#pytestmark = pytest.mark.skip(reason="ast_to_ir.py missing - needs to be recreated")
Phase 6: Integration Testing for Register IR

This module provides comprehensive integration tests for the register IR implementation,
converting test cases from TestRegModel.cpp and TestTemplateTypes.cpp to verify:
- End-to-end parsing and IR generation
- Complex register hierarchies  
- Parameterized registers with structs
- Address space integration
- Template specialization in real-world scenarios
"""

import pytest
from pssc import Parser
from pssc.ast2ir import AstToIrTranslator
from zuspec.dataclasses import ir


class TestRegModelConversion:
    """Convert TestRegModel.cpp cases to Python IR tests"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_reg_c_field(self):
        """TestRegModel::reg_c_field - simple bit vector register"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs component
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        assert isinstance(my_regs, ir.DataTypeRegisterGroup), \
            "my_regs should be DataTypeRegisterGroup"
        
        # Verify it has r1 field
        assert len(my_regs.fields) > 0
        r1_field = my_regs.fields[0]
        
        assert r1_field.name == "r1", "r1 field not found"
        assert isinstance(r1_field.datatype, ir.DataTypeRegister), \
            "r1 should be a register type"
        
        # Verify register properties
        r1_reg = r1_field.datatype
        assert r1_reg.size_bits == 32, "Register size should be 32 bits"
        assert r1_reg.access_mode == "READWRITE", "Default access should be READWRITE"
        assert isinstance(r1_reg.register_value_type, ir.DataTypeInt), \
            "Register value type should be int"
        assert r1_reg.register_value_type.bits == 32, \
            "Register value type should be 32 bits"
    
    def test_reg_group_c_field(self):
        """TestRegModel::reg_group_c_field - group with multiple registers"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
    reg_c<bit[32]>      r2;
}

component pss_top {
    my_regs regs;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs component
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        assert isinstance(my_regs, ir.DataTypeRegisterGroup)
        
        # Verify both registers exist
        r1_field = None
        r2_field = None
        for field in my_regs.fields:
            if field.name == "r1":
                r1_field = field
            elif field.name == "r2":
                r2_field = field
        
        assert r1_field is not None, "r1 register not found"
        assert r2_field is not None, "r2 register not found"
        assert isinstance(r1_field.datatype, ir.DataTypeRegister)
        assert isinstance(r2_field.datatype, ir.DataTypeRegister)
        
        # Verify offsets are computed
        assert "r1" in my_regs.offset_map, "r1 offset should be computed"
        assert "r2" in my_regs.offset_map, "r2 offset should be computed"
        
        # Verify pss_top has regs field
        assert "pss_top" in ctx.type_map
        pss_top = ctx.type_map["pss_top"]
        
        regs_field = None
        for field in pss_top.fields:
            if field.name == "regs":
                regs_field = field
                break
        
        assert regs_field is not None, "regs field not found in pss_top"
    
    def test_reg_rw_parameterized(self):
        """TestRegModel::reg_rw_parameterized - struct-based register"""
        pss_code = """
import std_pkg::*;
import addr_reg_pkg::*;

struct fwperiph_dma_channel_csr : packed_s<> {
    bit[1] en;
}

component fwperiph_dma_channel : reg_group_c {
    reg_c<fwperiph_dma_channel_csr,READWRITE,32> CSR;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find fwperiph_dma_channel component
        assert "fwperiph_dma_channel" in ctx.type_map
        dma_channel = ctx.type_map["fwperiph_dma_channel"]
        
        assert isinstance(dma_channel, ir.DataTypeRegisterGroup)
        
        # Find CSR register
        csr_field = None
        for field in dma_channel.fields:
            if field.name == "CSR":
                csr_field = field
                break
        
        assert csr_field is not None, "CSR field not found"
        assert isinstance(csr_field.datatype, ir.DataTypeRegister), \
            "CSR should be a register type"
        
        # Verify register parameters
        csr_reg = csr_field.datatype
        assert csr_reg.size_bits == 32, "Register size should be 32 bits"
        assert csr_reg.access_mode == "READWRITE", "Access mode should be READWRITE"
        
        # Verify value type is the struct (could be DataTypeRef)
        assert csr_reg.register_value_type is not None, \
            "Register value type should be set"


class TestTemplateTypesIntegration:
    """Convert TestTemplateTypes.cpp register-related cases"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_reg_c_1(self):
        """TestTemplateTypes::reg_c_1 - register in component hierarchy"""
        pss_code = """
import addr_reg_pkg::*;

pure component my_regs : reg_group_c {
    reg_c<int>      r1;
}

component pss_top {
    my_regs regs;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        assert isinstance(my_regs, ir.DataTypeRegisterGroup)
        assert my_regs.is_pure, "my_regs should be pure"
        
        # Verify r1 register with int type
        r1_field = None
        for field in my_regs.fields:
            if field.name == "r1":
                r1_field = field
                break
        
        assert r1_field is not None, "r1 register not found"
        assert isinstance(r1_field.datatype, ir.DataTypeRegister)
        
        r1_reg = r1_field.datatype
        # int could be DataTypeInt or DataTypeRef to int
        assert r1_reg.register_value_type is not None, \
            "Register value type should be set"
    
    def test_reg_c_templated(self):
        """TestTemplateTypes::reg_c_templated - templated register"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        # Verify template specialization happened
        r1_field = None
        for field in my_regs.fields:
            if field.name == "r1":
                r1_field = field
                break
        
        assert r1_field is not None
        assert isinstance(r1_field.datatype, ir.DataTypeRegister)
        
        # Verify the specialized type has template args
        r1_reg = r1_field.datatype
        if r1_reg.template_args:
            # Verify we can retrieve template parameters
            assert r1_reg.get_register_param('R') is not None
            assert r1_reg.get_register_param('ACC') == 'READWRITE'
            assert r1_reg.get_register_param('SZ2') == 32


class TestComplexRegisterHierarchies:
    """Test complex register hierarchies and nested groups"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_nested_register_groups(self):
        """Test nested register groups with multiple levels"""
        pss_code = """
import addr_reg_pkg::*;

component inner_regs : reg_group_c {
    reg_c<bit[32]> data;
    reg_c<bit[32]> status;
}

component outer_regs : reg_group_c {
    inner_regs group1;
    inner_regs group2;
    reg_c<bit[32]> control;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find outer_regs
        assert "outer_regs" in ctx.type_map
        outer_regs = ctx.type_map["outer_regs"]
        
        assert isinstance(outer_regs, ir.DataTypeRegisterGroup)
        
        # Verify it contains nested groups and a register
        group1_found = False
        group2_found = False
        control_found = False
        
        for field in outer_regs.fields:
            if field.name == "group1":
                group1_found = True
            elif field.name == "group2":
                group2_found = True
            elif field.name == "control":
                control_found = True
                assert isinstance(field.datatype, ir.DataTypeRegister)
        
        assert group1_found, "group1 not found"
        assert group2_found, "group2 not found" 
        assert control_found, "control register not found"
    
    def test_mixed_access_modes(self):
        """Test registers with different access modes in same group"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32], READONLY, 32> status;
    reg_c<bit[32], WRITEONLY, 32> command;
    reg_c<bit[32], READWRITE, 32> data;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        # Verify each register has correct access mode
        for field in my_regs.fields:
            if field.name == "status":
                assert field.datatype.access_mode == "READONLY"
            elif field.name == "command":
                assert field.datatype.access_mode == "WRITEONLY"
            elif field.name == "data":
                assert field.datatype.access_mode == "READWRITE"


class TestRegisterFunctions:
    """Test register function generation and metadata"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_register_has_access_functions(self):
        """Verify registers have read/write functions"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> data;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        
        # Get data register
        data_field = None
        for field in my_regs.fields:
            if field.name == "data":
                data_field = field
                break
        
        assert data_field is not None
        data_reg = data_field.datatype
        
        # Verify register has functions
        assert isinstance(data_reg, ir.DataTypeRegister)
        assert len(data_reg.functions) > 0, "Register should have functions"
        
        # Check for key functions
        function_names = {f.name for f in data_reg.functions}
        assert "read" in function_names, "Should have read function"
        assert "write" in function_names, "Should have write function"
        
        # Verify import target flags
        for func in data_reg.functions:
            if func.name in ["read", "write", "read_val", "write_val"]:
                assert func.is_import, f"{func.name} should be import"
                assert func.is_target, f"{func.name} should be target"
    
    def test_register_group_has_offset_functions(self):
        """Verify register groups have offset management functions"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> r1;
}
"""
        
        ctx = self.parse_and_translate(pss_code)
        
        # Find my_regs
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        assert isinstance(my_regs, ir.DataTypeRegisterGroup)
        
        # Check for group functions
        function_names = {f.name for f in my_regs.functions}
        assert "get_offset_of_instance" in function_names, \
            "Should have get_offset_of_instance function"
        # Note: set_handle is only added when addr_handle_t type is available
        # which requires full stdlib context. In a minimal test, it may not be present.

