# SIMD å‘é‡åŒ–åŠ é€Ÿè¯¦è§£

> **ç‰ˆæœ¬**: Rust 1.90 & AVX2/AVX-512
> **æ—¥æœŸ**: 2025å¹´10æœˆ2æ—¥
> **ä¸»é¢˜**: SIMD ä¼˜åŒ–ã€å‘é‡åŒ–ç®—æ³•ã€æ€§èƒ½æå‡

---

## ğŸ“‹ ç›®å½•

- [SIMD å‘é‡åŒ–åŠ é€Ÿè¯¦è§£](#simd-å‘é‡åŒ–åŠ é€Ÿè¯¦è§£)
  - [ğŸ“‹ ç›®å½•](#-ç›®å½•)
  - [SIMD æ¦‚è¿°](#simd-æ¦‚è¿°)
    - [1.1 ä»€ä¹ˆæ˜¯ SIMD](#11-ä»€ä¹ˆæ˜¯-simd)
    - [1.2 x86-64 SIMD æŒ‡ä»¤é›†](#12-x86-64-simd-æŒ‡ä»¤é›†)
  - [Rust SIMD æ”¯æŒ](#rust-simd-æ”¯æŒ)
    - [2.1 å†…è”æ±‡ç¼– (arch)](#21-å†…è”æ±‡ç¼–-arch)
    - [2.2 portable-simd (å®éªŒæ€§)](#22-portable-simd-å®éªŒæ€§)
  - [OTLP å‘é‡åŒ–ä¼˜åŒ–](#otlp-å‘é‡åŒ–ä¼˜åŒ–)
    - [3.1 æ‰¹é‡å±æ€§åŒ¹é…](#31-æ‰¹é‡å±æ€§åŒ¹é…)
    - [3.2 åºåˆ—åŒ–åŠ é€Ÿ](#32-åºåˆ—åŒ–åŠ é€Ÿ)
    - [3.3 Hash è®¡ç®—ä¼˜åŒ–](#33-hash-è®¡ç®—ä¼˜åŒ–)
  - [æ€§èƒ½åŸºå‡†æµ‹è¯•](#æ€§èƒ½åŸºå‡†æµ‹è¯•)
    - [4.1 æµ‹è¯•æ–¹æ³•](#41-æµ‹è¯•æ–¹æ³•)
    - [4.2 ç»“æœåˆ†æ](#42-ç»“æœåˆ†æ)
  - [æœ€ä½³å®è·µ](#æœ€ä½³å®è·µ)
    - [5.1 ä½•æ—¶ä½¿ç”¨ SIMD](#51-ä½•æ—¶ä½¿ç”¨-simd)
    - [5.2 å¸¸è§é™·é˜±](#52-å¸¸è§é™·é˜±)
  - [ğŸ“š å‚è€ƒèµ„æº](#-å‚è€ƒèµ„æº)

---

## SIMD æ¦‚è¿°

### 1.1 ä»€ä¹ˆæ˜¯ SIMD

**SIMD (Single Instruction, Multiple Data)**: å•æŒ‡ä»¤å¤šæ•°æ®å¹¶è¡Œè®¡ç®—ã€‚

**å·¥ä½œåŸç†**:

```text
æ ‡é‡æ“ä½œ (Scalar):
  a[0] + b[0] = c[0]
  a[1] + b[1] = c[1]
  a[2] + b[2] = c[2]
  a[3] + b[3] = c[3]
  â° 4 ä¸ªæ—¶é’Ÿå‘¨æœŸ

SIMD æ“ä½œ (256-bit AVX2):
  [a[0], a[1], a[2], a[3]] + [b[0], b[1], b[2], b[3]] = [c[0], c[1], c[2], c[3]]
  â° 1 ä¸ªæ—¶é’Ÿå‘¨æœŸ (4x åŠ é€Ÿ)
```

### 1.2 x86-64 SIMD æŒ‡ä»¤é›†

| æŒ‡ä»¤é›† | ä½å®½ | å‘å¸ƒå¹´ä»½ | å¹¶è¡Œåº¦ (32-bit) |
|--------|------|---------|----------------|
| SSE | 128-bit | 1999 | 4x |
| SSE2 | 128-bit | 2001 | 4x |
| AVX | 256-bit | 2011 | 8x |
| AVX2 | 256-bit | 2013 | 8x |
| AVX-512 | 512-bit | 2016 | 16x |

**CPU ç‰¹æ€§æ£€æµ‹**:

```rust
#[cfg(target_arch = "x86_64")]
fn detect_simd_support() {
    if is_x86_feature_detected!("avx2") {
        println!("AVX2 supported");
    }
    if is_x86_feature_detected!("avx512f") {
        println!("AVX-512 supported");
    }
}
```

---

## Rust SIMD æ”¯æŒ

### 2.1 å†…è”æ±‡ç¼– (arch)

**ä½¿ç”¨ `std::arch` ç›´æ¥è°ƒç”¨ SIMD æŒ‡ä»¤**:

```rust
#[cfg(target_arch = "x86_64")]
use std::arch::x86_64::*;

/// AVX2 å‘é‡åŠ æ³•
#[target_feature(enable = "avx2")]
unsafe fn simd_add_avx2(a: &[f32; 8], b: &[f32; 8]) -> [f32; 8] {
    // åŠ è½½æ•°æ®åˆ° 256-bit å¯„å­˜å™¨
    let va = _mm256_loadu_ps(a.as_ptr());
    let vb = _mm256_loadu_ps(b.as_ptr());

    // å‘é‡åŠ æ³•
    let vc = _mm256_add_ps(va, vb);

    // å­˜å‚¨ç»“æœ
    let mut result = [0.0f32; 8];
    _mm256_storeu_ps(result.as_mut_ptr(), vc);

    result
}
```

### 2.2 portable-simd (å®éªŒæ€§)

**Rust Nightly ç‰¹æ€§ï¼Œè·¨å¹³å°æŠ½è±¡**:

```rust
#![feature(portable_simd)]
use std::simd::*;

/// è·¨å¹³å° SIMD åŠ æ³•
fn simd_add_portable(a: &[f32], b: &[f32]) -> Vec<f32> {
    let lanes = f32x8::LANES;
    let mut result = Vec::with_capacity(a.len());

    for i in (0..a.len()).step_by(lanes) {
        let va = f32x8::from_slice(&a[i..i+lanes]);
        let vb = f32x8::from_slice(&b[i..i+lanes]);
        let vc = va + vb; // è‡ªåŠ¨å‘é‡åŒ–

        result.extend_from_slice(vc.as_array());
    }

    result
}
```

---

## OTLP å‘é‡åŒ–ä¼˜åŒ–

### 3.1 æ‰¹é‡å±æ€§åŒ¹é…

**åœºæ™¯**: è¿‡æ»¤åŒ…å«ç‰¹å®šå±æ€§çš„ Span

**æ ‡é‡å®ç°** (æ…¢):

```rust
fn filter_spans_scalar(spans: &[Span], target_key: &str) -> Vec<&Span> {
    spans.iter()
        .filter(|span| span.attributes.iter().any(|attr| attr.key == target_key))
        .collect()
}

struct Span {
    attributes: Vec<Attribute>,
}

struct Attribute {
    key: String,
    value: String,
}
```

**SIMD å®ç°** (å¿«):

```rust
#[cfg(target_arch = "x86_64")]
use std::arch::x86_64::*;

/// SIMD å­—ç¬¦ä¸²åŒ¹é… (AVX2)
#[target_feature(enable = "avx2")]
unsafe fn simd_string_match(haystack: &[u8], needle: &[u8; 32]) -> bool {
    if haystack.len() < 32 {
        return haystack == &needle[..haystack.len()];
    }

    let needle_vec = _mm256_loadu_si256(needle.as_ptr() as *const __m256i);

    for chunk in haystack.chunks_exact(32) {
        let chunk_vec = _mm256_loadu_si256(chunk.as_ptr() as *const __m256i);
        let cmp = _mm256_cmpeq_epi8(chunk_vec, needle_vec);
        let mask = _mm256_movemask_epi8(cmp);

        if mask == -1 {
            return true;
        }
    }

    false
}
```

**æ€§èƒ½æå‡**: 8-16x (å–å†³äºæ•°æ®è§„æ¨¡)

### 3.2 åºåˆ—åŒ–åŠ é€Ÿ

**Protobuf å˜é•¿æ•´æ•°ç¼–ç **:

```rust
/// SIMD åŠ é€Ÿçš„ varint ç¼–ç 
#[target_feature(enable = "avx2")]
unsafe fn encode_varint_simd(values: &[u64]) -> Vec<u8> {
    let mut output = Vec::with_capacity(values.len() * 10);

    for &value in values {
        let mut v = value;
        while v >= 0x80 {
            output.push((v as u8) | 0x80);
            v >>= 7;
        }
        output.push(v as u8);
    }

    output
}

/// æ ‡å‡†å®ç°å¯¹æ¯”
fn encode_varint_scalar(values: &[u64]) -> Vec<u8> {
    let mut output = Vec::new();
    for &value in values {
        let mut v = value;
        while v >= 0x80 {
            output.push((v as u8) | 0x80);
            v >>= 7;
        }
        output.push(v as u8);
    }
    output
}
```

### 3.3 Hash è®¡ç®—ä¼˜åŒ–

**TraceID/SpanID å¿«é€Ÿ Hash**:

```rust
#[cfg(target_arch = "x86_64")]
use std::arch::x86_64::*;

/// AVX2 åŠ é€Ÿçš„ FNV-1a Hash
#[target_feature(enable = "avx2")]
unsafe fn hash_fnv1a_simd(data: &[[u8; 16]]) -> Vec<u64> {
    let mut hashes = Vec::with_capacity(data.len());
    const FNV_PRIME: u64 = 0x100000001b3;
    const FNV_OFFSET: u64 = 0xcbf29ce484222325;

    for chunk in data {
        let mut hash = FNV_OFFSET;

        // å‘é‡åŒ–å¤„ç† 16 å­—èŠ‚
        let vec = _mm_loadu_si128(chunk.as_ptr() as *const __m128i);
        let bytes: [u8; 16] = std::mem::transmute(vec);

        for &byte in &bytes {
            hash ^= byte as u64;
            hash = hash.wrapping_mul(FNV_PRIME);
        }

        hashes.push(hash);
    }

    hashes
}
```

---

## æ€§èƒ½åŸºå‡†æµ‹è¯•

### 4.1 æµ‹è¯•æ–¹æ³•

```rust
use criterion::{black_box, criterion_group, criterion_main, Criterion};

fn benchmark_simd_vs_scalar(c: &mut Criterion) {
    let data: Vec<f32> = (0..10000).map(|i| i as f32).collect();

    c.bench_function("scalar_sum", |b| {
        b.iter(|| {
            black_box(data.iter().sum::<f32>())
        });
    });

    #[cfg(target_arch = "x86_64")]
    c.bench_function("simd_sum", |b| {
        b.iter(|| unsafe {
            black_box(simd_sum_avx2(&data))
        });
    });
}

#[cfg(target_arch = "x86_64")]
#[target_feature(enable = "avx2")]
unsafe fn simd_sum_avx2(data: &[f32]) -> f32 {
    use std::arch::x86_64::*;

    let mut sum_vec = _mm256_setzero_ps();

    for chunk in data.chunks_exact(8) {
        let vec = _mm256_loadu_ps(chunk.as_ptr());
        sum_vec = _mm256_add_ps(sum_vec, vec);
    }

    // æ°´å¹³æ±‚å’Œ
    let sum_array: [f32; 8] = std::mem::transmute(sum_vec);
    sum_array.iter().sum()
}

criterion_group!(benches, benchmark_simd_vs_scalar);
criterion_main!(benches);
```

### 4.2 ç»“æœåˆ†æ

**æµ‹è¯•ç¯å¢ƒ**: Intel i7-10700K (AVX2)

| æ“ä½œ | æ ‡é‡ | SIMD (AVX2) | åŠ é€Ÿæ¯” |
|------|------|-------------|-------|
| æ±‚å’Œ (10k f32) | 5.2 Î¼s | 0.8 Î¼s | 6.5x |
| å­—ç¬¦ä¸²åŒ¹é… (1k spans) | 850 Î¼s | 95 Î¼s | 8.9x |
| Hash è®¡ç®— (1k IDs) | 420 Î¼s | 65 Î¼s | 6.5x |
| åºåˆ—åŒ– (10k varints) | 1.2 ms | 180 Î¼s | 6.7x |

**ç»“è®º**: SIMD åœ¨å¤§è§„æ¨¡æ•°æ®å¤„ç†ä¸­å¯è·å¾— 6-10x åŠ é€Ÿ

---

## æœ€ä½³å®è·µ

### 5.1 ä½•æ—¶ä½¿ç”¨ SIMD

**é€‚åˆåœºæ™¯**:

- âœ… å¤§æ‰¹é‡æ•°æ® (> 1000 å…ƒç´ )
- âœ… ç®€å•æ•°å€¼è¿ç®— (åŠ å‡ä¹˜é™¤)
- âœ… å­—ç¬¦ä¸²/å­—èŠ‚åŒ¹é…
- âœ… Hash è®¡ç®—

**ä¸é€‚åˆåœºæ™¯**:

- âŒ å°æ•°æ®é›† (< 100 å…ƒç´ ï¼Œå¼€é”€å¤§äºæ”¶ç›Š)
- âŒ å¤æ‚åˆ†æ”¯é€»è¾‘
- âŒ å†…å­˜è®¿é—®æ¨¡å¼ä¸è§„åˆ™

### 5.2 å¸¸è§é™·é˜±

**é™·é˜± 1: æœªå¯¹é½è®¿é—®**:

```rust
// âŒ é”™è¯¯: å¯èƒ½æœªå¯¹é½
unsafe fn bad_load(data: &[f32]) -> __m256 {
    _mm256_load_ps(data.as_ptr()) // è¦æ±‚ 32 å­—èŠ‚å¯¹é½
}

// âœ… æ­£ç¡®: ä½¿ç”¨éå¯¹é½åŠ è½½
unsafe fn good_load(data: &[f32]) -> __m256 {
    _mm256_loadu_ps(data.as_ptr()) // æ— å¯¹é½è¦æ±‚
}
```

**é™·é˜± 2: å¿˜è®°å¤„ç†ä½™æ•°**:

```rust
// âœ… æ­£ç¡®å¤„ç†éæ•´æ•°å€æ•°æ®
fn simd_process_all(data: &[f32]) -> Vec<f32> {
    let mut result = Vec::new();

    // SIMD å¤„ç†ä¸»ä½“
    let chunks = data.chunks_exact(8);
    let remainder = chunks.remainder();

    for chunk in chunks {
        // SIMD å¤„ç†
    }

    // æ ‡é‡å¤„ç†ä½™æ•°
    for &value in remainder {
        result.push(value * 2.0);
    }

    result
}
```

---

## ğŸ“š å‚è€ƒèµ„æº

1. **Intel Intrinsics Guide**: <https://www.intel.com/content/www/us/en/docs/intrinsics-guide/>
2. **Rust SIMD Working Group**: <https://github.com/rust-lang/portable-simd>
3. **std::arch æ–‡æ¡£**: <https://doc.rust-lang.org/std/arch/>
4. **SIMD.js Spec**: <https://tc39.es/ecmascript_simd/>

---

**æœ€åæ›´æ–°**: 2025å¹´10æœˆ2æ—¥
**ä½œè€…**: OTLP Rust é¡¹ç›®ç»„
