#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 18 04:14:10 2025
# Process ID         : 57321
# Current directory  : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1
# Command line       : vivado -log MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.tcl
# Log file           : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.vds
# Journal file       : /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/vivado.jou
# Running On         : archlinux
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 5 5600U with Radeon Graphics
# CPU Frequency      : 2744.951 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16073 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20368 MB
# Available Virtual  : 7835 MB
#-----------------------------------------------------------
source MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0
Command: synth_design -top MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57734
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.281 ; gain = 417.828 ; free physical = 2226 ; free virtual = 5652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0/synth/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk.v:9]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_pack_stream_to_blk_Pipeline_VITIS_LOOP_26_2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_pack_stream_to_blk_Pipeline_VITIS_LOOP_26_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_flow_control_loop_pipe_sequential_init' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_flow_control_loop_pipe_sequential_init' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_pack_stream_to_blk_Pipeline_VITIS_LOOP_26_2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_pack_stream_to_blk_Pipeline_VITIS_LOOP_26_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_CTRL_s_axi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_CTRL_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_CTRL_s_axi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_regslice_both' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_regslice_both' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_regslice_both__parameterized0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_regslice_both__parameterized0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_regslice_both__parameterized1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_regslice_both__parameterized1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'pack_stream_to_blk_regslice_both__parameterized2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk_regslice_both__parameterized2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pack_stream_to_blk' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0/synth/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/d8d4/hdl/verilog/pack_stream_to_blk_CTRL_s_axi.v:265]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module pack_stream_to_blk_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module pack_stream_to_blk_CTRL_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.219 ; gain = 499.766 ; free physical = 1983 ; free virtual = 5410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1980.031 ; gain = 517.578 ; free physical = 1926 ; free virtual = 5353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1980.031 ; gain = 517.578 ; free physical = 1926 ; free virtual = 5353
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1980.031 ; gain = 0.000 ; free physical = 1918 ; free virtual = 5346
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0/constraints/pack_stream_to_blk_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0/constraints/pack_stream_to_blk_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.781 ; gain = 0.000 ; free physical = 1863 ; free virtual = 5291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.781 ; gain = 0.000 ; free physical = 1849 ; free virtual = 5277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2127.781 ; gain = 665.328 ; free physical = 504 ; free virtual = 3955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.785 ; gain = 673.332 ; free physical = 504 ; free virtual = 3955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.785 ; gain = 673.332 ; free physical = 500 ; free virtual = 3951
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pack_stream_to_blk_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pack_stream_to_blk_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pack_stream_to_blk_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pack_stream_to_blk_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pack_stream_to_blk_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pack_stream_to_blk_regslice_both__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pack_stream_to_blk_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pack_stream_to_blk_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pack_stream_to_blk_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pack_stream_to_blk_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pack_stream_to_blk_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pack_stream_to_blk_regslice_both__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2135.785 ; gain = 673.332 ; free physical = 250 ; free virtual = 3704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 51    
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[1] in module pack_stream_to_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[0] in module pack_stream_to_blk is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_keep_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_keep_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_strb_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_strb_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module pack_stream_to_blk.
WARNING: [Synth 8-3332] Sequential element (regslice_both_input_stream_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module pack_stream_to_blk.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2135.785 ; gain = 673.332 ; free physical = 195 ; free virtual = 3327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2154.785 ; gain = 692.332 ; free physical = 207 ; free virtual = 3077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2209.387 ; gain = 746.934 ; free physical = 168 ; free virtual = 2839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2226.410 ; gain = 763.957 ; free physical = 148 ; free virtual = 2818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1369 ; free virtual = 3945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1369 ; free virtual = 3946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1361 ; free virtual = 3938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1361 ; free virtual = 3937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1353 ; free virtual = 3930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1353 ; free virtual = 3929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |    35|
|3     |LUT2   |    29|
|4     |LUT3   |   111|
|5     |LUT4   |   249|
|6     |LUT5   |    27|
|7     |LUT6   |   107|
|8     |FDRE   |   838|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2364.223 ; gain = 901.770 ; free physical = 1353 ; free virtual = 3929
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2364.223 ; gain = 754.020 ; free physical = 1337 ; free virtual = 3914
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2364.230 ; gain = 901.770 ; free physical = 1337 ; free virtual = 3914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2364.230 ; gain = 0.000 ; free physical = 1449 ; free virtual = 4025
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.250 ; gain = 0.000 ; free physical = 1187 ; free virtual = 3842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b2f9e28c
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2420.250 ; gain = 1051.301 ; free physical = 1157 ; free virtual = 3818
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1460.239; main = 1356.540; forked = 186.777
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3176.086; main = 2420.254; forked = 909.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.262 ; gain = 0.000 ; free physical = 1159 ; free virtual = 3821
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0, cache-ID = 446a12954ffa8fbe
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.262 ; gain = 0.000 ; free physical = 1287 ; free virtual = 3934
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_synth_1/MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_utilization_synth.rpt -pb MotorFatigue_PYNQZ2_pack_stream_to_blk_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 04:15:06 2025...
