// Seed: 2017144741
module module_0;
  id_1(
      id_2, id_2
  );
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3, id_4;
endmodule
module module_1 ();
  bit  id_1;
  wire id_2;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if ("") id_1 <= 1 - 1;
    @(posedge 1 < -1) id_1 = id_1;
    id_1 <= id_1;
  end
  id_3(
      .id_0(id_1), .id_1(1)
  );
  assign id_1 = -1;
endmodule
module module_2;
  assign id_1 = -1;
  assign id_2 = id_1;
  assign id_1 = -1;
endmodule
