
---------- Begin Simulation Statistics ----------
final_tick                                  345562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236489                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718000                       # Number of bytes of host memory used
host_op_rate                                   275741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.57                       # Real time elapsed on the host
host_tick_rate                               75605608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1080868                       # Number of instructions simulated
sim_ops                                       1260295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000346                       # Number of seconds simulated
sim_ticks                                   345562000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.070186                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   94624                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                96486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3762                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6253                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             94076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1214                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              303                       # Number of indirect misses.
system.cpu.branchPred.lookups                  198576                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         9181                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            7                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          379                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong          365                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           58                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         3693                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          807                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          204                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          195                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1892                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           70                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          214                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          360                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          311                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          311                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          506                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          226                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          335                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          104                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          134                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          300                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          631                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           18                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          297                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          183                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          236                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          697                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          392                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          290                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          274                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        57666                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          379                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          364                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           18                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         1408                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          850                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          230                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1025                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2889                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          308                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          291                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          340                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          297                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          290                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          413                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          124                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          354                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          409                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           37                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          495                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          343                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          253                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          201                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          785                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        10212                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          131                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          846                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   45197                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4760794                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   393387                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5808                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     159835                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42827                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          176828                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1080868                       # Number of instructions committed
system.cpu.commit.committedOps                1260295                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       613200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.055276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.350452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       162733     26.54%     26.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       211231     34.45%     60.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        70547     11.50%     72.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        38996      6.36%     78.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23942      3.90%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        34299      5.59%     88.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        19272      3.14%     91.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9353      1.53%     93.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42827      6.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       613200                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                41278                       # Number of function calls committed.
system.cpu.commit.int_insts                   1183392                       # Number of committed integer instructions.
system.cpu.commit.loads                        221209                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           868721     68.93%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2119      0.17%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          221209     17.55%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168246     13.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1260295                       # Class of committed instruction
system.cpu.commit.refs                         389455                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1080868                       # Number of Instructions Simulated
system.cpu.committedOps                       1260295                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.639417                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.639417                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                268372                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   471                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                90520                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1496337                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   141176                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    127552                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6051                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1542                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 94613                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      198576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    192483                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        398352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1367020                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           136                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   13030                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287323                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             232604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             141035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.977963                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             637764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.491158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.163790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   332561     52.14%     52.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    31961      5.01%     57.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34055      5.34%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31105      4.88%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36118      5.66%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24409      3.83%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17717      2.78%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    16138      2.53%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   113700     17.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               637764                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           53361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5875                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   169734                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.943926                       # Inst execution rate
system.cpu.iew.exec_refs                       433863                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     172275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21936                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                268310                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               316                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               188753                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1437131                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                261588                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8936                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1343496                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    322                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    38                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6051                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   370                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            91981                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9824                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        47101                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        20507                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            290                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1436                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4439                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1979257                       # num instructions consuming a value
system.cpu.iew.wb_count                       1316716                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.455299                       # average fanout of values written-back
system.cpu.iew.wb_producers                    901153                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.905178                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1320253                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1590116                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1002765                       # number of integer regfile writes
system.cpu.ipc                               1.563925                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.563925                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                912315     67.46%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2129      0.16%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               265259     19.61%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              172710     12.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1352432                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1352413                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3346435                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1316716                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1614245                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1437065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1352432                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          176835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3807                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       535400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        637764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.120584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.482639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              115096     18.05%     18.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              141010     22.11%     40.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114410     17.94%     58.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86390     13.55%     71.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              180858     28.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          637764                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.956856                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            106021                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31451                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               268310                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              188753                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1024670                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           691125                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   53495                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1361357                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 188514                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   175837                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1395                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6865914                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1471378                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1566731                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    185443                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10821                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6051                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                214913                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   205374                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1856677                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2025                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    449463                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2007288                       # The number of ROB reads
system.cpu.rob.rob_writes                     2898826                       # The number of ROB writes
system.cpu.timesIdled                             870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                807                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           807                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               980                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     980    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 980                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1235500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5178750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       222464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        22592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 245056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2133     96.43%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     79      3.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3536500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            524486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2799499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1190                       # number of overall hits
system.l2.overall_hits::.cpu.data                  27                       # number of overall hits
system.l2.overall_hits::total                    1217                       # number of overall hits
system.l2.demand_misses::.cpu.inst                677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                318                       # number of demand (read+write) misses
system.l2.demand_misses::total                    995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               677                       # number of overall misses
system.l2.overall_misses::.cpu.data               318                       # number of overall misses
system.l2.overall_misses::total                   995                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     26417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         79045500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52628000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     26417500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        79045500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2212                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2212                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.362614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.921739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.362614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.921739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77737.075332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83073.899371                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79442.713568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77737.075332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83073.899371                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79442.713568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              980                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45796500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22372500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68169000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45796500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22372500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68169000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.362078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.881159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.362078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.881159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67746.301775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73593.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69560.204082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67746.301775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73593.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69560.204082                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1558                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1558                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1558                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1558                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 173                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86413.294798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86413.294798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76413.294798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76413.294798                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.362614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.362614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77737.075332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77737.075332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.362078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.362078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67746.301775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67746.301775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11468000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11468000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.843023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79089.655172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79089.655172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.761628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.761628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69870.229008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69870.229008                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   756.231675                       # Cycle average of tags in use
system.l2.tags.total_refs                        3769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.845918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       510.452495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       245.779180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.023078                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           980                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          820                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029907                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     31252                       # Number of tag accesses
system.l2.tags.data_accesses                    31252                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 980                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         125198951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          56302487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             181501438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    125198951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        125198951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        125198951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         56302487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            181501438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9447500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27822500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9640.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28390.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      784                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.663158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.205595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.736320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           45     23.68%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     31.58%     55.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     14.74%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.79%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.21%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.16%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.63%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      8.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          190                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  62720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       181.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    181.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     345471500                       # Total gap between requests
system.mem_ctrls.avgGap                     352521.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 125198951.273577541113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 56302486.963265635073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17983750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9838750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26603.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32364.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28057110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        109068960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          166472520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.744289                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283261000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     50861000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1056720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               546480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5212200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        137289630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17083680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          188232870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.715189                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43323500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    290798500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       190330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           190330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       190330                       # number of overall hits
system.cpu.icache.overall_hits::total          190330                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2152                       # number of overall misses
system.cpu.icache.overall_misses::total          2152                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82342999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82342999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82342999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82342999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       192482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38263.475372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38263.475372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38263.475372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38263.475372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1142                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1610                       # number of writebacks
system.cpu.icache.writebacks::total              1610                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1867                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68057000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68057000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009700                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009700                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009700                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009700                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36452.597750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36452.597750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36452.597750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36452.597750                       # average overall mshr miss latency
system.cpu.icache.replacements                   1610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       190330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          190330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2152                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82342999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82342999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38263.475372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38263.475372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36452.597750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36452.597750                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.059846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              192196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.998928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   246.059846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.961171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            386830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           386830                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       315571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           315571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       315571                       # number of overall hits
system.cpu.dcache.overall_hits::total          315571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1497                       # number of overall misses
system.cpu.dcache.overall_misses::total          1497                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    103734497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    103734497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    103734497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    103734497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       317068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       317068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       317068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       317068                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004721                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004721                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004721                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69294.921176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69294.921176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69294.921176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69294.921176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27253998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27253998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27253998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27253998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001088                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78997.095652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78997.095652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78997.095652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78997.095652                       # average overall mshr miss latency
system.cpu.dcache.replacements                     15                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           323                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60921.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60921.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12043000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70017.441860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70017.441860                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84056997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84056997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       168072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71598.804940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71598.804940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1001                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1001                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15210998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15210998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87924.843931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87924.843931                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           268.263134                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              315963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            915.834783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   268.263134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.261976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.261976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            634577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           634577                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345562000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    345562000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
