
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.117479                       # Number of seconds simulated
sim_ticks                                1117478904000                       # Number of ticks simulated
final_tick                               1117478904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 802956                       # Simulator instruction rate (inst/s)
host_op_rate                                  1303091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1783555185                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665048                       # Number of bytes of host memory used
host_seconds                                   626.55                       # Real time elapsed on the host
sim_insts                                   503088774                       # Number of instructions simulated
sim_ops                                     816446129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        23604928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23627648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21728832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21728832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           368827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              369182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        339513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             339513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21123377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21143708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19444512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19444512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19444512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21123377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40588220                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245990                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374667                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673335213                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2234957808                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   503088774                       # Number of instructions committed
system.cpu.committedOps                     816446129                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             811630010                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    811630010                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855649                       # number of times the integer registers were read
system.cpu.num_int_register_writes          704741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620652                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374666                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2234957808                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 504014358     61.73%     61.90% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.18%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  816446129                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.830751                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.328778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.830751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923924                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923924                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629891                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64169033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64169033                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301798924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301798924                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301798924                       # number of overall hits
system.cpu.dcache.overall_hits::total       301798924                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616099                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       205634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       205634                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       821733                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         821733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       821733                       # number of overall misses
system.cpu.dcache.overall_misses::total        821733                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 124142115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 124142115000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18131721500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18131721500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 142273836500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 142273836500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 142273836500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 142273836500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620657                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002715                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 201497.024017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 201497.024017                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88174.725483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88174.725483                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 173138.764660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 173138.764660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 173138.764660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 173138.764660                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657132                       # number of writebacks
system.cpu.dcache.writebacks::total            657132                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       205634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       205634                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       821733                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       821733                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       821733                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       821733                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 123526016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123526016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17926087500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17926087500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 141452103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 141452103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 141452103500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 141452103500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002715                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002715                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 200497.024017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 200497.024017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87174.725483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87174.725483                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 172138.764660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 172138.764660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 172138.764660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 172138.764660                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682098                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.508472                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673335213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1896718.909859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.508472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1346670781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1346670781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673334858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673334858                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673334858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673334858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673334858                       # number of overall hits
system.cpu.icache.overall_hits::total       673334858                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     71289500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71289500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     71289500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71289500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     71289500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71289500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    673335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    673335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    673335213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    673335213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    673335213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    673335213                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 200815.492958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 200815.492958                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 200815.492958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 200815.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 200815.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 200815.492958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70934500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70934500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70934500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 199815.492958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 199815.492958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 199815.492958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 199815.492958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 199815.492958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 199815.492958                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.715161                       # Cycle average of tags in use
system.l2.tags.total_refs                     1504230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.899223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.021796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.890752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.802614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998884                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12552679                       # Number of tag accesses
system.l2.tags.data_accesses                 12552679                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657132                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            139123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               139123                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161154                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164229                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164229                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164229                       # number of overall hits
system.l2.overall_hits::total                  164229                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454945                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518381                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             518381                       # number of overall misses
system.l2.overall_misses::total                518736                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16124557500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16124557500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     70399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70399000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 120909750500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 120909750500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      70399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  137034308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     137104707000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     70399000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 137034308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    137104707000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        139123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           139123                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682965                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682965                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 254186.227063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 254186.227063                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 198307.042254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 198307.042254                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 265767.841168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 265767.841168                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 198307.042254                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 264350.560688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 264305.363422                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 198307.042254                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 264350.560688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 264305.363422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               505119                       # number of writebacks
system.l2.writebacks::total                    505119                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454945                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518736                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15490197500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15490197500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 116360300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116360300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 131850498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 131917347000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 131850498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 131917347000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 244186.227063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 244186.227063                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 188307.042254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 188307.042254                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 255767.841168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 255767.841168                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 188307.042254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 254350.560688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 254305.363422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 188307.042254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 254350.560688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 254305.363422                       # average overall mshr miss latency
system.l2.replacements                         516791                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16164.181101                       # Cycle average of tags in use
system.l3.tags.total_refs                     1024363                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    715420                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.431834                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      906.245073                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         16.550706                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15241.385322                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.055313                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.001010                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.930260                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986583                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        15840                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  17277836                       # Number of tag accesses
system.l3.tags.data_accesses                 17277836                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       505119                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           505119                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                514                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   514                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         149040                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            149040                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                149554                       # number of demand (read+write) hits
system.l3.demand_hits::total                   149554                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               149554                       # number of overall hits
system.l3.overall_hits::total                  149554                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62922                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62922                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       305905                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          306260                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              368827                       # number of demand (read+write) misses
system.l3.demand_misses::total                 369182                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             368827                       # number of overall misses
system.l3.overall_misses::total                369182                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  14787004500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   14787004500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     62944000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 109604611993                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 109667555993                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      62944000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  124391616493                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     124454560493                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     62944000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 124391616493                       # number of overall miss cycles
system.l3.overall_miss_latency::total    124454560493                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       505119                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       505119                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454945                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518381                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518736                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518381                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518736                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.991897                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.991897                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.672400                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.672655                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.711498                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.711695                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.711498                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.711695                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 235005.316106                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 235005.316106                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 177307.042254                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 358296.242275                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 358086.449399                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 177307.042254                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 337262.772229                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 337108.961144                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 177307.042254                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 337262.772229                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 337108.961144                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               339513                       # number of writebacks
system.l3.writebacks::total                    339513                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        10788                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         10788                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62922                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62922                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       305905                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       306260                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         368827                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            369182                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        368827                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           369182                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  14157784500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14157784500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     59394000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 106545561993                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 106604955993                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     59394000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 120703346493                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 120762740493                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     59394000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 120703346493                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 120762740493                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.991897                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.991897                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.672400                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.672655                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.711498                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.711695                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.711498                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.711695                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 225005.316106                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 225005.316106                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 167307.042254                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 348296.242275                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 348086.449399                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 167307.042254                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 327262.772229                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 327108.961144                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 167307.042254                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 327262.772229                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 327108.961144                       # average overall mshr miss latency
system.l3.replacements                         699036                       # number of replacements
system.membus.snoop_filter.tot_requests        748647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       379465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             306260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       339513                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11210                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62922                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        306260                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1089087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1089087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1089087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     45356480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     45356480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45356480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            369182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  369182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              369182                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2108132000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1845926500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1504230                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       821265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         250588                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       250588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1162251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          395739                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          139123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         139123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2325564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2326318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85743488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85769024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          875892                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32327616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1697980                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.147580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1447392     85.24%     85.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 250588     14.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1697980                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1409291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1093476500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035292                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         359101                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       359101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1117478904000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455300                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       844632                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          370819                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455300                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553887                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65526720                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          699036                       # Total snoops (count)
system.tol3bus.snoopTraffic                  21728832                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1217913                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.294849                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.455975                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 858812     70.52%     70.52% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 359101     29.48%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1217913                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1022835359                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778104134                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
