# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fibonacci.srcs/sources_1/new/d_ff.vhd" \
"../../../../fibonacci.srcs/sources_1/new/datapath.vhd" \
"../../../../fibonacci.srcs/sim_1/new/fibonacci_test.vhd" \

# Do not sort compile order
nosort
