0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/BCD/BCD.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/BCD/BCD.srcs/sim_1/new/BCD_tb.v,1694882941,verilog,,,,BCD_tb,,,,,,,,
D:/Project/FPGA_XILINX/BCD/BCD.srcs/sources_1/new/BCD.v,1695222582,verilog,,D:/Project/FPGA_XILINX/BCD/BCD.srcs/sim_1/new/BCD_tb.v,,BCD,,,,,,,,
